Analysis & Synthesis report for DE1_SoC_CAMERA
Wed Apr 16 19:27:16 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 12. State Machine - |DE1_SoC_CAMERA|state_machine:state_machine|state
 13. State Machine - |DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer|state
 14. State Machine - |DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer|state
 15. State Machine - |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|state
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2
 24. Source assignments for STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 42. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 43. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 44. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 63. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 64. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 65. Source assignments for sld_signaltap:auto_signaltap_0
 66. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_CAMERA
 67. Parameter Settings for User Entity Instance: CCD_Capture:u3
 68. Parameter Settings for User Entity Instance: RAW2BW:u4
 69. Parameter Settings for User Entity Instance: RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component
 70. Parameter Settings for User Entity Instance: STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component
 71. Parameter Settings for User Entity Instance: tracking_buffer:tracking_buffer
 72. Parameter Settings for User Entity Instance: tracking_buffer:tracking_buffer|timer:fire_timer
 73. Parameter Settings for User Entity Instance: state_machine:state_machine
 74. Parameter Settings for User Entity Instance: state_machine:state_machine|timer:fire_timer
 75. Parameter Settings for User Entity Instance: servo:SERVO_PAN|counter:CLOCK_GEN
 76. Parameter Settings for User Entity Instance: servo:SERVO_TILT|counter:CLOCK_GEN
 77. Parameter Settings for User Entity Instance: Coordinate_transform_v2:transform
 78. Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
 79. Parameter Settings for User Entity Instance: Sdram_Control:u7
 80. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 81. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 82. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 83. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 84. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 85. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 86. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 87. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 88. Parameter Settings for User Entity Instance: VGA_Controller:u1
 89. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 90. Parameter Settings for Inferred Entity Instance: MEAN_COORDS:iCOORDS|lpm_divide:Div0
 91. Parameter Settings for Inferred Entity Instance: MEAN_COORDS:iCOORDS|lpm_divide:Div1
 92. altshift_taps Parameter Settings by Entity Instance
 93. scfifo Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "VGA_Controller:u1"
 95. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
 96. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
 97. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
 98. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
 99. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
100. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
101. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
102. Port Connectivity Checks: "Sdram_Control:u7"
103. Port Connectivity Checks: "sdram_pll:u6"
104. Port Connectivity Checks: "MEAN_COORDS:iCOORDS"
105. Port Connectivity Checks: "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer"
106. Port Connectivity Checks: "STORE_FRAME:iFRAME"
107. Port Connectivity Checks: "RAW2BW:u4|Line_Buffer2:u0"
108. Port Connectivity Checks: "RAW2BW:u4"
109. Port Connectivity Checks: "CCD_Capture:u3"
110. Signal Tap Logic Analyzer Settings
111. Post-Synthesis Netlist Statistics for Top Partition
112. Elapsed Time Per Partition
113. Connections to In-System Debugging Instance "auto_signaltap_0"
114. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 16 19:27:15 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                                 ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2777                                           ;
; Total pins                      ; 226                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,903,592                                      ;
; Total DSP Blocks                ; 4                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; v/RAW2BW.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2BW.sv                                                        ;             ;
; v/test_all_cords.sv                                                ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/test_all_cords.sv                                                ;             ;
; v/MEAN_COORDS.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv                                                   ;             ;
; v/STORE_FRAME.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/STORE_FRAME.sv                                                   ;             ;
; v/FIFO_FRAME_RED.v                                                 ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v                                                 ;             ;
; v/Line_Buffer2.v                                                   ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v                                                   ;             ;
; v/VGA_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v                                                 ;             ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT.v                                                       ;             ;
; v/Reset_Delay.v                                                    ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/Reset_Delay.v                                                    ;             ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v                                                 ;             ;
; v/I2C_CCD_Config.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v                                                 ;             ;
; v/CCD_Capture.v                                                    ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v                                                    ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User File                                    ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v                                            ;             ;
; v/SEG7_LUT_6.v                                                     ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT_6.v                                                     ;             ;
; v/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll.v                                                      ; sdram_pll   ;
; v/sdram_pll/sdram_pll_0002.v                                       ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v                                       ; sdram_pll   ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; de1_soc_camera.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv                                                  ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                       ;             ;
; db/shift_taps_k761.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/shift_taps_k761.tdf                                             ;             ;
; db/altsyncram_d2h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_d2h1.tdf                                             ;             ;
; db/cntr_7of.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_7of.tdf                                                    ;             ;
; db/cmpr_qac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_qac.tdf                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                             ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                          ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                           ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                           ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                           ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                           ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                         ;             ;
; db/scfifo_2a91.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/scfifo_2a91.tdf                                                 ;             ;
; db/a_dpfifo_9g91.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf                                               ;             ;
; db/a_fefifo_2ee.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_fefifo_2ee.tdf                                                ;             ;
; db/cntr_hi7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_hi7.tdf                                                    ;             ;
; db/altsyncram_4at1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf                                             ;             ;
; db/decode_k27.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/decode_k27.tdf                                                  ;             ;
; db/mux_fu7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/mux_fu7.tdf                                                     ;             ;
; db/cntr_5ib.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_5ib.tdf                                                    ;             ;
; tracking_buffer.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv                                                 ;             ;
; timer.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv                                                           ;             ;
; coordinate_latch.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv                                                ;             ;
; state_machine.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv                                                   ;             ;
; servo.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/servo.sv                                                           ;             ;
; counter.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/counter.sv                                                         ;             ;
; coordinate_transform_v2.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv                                         ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v                                           ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                ;             ;
; db/dcfifo_ngp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf                                                 ;             ;
; db/a_gray2bin_oab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_gray2bin_oab.tdf                                              ;             ;
; db/a_graycounter_nv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_graycounter_nv6.tdf                                           ;             ;
; db/a_graycounter_jdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_graycounter_jdc.tdf                                           ;             ;
; db/altsyncram_86d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_906.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_906.tdf                                                    ;             ;
; db/dcfifo_ahp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ahp1.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_se9.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; db/altsyncram_ck84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_ck84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                           ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;             ;
; db/cntr_jai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_jai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sld057baccd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;             ;
; db/lpm_divide_5dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/lpm_divide_5dm.tdf                                              ;             ;
; db/sign_div_unsign_bnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/sign_div_unsign_bnh.tdf                                         ;             ;
; db/alt_u_div_s2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_u_div_s2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 2511              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 4008              ;
;     -- 7 input functions                    ; 9                 ;
;     -- 6 input functions                    ; 469               ;
;     -- 5 input functions                    ; 658               ;
;     -- 4 input functions                    ; 928               ;
;     -- <=3 input functions                  ; 1944              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 2777              ;
;                                             ;                   ;
; I/O pins                                    ; 226               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 1903592           ;
;                                             ;                   ;
; Total DSP Blocks                            ; 4                 ;
;                                             ;                   ;
; Total PLLs                                  ; 4                 ;
;     -- PLLs                                 ; 4                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; D5M_PIXLCLK~input ;
; Maximum fan-out                             ; 1651              ;
; Total fan-out                               ; 35608             ;
; Average fan-out                             ; 4.61              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC_CAMERA                                                                                                                         ; 4008 (55)           ; 2777 (14)                 ; 1903592           ; 4          ; 226  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_CAMERA                    ; work         ;
;    |CCD_Capture:u3|                                                                                                                     ; 70 (70)             ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                             ; CCD_Capture                       ; work         ;
;    |Coordinate_transform_v2:transform|                                                                                                  ; 39 (39)             ; 147 (147)                 ; 0                 ; 4          ; 0    ; 0            ; |DE1_SoC_CAMERA|Coordinate_transform_v2:transform                                                                                                                                                                                                                                                                                                          ; Coordinate_transform_v2           ; work         ;
;    |I2C_CCD_Config:u8|                                                                                                                  ; 195 (139)           ; 132 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8                                                                                                                                                                                                                                                                                                                          ; I2C_CCD_Config                    ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                                                                                                                                                        ; I2C_Controller                    ; work         ;
;    |MEAN_COORDS:iCOORDS|                                                                                                                ; 2002 (118)          ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS                                                                                                                                                                                                                                                                                                                        ; MEAN_COORDS                       ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div0                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_5dm:auto_generated|                                                                                                ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_5dm                    ; work         ;
;             |sign_div_unsign_bnh:divider|                                                                                               ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_bnh               ; work         ;
;                |alt_u_div_s2f:divider|                                                                                                  ; 942 (942)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                                                                                                                                                                        ; alt_u_div_s2f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div1                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_5dm:auto_generated|                                                                                                ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div1|lpm_divide_5dm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_5dm                    ; work         ;
;             |sign_div_unsign_bnh:divider|                                                                                               ; 942 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_bnh               ; work         ;
;                |alt_u_div_s2f:divider|                                                                                                  ; 942 (942)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                                                                                                                                                                        ; alt_u_div_s2f                     ; work         ;
;    |RAW2BW:u4|                                                                                                                          ; 122 (107)           ; 46 (35)                   ; 15336             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4                                                                                                                                                                                                                                                                                                                                  ; RAW2BW                            ; work         ;
;       |Line_Buffer2:u0|                                                                                                                 ; 15 (0)              ; 11 (0)                    ; 15336             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0                                                                                                                                                                                                                                                                                                                  ; Line_Buffer2                      ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                        ; 15 (0)              ; 11 (0)                    ; 15336             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                            ; altshift_taps                     ; work         ;
;             |shift_taps_k761:auto_generated|                                                                                            ; 15 (0)              ; 11 (0)                    ; 15336             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated                                                                                                                                                                                                                                             ; shift_taps_k761                   ; work         ;
;                |altsyncram_d2h1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2                                                                                                                                                                                                                 ; altsyncram_d2h1                   ; work         ;
;                |cntr_7of:cntr1|                                                                                                         ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1                                                                                                                                                                                                                              ; cntr_7of                          ; work         ;
;                   |cmpr_qac:cmpr4|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                                                                                                                                                                                               ; cmpr_qac                          ; work         ;
;    |Reset_Delay:u2|                                                                                                                     ; 49 (49)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                             ; Reset_Delay                       ; work         ;
;    |SEG7_LUT_6:u5|                                                                                                                      ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT_6                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                          ; work         ;
;    |STORE_FRAME:iFRAME|                                                                                                                 ; 205 (64)            ; 82 (25)                   ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME                                                                                                                                                                                                                                                                                                                         ; STORE_FRAME                       ; work         ;
;       |FIFO_FRAME_RED:frame_buffer|                                                                                                     ; 141 (0)             ; 57 (0)                    ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer                                                                                                                                                                                                                                                                                             ; FIFO_FRAME_RED                    ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 141 (0)             ; 57 (0)                    ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component                                                                                                                                                                                                                                                                     ; scfifo                            ; work         ;
;             |scfifo_2a91:auto_generated|                                                                                                ; 141 (0)             ; 57 (0)                    ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated                                                                                                                                                                                                                                          ; scfifo_2a91                       ; work         ;
;                |a_dpfifo_9g91:dpfifo|                                                                                                   ; 141 (3)             ; 57 (0)                    ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo                                                                                                                                                                                                                     ; a_dpfifo_9g91                     ; work         ;
;                   |a_fefifo_2ee:fifo_state|                                                                                             ; 28 (11)             ; 19 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|a_fefifo_2ee:fifo_state                                                                                                                                                                                             ; a_fefifo_2ee                      ; work         ;
;                      |cntr_hi7:count_usedw|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|a_fefifo_2ee:fifo_state|cntr_hi7:count_usedw                                                                                                                                                                        ; cntr_hi7                          ; work         ;
;                   |altsyncram_4at1:FIFOram|                                                                                             ; 76 (0)              ; 4 (4)                     ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram                                                                                                                                                                                             ; altsyncram_4at1                   ; work         ;
;                      |decode_k27:decode2|                                                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|decode_k27:decode2                                                                                                                                                                          ; decode_k27                        ; work         ;
;                      |mux_fu7:mux3|                                                                                                     ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|mux_fu7:mux3                                                                                                                                                                                ; mux_fu7                           ; work         ;
;                   |cntr_5ib:rd_ptr_count|                                                                                               ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|cntr_5ib:rd_ptr_count                                                                                                                                                                                               ; cntr_5ib                          ; work         ;
;                   |cntr_5ib:wr_ptr|                                                                                                     ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|cntr_5ib:wr_ptr                                                                                                                                                                                                     ; cntr_5ib                          ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 646 (213)           ; 713 (157)                 ; 28672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 75 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 75 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                              ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 75 (14)             ; 112 (30)                  ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                   ; dcfifo_ahp1                       ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                   ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                   ; dffpipe_se9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                          ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                          ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                           ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                ; dffpipe_oe9                       ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 75 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 75 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                              ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 75 (14)             ; 112 (30)                  ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                   ; dcfifo_ahp1                       ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                   ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                   ; dffpipe_se9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                          ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                          ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                           ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 77 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 77 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                             ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 77 (14)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                  ; dcfifo_ngp1                       ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                      ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 21 (21)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                      ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                         ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                         ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                          ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                                     ; 77 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 77 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                             ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 77 (14)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                  ; dcfifo_ngp1                       ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                      ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 21 (21)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                      ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                         ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                         ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                          ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                         ; command                           ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                     ; control_interface                 ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 48 (48)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |coordinate_latch:coordinate_buffer|                                                                                                 ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer                                                                                                                                                                                                                                                                                                         ; coordinate_latch                  ; work         ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                                                                                                                                                               ; sdram_pll                         ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst                                                                                                                                                                                                                                                                                                 ; sdram_pll_0002                    ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |servo:SERVO_PAN|                                                                                                                    ; 46 (18)             ; 25 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|servo:SERVO_PAN                                                                                                                                                                                                                                                                                                                            ; servo                             ; work         ;
;       |counter:CLOCK_GEN|                                                                                                               ; 28 (28)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|servo:SERVO_PAN|counter:CLOCK_GEN                                                                                                                                                                                                                                                                                                          ; counter                           ; work         ;
;    |servo:SERVO_TILT|                                                                                                                   ; 18 (18)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|servo:SERVO_TILT                                                                                                                                                                                                                                                                                                                           ; servo                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 239 (2)             ; 1198 (141)                ; 286720            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 237 (0)             ; 1057 (0)                  ; 286720            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 237 (67)            ; 1057 (642)                ; 286720            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 286720            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ck84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 286720            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ck84:auto_generated                                                                                                                                                 ; altsyncram_ck84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (11)             ; 211 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated                                                             ; cntr_jai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                            ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |state_machine:state_machine|                                                                                                        ; 52 (21)             ; 28 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|state_machine:state_machine                                                                                                                                                                                                                                                                                                                ; state_machine                     ; work         ;
;       |timer:fire_timer|                                                                                                                ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer                                                                                                                                                                                                                                                                                               ; timer                             ; work         ;
;    |test_all_cords:itest|                                                                                                               ; 34 (34)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|test_all_cords:itest                                                                                                                                                                                                                                                                                                                       ; test_all_cords                    ; work         ;
;    |tracking_buffer:tracking_buffer|                                                                                                    ; 37 (2)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|tracking_buffer:tracking_buffer                                                                                                                                                                                                                                                                                                            ; tracking_buffer                   ; work         ;
;       |timer:fire_timer|                                                                                                                ; 35 (35)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer                                                                                                                                                                                                                                                                                           ; timer                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 1278         ; 12           ; 1278         ; 12           ; 15336   ; None ;
; STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 131072       ; 12           ; 131072       ; 12           ; 1572864 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ck84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 140          ; 2048         ; 140          ; 286720  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer                                                                                                                                                                                                                      ; v/FIFO_FRAME_RED.v            ;
; Altera ; Shift register (RAM-based) ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0                                                                                                                                                                                                                                           ; v/Line_Buffer2.v              ;
; Altera ; altera_pll                 ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                                                                                        ; v/sdram_pll.v                 ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                         ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                         ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                        ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                        ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|state_machine:state_machine|state ;
+----------------+------------+--------------+----------------------+
; Name           ; state.IDLE ; state.LOCKED ; state.TRACKING       ;
+----------------+------------+--------------+----------------------+
; state.IDLE     ; 0          ; 0            ; 0                    ;
; state.TRACKING ; 1          ; 0            ; 1                    ;
; state.LOCKED   ; 1          ; 1            ; 0                    ;
+----------------+------------+--------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer|state ;
+------------+-----------------------------------------------------------------------+
; Name       ; state.RUN                                                             ;
+------------+-----------------------------------------------------------------------+
; state.IDLE ; 0                                                                     ;
; state.RUN  ; 1                                                                     ;
+------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer|state ;
+------------+---------------------------------------------------------------------------+
; Name       ; state.RUN                                                                 ;
+------------+---------------------------------------------------------------------------+
; state.IDLE ; 0                                                                         ;
; state.RUN  ; 1                                                                         ;
+------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|state       ;
+-------------------+------------+------------+-------------------+
; Name              ; state.IDLE ; state.CALC ; state.FRAME_BEGIN ;
+-------------------+------------+------------+-------------------+
; state.IDLE        ; 0          ; 0          ; 0                 ;
; state.FRAME_BEGIN ; 1          ; 0          ; 1                 ;
; state.CALC        ; 1          ; 1          ; 0                 ;
+-------------------+------------+------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+--------------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal            ; Free of Timing Hazards ;
+--------------------------------------------------------+--------------------------------+------------------------+
; coordinate_latch:coordinate_buffer|intermediate_x[0]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[1]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[2]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[3]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[4]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[5]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[6]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[7]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[8]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_x[9]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[0]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[1]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[2]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[3]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[4]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[5]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[6]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[7]   ; oCent_Val                      ; yes                    ;
; coordinate_latch:coordinate_buffer|intermediate_y[8]   ; oCent_Val                      ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[0]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[1]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[2]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[3]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[4]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[5]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[6]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[7]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[8]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oX_Cent[9]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[0]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[1]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[2]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[3]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[4]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[5]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[6]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[7]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; MEAN_COORDS:iCOORDS|oY_Cent[8]                         ; MEAN_COORDS:iCOORDS|state.CALC ; yes                    ;
; tracking_buffer:tracking_buffer|on_screen_intermediate ; GND                            ; yes                    ;
; Number of user-specified and inferred latches = 39     ;                                ;                        ;
+--------------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; VGA_Controller:u1|oVGA_SYNC                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[0,1,15]                                                                                                                         ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                       ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                            ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[7]                                     ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Coordinate_transform_v2:transform|y_adj[9]                                                                                                                ; Merged with Coordinate_transform_v2:transform|y_adj[10]                     ;
; Coordinate_transform_v2:transform|x_mult[19]                                                                                                              ; Merged with Coordinate_transform_v2:transform|x_mult[20]                    ;
; Coordinate_transform_v2:transform|y_mult[19]                                                                                                              ; Merged with Coordinate_transform_v2:transform|y_mult[20]                    ;
; MEAN_COORDS:iCOORDS|iFVAL_ff                                                                                                                              ; Merged with test_all_cords:itest|iFVAL_ff                                   ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                              ; Merged with Sdram_Control:u7|mADDR[3]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                        ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[15]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[15]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[14]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[14]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[13]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[13]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[12]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[12]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[11]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[11]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[10]                                                                                                            ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[10]                   ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[9]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[9]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[8]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[8]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[7]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[7]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[6]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[6]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[5]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[5]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[4]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[4]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[3]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[3]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[2]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[2]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[1]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[1]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|counter[0]                                                                                                             ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|counter[0]                    ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick                                                                                                                   ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick                          ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[5]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[5]               ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[4]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[4]               ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[1]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[1]               ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[3]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[3]               ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[2]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[2]               ;
; servo:SERVO_TILT|counter:CLOCK_GEN|tick_counter[0]                                                                                                        ; Merged with servo:SERVO_PAN|counter:CLOCK_GEN|tick_counter[0]               ;
; I2C_CCD_Config:u8|senosr_exposure[1]                                                                                                                      ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                            ; Lost fanout                                                                 ;
; state_machine:state_machine|state~6                                                                                                                       ; Lost fanout                                                                 ;
; state_machine:state_machine|timer:fire_timer|state~5                                                                                                      ; Lost fanout                                                                 ;
; tracking_buffer:tracking_buffer|timer:fire_timer|state~5                                                                                                  ; Lost fanout                                                                 ;
; MEAN_COORDS:iCOORDS|state~6                                                                                                                               ; Lost fanout                                                                 ;
; MEAN_COORDS:iCOORDS|state~7                                                                                                                               ; Lost fanout                                                                 ;
; CCD_Capture:u3|Y_Cont[11..15]                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 108                                                                                                                   ;                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; CCD_Capture:u3|Y_Cont[15]       ; Lost Fanouts              ; CCD_Capture:u3|Y_Cont[14], CCD_Capture:u3|Y_Cont[13], CCD_Capture:u3|Y_Cont[12], ;
;                                 ;                           ; CCD_Capture:u3|Y_Cont[11]                                                        ;
; Sdram_Control:u7|rWR1_ADDR[3]   ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                       ;
;                                 ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                  ;
; I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2777  ;
; Number of registers using Synchronous Clear  ; 574   ;
; Number of registers using Synchronous Load   ; 301   ;
; Number of registers using Asynchronous Clear ; 1628  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 984   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                               ; 16      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                               ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                               ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                               ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                               ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                               ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                 ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                 ; 10      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                         ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                 ; 11      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                 ; 11      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                ; 13      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                ; 13      ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                    ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                    ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                ; 11      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                   ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                ; 11      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                   ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                   ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                   ; 7       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|counter[7]                                                                                                                                                    ;
; 3:1                ; 80 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS|counter[8]                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer|counter[6]                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer|counter[25]                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|Y_Cont[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|command_done                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|X_Cont[0]                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                   ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mADDR[9]                                                                                                                                                        ;
; 64:1               ; 9 bits    ; 378 LEs       ; 126 LEs              ; 252 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|CMD[1]                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|WR_MASK[0]                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|RD_MASK[1]                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|ST[0]                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|sCCD_B[11]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer|state_next.IDLE                                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |DE1_SoC_CAMERA|state_machine:state_machine|Selector0                                                                                                                                            ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|mux_fu7:mux3|l4_w0_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_CAMERA ;
+---------------------+-------+--------------------------------------------------+
; Parameter Name      ; Value ; Type                                             ;
+---------------------+-------+--------------------------------------------------+
; clock_frequency_mhz ; 50    ; Signed Integer                                   ;
+---------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 640   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2BW:u4 ;
+-----------------+-------+------------------------------+
; Parameter Name  ; Value ; Type                         ;
+-----------------+-------+------------------------------+
; pixel_box_width ; 5     ; Signed Integer               ;
+-----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                      ;
+----------------+-----------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                   ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                            ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                            ;
; WIDTH          ; 12              ; Signed Integer                                                            ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                   ;
; CBXI_PARAMETER ; shift_taps_k761 ; Untyped                                                                   ;
+----------------+-----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 12          ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 131072      ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 17          ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_2a91 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tracking_buffer:tracking_buffer ;
+--------------------------+-------+-------------------------------------------+
; Parameter Name           ; Value ; Type                                      ;
+--------------------------+-------+-------------------------------------------+
; clock_frequency_mhz      ; 50    ; Signed Integer                            ;
; buffer_time_milliseconds ; 1000  ; Signed Integer                            ;
+--------------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tracking_buffer:tracking_buffer|timer:fire_timer ;
+---------------------+-------+-----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                            ;
+---------------------+-------+-----------------------------------------------------------------+
; clock_frequency_mhz ; 50    ; Signed Integer                                                  ;
; time_milliseconds   ; 1000  ; Signed Integer                                                  ;
+---------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: state_machine:state_machine ;
+------------------------+-------+-----------------------------------------+
; Parameter Name         ; Value ; Type                                    ;
+------------------------+-------+-----------------------------------------+
; clock_frequency_mhz    ; 50    ; Signed Integer                          ;
; fire_time_milliseconds ; 200   ; Signed Integer                          ;
+------------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: state_machine:state_machine|timer:fire_timer ;
+---------------------+-------+-------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                        ;
+---------------------+-------+-------------------------------------------------------------+
; clock_frequency_mhz ; 50    ; Signed Integer                                              ;
; time_milliseconds   ; 200   ; Signed Integer                                              ;
+---------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servo:SERVO_PAN|counter:CLOCK_GEN ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; TICKS_PER_US   ; 00000000000000000000000000110010 ; Unsigned Binary            ;
; PERIOD         ; 00000000000000000100111000100000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: servo:SERVO_TILT|counter:CLOCK_GEN ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; TICKS_PER_US   ; 00000000000000000000000000110010 ; Unsigned Binary             ;
; PERIOD         ; 00000000000000000100111000100000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coordinate_transform_v2:transform ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; pan_FOV        ; 40    ; Signed Integer                                        ;
; tilt_FOV       ; 30    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 7500 ps                ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000010000000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000000010100 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 320   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 240   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0              ; String         ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 140                          ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                            ; Untyped        ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                         ; Untyped        ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 140                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MEAN_COORDS:iCOORDS|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MEAN_COORDS:iCOORDS|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                            ;
;     -- WIDTH               ; 12                                                              ;
+----------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                      ;
; Entity Instance            ; STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 12                                                                     ;
;     -- LPM_NUMWORDS        ; 131072                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEAN_COORDS:iCOORDS"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "STORE_FRAME:iFRAME"                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oDVAL        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (12 bits) it drives.  The 11 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2BW:u4|Line_Buffer2:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2BW:u4"                                                                                                                                                                                 ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oDVAL        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (12 bits) it drives.  The 11 most-significant bit(s) in the port expression will be connected to GND.            ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 140              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1489                        ;
;     CLR               ; 607                         ;
;     CLR SCLR          ; 136                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 279                         ;
;     ENA CLR SCLR      ; 298                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 4                           ;
;     plain             ; 61                          ;
; arriav_io_obuf        ; 62                          ;
; arriav_lcell_comb     ; 3687                        ;
;     arith             ; 1568                        ;
;         0 data inputs ; 125                         ;
;         1 data inputs ; 527                         ;
;         2 data inputs ; 167                         ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 320                         ;
;         5 data inputs ; 426                         ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 2023                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 610                         ;
;         3 data inputs ; 243                         ;
;         4 data inputs ; 567                         ;
;         5 data inputs ; 182                         ;
;         6 data inputs ; 390                         ;
;     shared            ; 88                          ;
;         0 data inputs ; 8                           ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 366                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 260                         ;
;                       ;                             ;
; Max LUT depth         ; 75.60                       ;
; Average LUT depth     ; 29.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                 ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Coordinate_transform_v2:transform|x[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[0]~0 ; N/A     ;
; Coordinate_transform_v2:transform|x[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[1]~1 ; N/A     ;
; Coordinate_transform_v2:transform|x[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[2]~2 ; N/A     ;
; Coordinate_transform_v2:transform|x[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[3]~3 ; N/A     ;
; Coordinate_transform_v2:transform|x[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[4]~4 ; N/A     ;
; Coordinate_transform_v2:transform|x[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[5]~5 ; N/A     ;
; Coordinate_transform_v2:transform|x[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[6]~6 ; N/A     ;
; Coordinate_transform_v2:transform|x[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[7]~7 ; N/A     ;
; Coordinate_transform_v2:transform|x[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[8]~8 ; N/A     ;
; Coordinate_transform_v2:transform|x[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_x[9]~9 ; N/A     ;
; Coordinate_transform_v2:transform|x_div[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[0]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[10]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[11]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[12]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[13]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[14]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[15]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[16]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[17]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[18]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[19]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[1]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[20]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[21]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[22]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[23]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[24]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[25]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[26]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[27]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[28]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[29]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[2]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[30]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[31]           ; N/A     ;
; Coordinate_transform_v2:transform|x_div[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[3]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[4]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[5]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[6]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[7]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[8]            ; N/A     ;
; Coordinate_transform_v2:transform|x_div[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|x_div[9]            ; N/A     ;
; Coordinate_transform_v2:transform|y[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[0]~0 ; N/A     ;
; Coordinate_transform_v2:transform|y[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[1]~1 ; N/A     ;
; Coordinate_transform_v2:transform|y[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[2]~2 ; N/A     ;
; Coordinate_transform_v2:transform|y[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[3]~3 ; N/A     ;
; Coordinate_transform_v2:transform|y[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[4]~4 ; N/A     ;
; Coordinate_transform_v2:transform|y[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[5]~5 ; N/A     ;
; Coordinate_transform_v2:transform|y[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[6]~6 ; N/A     ;
; Coordinate_transform_v2:transform|y[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[7]~7 ; N/A     ;
; Coordinate_transform_v2:transform|y[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state_machine:state_machine|driven_coordinates_y[8]~8 ; N/A     ;
; Coordinate_transform_v2:transform|y_div[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[0]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[10]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[11]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[12]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[13]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[14]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[15]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[16]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[17]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[18]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[19]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[1]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[20]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[21]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[22]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[23]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[24]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[25]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[26]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[27]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[28]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[29]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[2]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[30]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[31]           ; N/A     ;
; Coordinate_transform_v2:transform|y_div[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[3]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[4]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[5]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[6]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[7]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[8]            ; N/A     ;
; Coordinate_transform_v2:transform|y_div[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Coordinate_transform_v2:transform|y_div[9]            ; N/A     ;
; D5M_PIXLCLK                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                           ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[0]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[10]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[11]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[12]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[13]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[14]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[15]                       ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[1]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[2]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[3]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[4]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[5]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[6]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[7]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[8]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|counter[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|counter[9]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|iObjectDetected         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STORE_FRAME:iFRAME|oObjectDetected~0                  ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[0]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[1]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[2]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[3]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[4]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[5]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[6]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[7]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[8]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iX_Cont[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|X_Cont[9]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[0]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[1]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[2]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[3]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[4]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[5]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[6]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[7]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|iY_Cont[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u3|Y_Cont[8]                              ; N/A     ;
; MEAN_COORDS:iCOORDS|oCent_Val               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oCent_Val~0                       ; N/A     ;
; MEAN_COORDS:iCOORDS|oCent_Val               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oCent_Val~0                       ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[0]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[1]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[2]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[3]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[4]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[5]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[6]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[7]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[8]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oX_Cent[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oX_Cent[9]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[0]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[1]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[2]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[3]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[4]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[5]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[6]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[7]                        ; N/A     ;
; MEAN_COORDS:iCOORDS|oY_Cent[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEAN_COORDS:iCOORDS|oY_Cent[8]                        ; N/A     ;
; STORE_FRAME:iFRAME|oObjectDetected_thresh   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STORE_FRAME:iFRAME|oObjectDetected~1                  ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Apr 16 19:25:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2bw.sv
    Info (12023): Found entity 1: RAW2BW File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2BW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/test_all_cords.sv
    Info (12023): Found entity 1: test_all_cords File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/test_all_cords.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mean_coords.sv
    Info (12023): Found entity 1: MEAN_COORDS File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/store_frame.sv
    Info (12023): Found entity 1: STORE_FRAME File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/STORE_FRAME.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/fifo_frame_red.v
    Info (12023): Found entity 1: FIFO_FRAME_RED File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer2.v
    Info (12023): Found entity 1: Line_Buffer2 File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb_640x480.sv
    Info (12023): Found entity 1: RAW2RGB_640X480 File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2RGB_640X480.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2RGB.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002 File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (15248): File "I:/ECE554/ECE554-Capstone-Project/FullProject/FIFO_FRAME_RED.v" is a duplicate of already analyzed file "I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file fifo_frame_red.v
Warning (12125): Using design file de1_soc_camera.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_CAMERA File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_camera.sv(270): created implicit net for "VGA_CTRL_CLK" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 270
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.sv(324): truncated value with size 12 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 324
Warning (10034): Output port "ADC_DIN" at de1_soc_camera.sv(44) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 44
Warning (10034): Output port "ADC_SCLK" at de1_soc_camera.sv(46) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 46
Warning (10034): Output port "AUD_DACDAT" at de1_soc_camera.sv(52) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 52
Warning (10034): Output port "AUD_XCK" at de1_soc_camera.sv(54) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 54
Warning (10034): Output port "FAN_CTRL" at de1_soc_camera.sv(82) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 82
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc_camera.sv(85) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 85
Warning (10034): Output port "IRDA_TXD" at de1_soc_camera.sv(167) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 167
Warning (10034): Output port "TD_RESET_N" at de1_soc_camera.sv(188) has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 188
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 299
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 314
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 165
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 125
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 129
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v Line: 185
Info (12128): Elaborating entity "RAW2BW" for hierarchy "RAW2BW:u4" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 369
Warning (10230): Verilog HDL assignment warning at RAW2BW.sv(72): truncated value with size 32 to match size of target (12) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2BW.sv Line: 72
Info (12128): Elaborating entity "Line_Buffer2" for hierarchy "RAW2BW:u4|Line_Buffer2:u0" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2BW.sv Line: 53
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v Line: 76
Info (12130): Elaborated megafunction instantiation "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v Line: 76
Info (12133): Instantiated megafunction "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k761.tdf
    Info (12023): Found entity 1: shift_taps_k761 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/shift_taps_k761.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_k761" for hierarchy "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2h1.tdf
    Info (12023): Found entity 1: altsyncram_d2h1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_d2h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2h1" for hierarchy "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/shift_taps_k761.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/shift_taps_k761.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_qac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "STORE_FRAME" for hierarchy "STORE_FRAME:iFRAME" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 384
Info (12128): Elaborating entity "FIFO_FRAME_RED" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/STORE_FRAME.sv Line: 49
Info (12128): Elaborating entity "scfifo" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v Line: 75
Info (12130): Elaborated megafunction instantiation "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v Line: 75
Info (12133): Instantiated megafunction "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v Line: 75
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "131072"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "17"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2a91.tdf
    Info (12023): Found entity 1: scfifo_2a91 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/scfifo_2a91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_2a91" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9g91.tdf
    Info (12023): Found entity 1: a_dpfifo_9g91 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_9g91" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/scfifo_2a91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_2ee.tdf
    Info (12023): Found entity 1: a_fefifo_2ee File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_fefifo_2ee.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_2ee" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|a_fefifo_2ee:fifo_state" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hi7.tdf
    Info (12023): Found entity 1: cntr_hi7 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_hi7.tdf Line: 26
Info (12128): Elaborating entity "cntr_hi7" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|a_fefifo_2ee:fifo_state|cntr_hi7:count_usedw" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_fefifo_2ee.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4at1.tdf
    Info (12023): Found entity 1: altsyncram_4at1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_4at1" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k27.tdf
    Info (12023): Found entity 1: decode_k27 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/decode_k27.tdf Line: 23
Info (12128): Elaborating entity "decode_k27" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|decode_k27:decode2" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fu7.tdf
    Info (12023): Found entity 1: mux_fu7 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/mux_fu7.tdf Line: 23
Info (12128): Elaborating entity "mux_fu7" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|altsyncram_4at1:FIFOram|mux_fu7:mux3" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ib.tdf
    Info (12023): Found entity 1: cntr_5ib File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_5ib.tdf Line: 26
Info (12128): Elaborating entity "cntr_5ib" for hierarchy "STORE_FRAME:iFRAME|FIFO_FRAME_RED:frame_buffer|scfifo:scfifo_component|scfifo_2a91:auto_generated|a_dpfifo_9g91:dpfifo|cntr_5ib:rd_ptr_count" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf Line: 43
Info (12128): Elaborating entity "MEAN_COORDS" for hierarchy "MEAN_COORDS:iCOORDS" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 396
Warning (10230): Verilog HDL assignment warning at MEAN_COORDS.sv(27): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Warning (10230): Verilog HDL assignment warning at MEAN_COORDS.sv(28): truncated value with size 32 to match size of target (9) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[0]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[1]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[2]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[3]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[4]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[5]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[6]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[7]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oY_Cent[8]" at MEAN_COORDS.sv(28) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (10041): Inferred latch for "oX_Cent[0]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[1]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[2]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[3]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[4]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[5]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[6]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[7]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[8]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (10041): Inferred latch for "oX_Cent[9]" at MEAN_COORDS.sv(27) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (12128): Elaborating entity "test_all_cords" for hierarchy "test_all_cords:itest" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 407
Warning (12125): Using design file tracking_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tracking_buffer File: I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv Line: 1
Info (12128): Elaborating entity "tracking_buffer" for hierarchy "tracking_buffer:tracking_buffer" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 439
Warning (10240): Verilog HDL Always Construct warning at tracking_buffer.sv(22): inferring latch(es) for variable "on_screen_intermediate", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv Line: 22
Info (10041): Inferred latch for "on_screen_intermediate" at tracking_buffer.sv(26) File: I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv Line: 26
Warning (12125): Using design file timer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timer File: I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at timer.sv(13): Parameter Declaration in module "timer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv Line: 13
Info (12128): Elaborating entity "timer" for hierarchy "tracking_buffer:tracking_buffer|timer:fire_timer" File: I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv Line: 18
Warning (10230): Verilog HDL assignment warning at timer.sv(45): truncated value with size 32 to match size of target (26) File: I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv Line: 45
Warning (12125): Using design file coordinate_latch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: coordinate_latch File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 1
Info (12128): Elaborating entity "coordinate_latch" for hierarchy "coordinate_latch:coordinate_buffer" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 448
Warning (10240): Verilog HDL Always Construct warning at coordinate_latch.sv(17): inferring latch(es) for variable "intermediate_x", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 17
Warning (10240): Verilog HDL Always Construct warning at coordinate_latch.sv(17): inferring latch(es) for variable "intermediate_y", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 17
Info (10041): Inferred latch for "intermediate_y[0]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[1]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[2]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[3]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[4]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[5]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[6]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[7]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_y[8]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[0]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[1]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[2]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[3]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[4]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[5]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[6]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[7]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[8]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Info (10041): Inferred latch for "intermediate_x[9]" at coordinate_latch.sv(22) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
Warning (12125): Using design file state_machine.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: state_machine File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 1
Info (12128): Elaborating entity "state_machine" for hierarchy "state_machine:state_machine" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 461
Warning (10230): Verilog HDL assignment warning at state_machine.sv(68): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 68
Warning (10230): Verilog HDL assignment warning at state_machine.sv(69): truncated value with size 32 to match size of target (9) File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 69
Warning (10230): Verilog HDL assignment warning at state_machine.sv(70): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 70
Warning (10230): Verilog HDL assignment warning at state_machine.sv(71): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 71
Info (12128): Elaborating entity "timer" for hierarchy "state_machine:state_machine|timer:fire_timer" File: I:/ECE554/ECE554-Capstone-Project/FullProject/state_machine.sv Line: 23
Warning (10230): Verilog HDL assignment warning at timer.sv(45): truncated value with size 32 to match size of target (24) File: I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv Line: 45
Warning (12125): Using design file servo.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: servo File: I:/ECE554/ECE554-Capstone-Project/FullProject/servo.sv Line: 1
Info (12128): Elaborating entity "servo" for hierarchy "servo:SERVO_PAN" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 485
Warning (12125): Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter File: I:/ECE554/ECE554-Capstone-Project/FullProject/counter.sv Line: 1
Info (12128): Elaborating entity "counter" for hierarchy "servo:SERVO_PAN|counter:CLOCK_GEN" File: I:/ECE554/ECE554-Capstone-Project/FullProject/servo.sv Line: 29
Warning (10230): Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (6) File: I:/ECE554/ECE554-Capstone-Project/FullProject/counter.sv Line: 26
Warning (10230): Verilog HDL assignment warning at counter.sv(39): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/counter.sv Line: 39
Warning (12125): Using design file coordinate_transform_v2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Coordinate_transform_v2 File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv Line: 2
Info (12128): Elaborating entity "Coordinate_transform_v2" for hierarchy "Coordinate_transform_v2:transform" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 500
Warning (10230): Verilog HDL assignment warning at coordinate_transform_v2.sv(16): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv Line: 16
Warning (10230): Verilog HDL assignment warning at coordinate_transform_v2.sv(17): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv Line: 17
Warning (10230): Verilog HDL assignment warning at coordinate_transform_v2.sv(42): truncated value with size 32 to match size of target (11) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv Line: 42
Warning (10230): Verilog HDL assignment warning at coordinate_transform_v2.sv(45): truncated value with size 32 to match size of target (11) File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_transform_v2.sv Line: 45
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u5" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 508
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u5|SEG7_LUT:u0" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT_6.v Line: 47
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 518
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 573
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 385
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 423
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf
    Info (12023): Found entity 1: altsyncram_86d1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_86d1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ngp1.tdf Line: 71
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ahp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ahp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dcfifo_ahp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 586
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(134): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 134
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(135): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(157): truncated value with size 32 to match size of target (25) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 157
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(162): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 162
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(187): truncated value with size 32 to match size of target (16) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 187
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(237): truncated value with size 32 to match size of target (6) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 237
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v Line: 204
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v Line: 83
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 606
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 121
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(182): truncated value with size 32 to match size of target (13) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 182
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(208): truncated value with size 32 to match size of target (13) File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf
    Info (12023): Found entity 1: altsyncram_ck84 File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_ck84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jai.tdf
    Info (12023): Found entity 1: cntr_jai File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_jai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.16.19:26:53 Progress: Loading sld057baccd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[10]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[11]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 522
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_86d1.tdf Line: 522
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MEAN_COORDS:iCOORDS|Div0" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MEAN_COORDS:iCOORDS|Div1" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (12130): Elaborated megafunction instantiation "MEAN_COORDS:iCOORDS|lpm_divide:Div0" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
Info (12133): Instantiated megafunction "MEAN_COORDS:iCOORDS|lpm_divide:Div0" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/lpm_divide_5dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: I:/ECE554/ECE554-Capstone-Project/FullProject/db/alt_u_div_s2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "MEAN_COORDS:iCOORDS|lpm_divide:Div1" File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
Info (12133): Instantiated megafunction "MEAN_COORDS:iCOORDS|lpm_divide:Div1" with the following parameter: File: I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 43
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 50
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 51
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 53
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 86
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 176
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 177
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 178
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 179
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[0] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[1] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[2] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[3] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[4] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[5] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[6] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[7] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[8] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_x[9] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[0] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[1] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[2] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[3] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[4] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[5] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[6] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[7] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Warning (13012): Latch coordinate_latch:coordinate_buffer|intermediate_y[8] has unsafe behavior File: I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
Info (13000): Registers with preset signals will power-up high File: I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v Line: 443
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13010): Node "GPIO_0[1]~synth" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
    Warning (13010): Node "GPIO_0[3]~synth" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 89
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 44
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 46
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 52
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 54
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 69
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 82
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 85
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 167
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 188
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 212
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 224
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 174 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 45
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 49
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 60
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 63
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 166
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 182
    Warning (15610): No output dependent on input pin "TD_CLK27" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 186
    Warning (15610): No output dependent on input pin "TD_HS" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 187
    Warning (15610): No output dependent on input pin "TD_VS" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 189
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv Line: 223
Info (21057): Implemented 6339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 117 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 5700 logic cells
    Info (21064): Implemented 400 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings
    Info: Peak virtual memory: 5070 megabytes
    Info: Processing ended: Wed Apr 16 19:27:16 2025
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:00:43


