sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/VLSI_Training_CDAC/Xilinx_Simulations/Or_ckt_test/Or_ckt.vf,-w,E:/VLSI_Training_CDAC/Xilinx_Simulations/Or_ckt_test/Or_ckt.sch
