# BlackjackVerilog
A simple black jack game made in Verilog for DE1-SoC FPGA dev kit

## How Simple?
- American blackjack rules
- Dealer vs. Player
- No betting, splitting, doubling,Â or insurance
- Deck must be reshuffled (reset) if there are less than 12 cards in it after a round
- Dealer stands on soft 17

## Module Connectivity
![image](https://github.com/ethanajohnston/BlackjackVerilog/assets/77747068/1fc23be8-a454-45de-b6c0-2951d09fca3e)
