Coverage Report by instance with details

=================================================================================
=== Instance: /top/Wrap_if
=== Design Unit: work.Wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        34         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/Wrap_if --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                      address_sent           1           1                              100.00 
                                               clk           1           1                              100.00 
                                 data_holder[10-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =         17 
Toggled Node Count   =         17 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (34 of 34 bins)

=================================================================================
=== Instance: /top/ramif
=== Design Unit: work.ram_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ramif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top/DUT/spislave/shift_reg
=== Design Unit: work.SIPO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/spislave/shift_reg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sipo.v
------------------------------------IF Branch------------------------------------
    8                                     129841     Count coming in to IF
    8               1                     119852         if(!SS_n) 
                                            9989     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/spislave/shift_reg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sipo.v
    1                                                module SIPO (clk,SS_n ,MOSI, rx_data); 
    2                                                input  clk, MOSI,SS_n; 
    3                                                output [9:0] rx_data; 
    4                                                reg [9:0] tmp; 
    5                                                 
    6               1                     129841       always @(posedge clk) 
    7                                                  begin
    8                                                    if(!SS_n) 
    9               1                     119852         tmp = {tmp[8:0],MOSI}; 

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        46         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/spislave/shift_reg --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          tmp[9-0]           1           1                              100.00 

Total Node Count     =         23 
Toggled Node Count   =         23 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (46 of 46 bins)

=================================================================================
=== Instance: /top/DUT/spislave/counter
=== Design Unit: work.up_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/spislave/counter

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File counter.v
------------------------------------IF Branch------------------------------------
    6                                     160042     Count coming in to IF
    6               1                      31648     if(~rst_n||counter_up==4'd10)
    8               1                     128394     else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/spislave/counter --

  File counter.v
----------------Focused Condition View-------------------
Line       6 Item    1  (~rst_n || (counter_up == 10))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
               rst_n         Y
  (counter_up == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rst_n_0               -                             
  Row   2:          1  rst_n_1               ~(counter_up == 10)           
  Row   3:          1  (counter_up == 10)_0  rst_n                         
  Row   4:          1  (counter_up == 10)_1  rst_n                         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/spislave/counter --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File counter.v
    1                                                module up_counter(input clk, rst_n, output[3:0] counter);
    2                                                reg [3:0] counter_up;
    3                                                
    4               1                     160042     always @(posedge clk or negedge rst_n)
    5                                                begin
    6                                                if(~rst_n||counter_up==4'd10)
    7               1                      31648      counter_up <= 4'd0;
    8                                                else
    9               1                     128394      counter_up <= counter_up + 4'd1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/spislave/counter --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                      counter[0-3]           1           1                              100.00 
                                   counter_up[3-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top/DUT/spislave/shift_regII
=== Design Unit: work.PISO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/spislave/shift_regII

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File piso.v
------------------------------------IF Branch------------------------------------
    11                                    140697     Count coming in to IF
    11              1                      40606     	if (tx_valid) begin
                                          100091     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    12                                     40606     Count coming in to IF
    12              1                       5643     		if (counter==0)
    14              1                      34963     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/spislave/shift_regII --

  File piso.v
----------------Focused Condition View-------------------
Line       12 Item    1  (counter == 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/spislave/shift_regII --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File piso.v
    1                                                module PISO(clk,tx_valid,counter,tx_data,dout);
    2                                                
    3                                                output reg dout;
    4                                                input [7:0] tx_data;
    5                                                input clk ;
    6                                                input tx_valid ;
    7                                                input [3:0] counter;
    8                                                reg [7:0]temp;
    9                                                
    10              1                     140697     always @ (posedge clk) begin
    11                                               	if (tx_valid) begin
    12                                               		if (counter==0)
    13              1                       5643     			temp <= tx_data;
    14                                               		else begin
    15              1                      34963     			dout <= temp[7];
    16              1                      34963     			temp <= {temp[6:0],1'b0};

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        46         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/spislave/shift_regII --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                      counter[0-3]           1           1                              100.00 
                                              dout           1           1                              100.00 
                                         temp[7-0]           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         23 
Toggled Node Count   =         23 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (46 of 46 bins)

=================================================================================
=== Instance: /top/DUT/spislave
=== Design Unit: work.SPI
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        35         1    97.22%

================================Branch Details================================

Branch Coverage for instance /top/DUT/spislave

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_under_test.sv
------------------------------------IF Branch------------------------------------
    29                                     39992     Count coming in to IF
    29              1                         36      if (~rst_n) 
    31              1                      39956      else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    36                                     95069     Count coming in to CASE
    37              1                      20048       IDLE:begin
    46              1                       9989       CHK_CMD:
    58              1                      43349       WRITE:
    64              1                      11670       READ_ADD:
    72              1                      10013     default:   
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                     20048     Count coming in to IF
    38              1                         70         if(!rst_n)
                                           19978     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                     20048     Count coming in to IF
    40              1                      10047        if(SS_n==0) begin
    43              1                      10001        else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                      9989     Count coming in to IF
    47              1                    ***0***        if(SS_n==1)
    49              1                       6650        else if (SS_n==0&&MOSI==0)
    51              1                       1672        else if (SS_n==0&&MOSI==1&&flag==0) begin
    54              1                       1667        else begin
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    59                                     43349     Count coming in to IF
    59              1                       6650        if(SS_n==1) begin
    62              1                      36699        else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     11670     Count coming in to IF
    65              1                       1672        if(SS_n==1) begin
    69              1                       9998        else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                     10013     Count coming in to IF
    73              1                       1667       if(SS_n==1)
    75              1                       8346       else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                    150064     Count coming in to IF
    81              1                        203     if(!rst_n)
    87              1                     149861     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                    149861     Count coming in to IF
    89              1                       9989       if (ns==CHK_CMD) begin//THE CONDITIONING MUST BE ON THE ns not cs
    92              1                     139872     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                    149861     Count coming in to IF
    94              1                       9989     if(cs==IDLE)
                                          139872     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                    149861     Count coming in to IF
    96              1                      83220     if (((cs==WRITE)||(cs==READ_ADD))&&(!SS_n)) begin 
    103             1                       8322     else if ((cs==WRITE||cs==READ_ADD)&&SS_n==1) begin
    107             1                      36674     else if (cs==READ_DATA&&SS_n==0) begin
    115             1                       1667     else if (cs==READ_DATA&&SS_n==1) begin
                                           19978     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                     83220     Count coming in to IF
    97              1                       8322     if (counter_out == 4'd9 && (g==0)) begin
                                           74898     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                    36674     Count coming in to IF
    108             1                       1667     if (counter_out == 4'd9 &&(g==0)) begin
                                           35007     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        15         6    71.42%

================================Condition Details================================

Condition Coverage for instance /top/DUT/spislave --

  File SPI_under_test.sv
----------------Focused Condition View-------------------
Line       49 Item    1  (SS_n ~| MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                ~MOSI                         
  Row   2:    ***0***  SS_n_1                ~MOSI                         
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       51 Item    1  ((~SS_n && MOSI) && ~flag)
Condition totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         N  '_0' not hit             Hit '_0'
        flag         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                (~flag && MOSI)               
  Row   2:    ***0***  SS_n_1                -                             
  Row   3:    ***0***  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                (~flag && ~SS_n)              
  Row   5:          1  flag_0                (~SS_n && MOSI)               
  Row   6:          1  flag_1                (~SS_n && MOSI)               

----------------Focused Condition View-------------------
Line       89 Item    1  (ns == CHK_CMD)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (ns == CHK_CMD)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (ns == CHK_CMD)_0     -                             
  Row   2:          1  (ns == CHK_CMD)_1     -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (cs == IDLE)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (cs == IDLE)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == IDLE)_0        -                             
  Row   2:          1  (cs == IDLE)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (((cs == WRITE) || (cs == READ_ADD)) && ~SS_n)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
     (cs == WRITE)         Y
  (cs == READ_ADD)         Y
              SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == WRITE)_0       ~(cs == READ_ADD)             
  Row   2:          1  (cs == WRITE)_1       ~SS_n                         
  Row   3:          1  (cs == READ_ADD)_0    ~(cs == WRITE)                
  Row   4:          1  (cs == READ_ADD)_1    (~SS_n && ~(cs == WRITE))     
  Row   5:          1  SS_n_0                ((cs == WRITE) || (cs == READ_ADD))
  Row   6:          1  SS_n_1                ((cs == WRITE) || (cs == READ_ADD))

----------------Focused Condition View-------------------
Line       97 Item    1  ((counter_out == 9) && ~g)
Condition totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (counter_out == 9)         Y
                   g         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_out == 9)_0  -                             
  Row   2:          1  (counter_out == 9)_1  ~g                            
  Row   3:          1  g_0                   (counter_out == 9)            
  Row   4:    ***0***  g_1                   (counter_out == 9)            

----------------Focused Condition View-------------------
Line       103 Item    1  (((cs == WRITE) || (cs == READ_ADD)) && SS_n)
Condition totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
     (cs == WRITE)         Y
  (cs == READ_ADD)         Y
              SS_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == WRITE)_0       ~(cs == READ_ADD)             
  Row   2:          1  (cs == WRITE)_1       SS_n                          
  Row   3:          1  (cs == READ_ADD)_0    ~(cs == WRITE)                
  Row   4:          1  (cs == READ_ADD)_1    (SS_n && ~(cs == WRITE))      
  Row   5:    ***0***  SS_n_0                ((cs == WRITE) || (cs == READ_ADD))
  Row   6:          1  SS_n_1                ((cs == WRITE) || (cs == READ_ADD))

----------------Focused Condition View-------------------
Line       107 Item    1  ((cs == READ_DATA) && ~SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (cs == READ_DATA)         Y
               SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == READ_DATA)_0   -                             
  Row   2:          1  (cs == READ_DATA)_1   ~SS_n                         
  Row   3:          1  SS_n_0                (cs == READ_DATA)             
  Row   4:          1  SS_n_1                (cs == READ_DATA)             

----------------Focused Condition View-------------------
Line       108 Item    1  ((counter_out == 9) && ~g)
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (counter_out == 9)         Y
                   g         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_out == 9)_0  -                             
  Row   2:          1  (counter_out == 9)_1  ~g                            
  Row   3:          1  g_0                   (counter_out == 9)            
  Row   4:          1  g_1                   (counter_out == 9)            

----------------Focused Condition View-------------------
Line       115 Item    1  ((cs == READ_DATA) && SS_n)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (cs == READ_DATA)         Y
               SS_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == READ_DATA)_0   -                             
  Row   2:          1  (cs == READ_DATA)_1   SS_n                          
  Row   3:    ***0***  SS_n_0                (cs == READ_DATA)             
  Row   4:          1  SS_n_1                (cs == READ_DATA)             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /top/DUT/spislave --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  37                IDLE                   0
  46             CHK_CMD                   1
  74           READ_DATA                   4
  64            READ_ADD                   3
  58               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               10025          
                 CHK_CMD                9989          
               READ_DATA                3334          
                READ_ADD                3344          
                   WRITE               13300          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  41                   0                9989          IDLE -> CHK_CMD               
  55                   1                1667          CHK_CMD -> READ_DATA          
  52                   2                1672          CHK_CMD -> READ_ADD           
  50                   3                6650          CHK_CMD -> WRITE              
  74                   5                1667          READ_DATA -> IDLE             
  66                   6                1672          READ_ADD -> IDLE              
  60                   7                6650          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  48                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        34         1    97.14%

================================Statement Details================================

Statement Coverage for instance /top/DUT/spislave --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_under_test.sv
    2                                                module SPI (MOSI,MISO,SS_n,clk,rst_n,rx_valid,rx_data,tx_valid,tx_data);
    3                                                //defining states
    4                                                /*parameter IDLE=3'b000;
    5                                                parameter CHK_CMD=3'b001;
    6                                                parameter WRITE=3'b010;
    7                                                parameter READ_ADD=3'b011;
    8                                                parameter READ_DATA=3'b100;*/
    9                                                //input output decleration
    10                                               input MOSI,SS_n,clk,rst_n,tx_valid;
    11                                               input [7:0]tx_data;
    12                                               output reg MISO,rx_valid;
    13                                               output reg [9:0]rx_data;
    14                                               reg g;
    15                                               //additional signals needed during operation
    16                                               reg flag,counter_rst_n;
    17                                               state_e cs,ns;
    18                                               wire dout;
    19                                               wire [9:0]din;
    20                                               wire [3:0]counter_out;
    21                                               //SIPO instan.
    22                                               SIPO shift_reg(clk,rx_valid,MOSI,din);
    23                                               //up_counter piso instan.
    24                                               up_counter counter(clk,counter_rst_n,counter_out);
    25                                               //PISO instan.
    26                                               PISO shift_regII(clk,tx_valid,counter_out,tx_data,dout);
    27                                               //state memory
    28              1                      39992     always @(posedge clk or negedge rst_n) begin
    29                                                if (~rst_n) 
    30              1                         36        cs <= IDLE;
    31                                                else
    32              1                      39956        cs <= ns;
    33                                               end
    34                                               //next state logic
    35              1                      95069     always @(cs,MOSI,SS_n) begin //bug : MOSI MUST NOT BE in the sensetivity list !!
    36                                               case(cs)
    37                                                 IDLE:begin
    38                                                   if(!rst_n)
    39              1                         70           flag =0 ;
    40                                                  if(SS_n==0) begin
    41              1                      10047          ns=CHK_CMD;
    42                                                  end  
    43                                                  else
    44              1                      10001          ns=IDLE;
    45                                                 end 
    46                                                 CHK_CMD:
    47                                                  if(SS_n==1)
    48              1                    ***0***          ns=IDLE;
    49                                                  else if (SS_n==0&&MOSI==0)
    50              1                       6650          ns=WRITE;
    51                                                  else if (SS_n==0&&MOSI==1&&flag==0) begin
    52              1                       1672          ns=READ_ADD;
    53                                                  end
    54                                                  else begin
    55              1                       1667          ns=READ_DATA;
    56              1                       1667          flag=0;
    57                                                  end
    58                                                 WRITE:
    59                                                  if(SS_n==1) begin
    60              1                       6650          ns=IDLE;
    61                                                  end
    62                                                  else
    63              1                      36699          ns=WRITE;
    64                                                 READ_ADD:
    65                                                  if(SS_n==1) begin
    66              1                       1672          ns=IDLE;
    67              1                       1672          flag=1;
    68                                                  end
    69                                                  else
    70              1                       9998          ns=READ_ADD;
    71                                                
    72                                               default:   
    73                                                 if(SS_n==1)
    74              1                       1667          ns=IDLE;
    75                                                 else
    76              1                       8346          ns=READ_DATA;
    77                                               endcase
    78                                               end
    79                                               //output logic
    80              1                     150064     always @(posedge clk or negedge rst_n) begin
    81                                               if(!rst_n)
    82                                               begin
    83              1                        203     rx_valid<=0;
    84              1                        203     rx_data<=0;  
    85              1                        203     MISO<=0;// the mOSI MUST RESET TOO !
    86                                               end
    87                                               else
    88                                               begin
    89                                                 if (ns==CHK_CMD) begin//THE CONDITIONING MUST BE ON THE ns not cs
    90              1                       9989     counter_rst_n <= 1'b0;
    91                                               end
    92                                               else
    93              1                     139872     counter_rst_n <= 1'b1;
    94                                               if(cs==IDLE)
    95              1                       9989     g=0;
    96                                               if (((cs==WRITE)||(cs==READ_ADD))&&(!SS_n)) begin 
    97                                               if (counter_out == 4'd9 && (g==0)) begin
    98              1                       8322     rx_valid<=1;
    99              1                       8322     rx_data<=din;
    100             1                       8322     g=1;
    101                                              end
    102                                              end
    103                                              else if ((cs==WRITE||cs==READ_ADD)&&SS_n==1) begin
    104             1                       8322     rx_valid<=0;
    105                                              end
    106                                              
    107                                              else if (cs==READ_DATA&&SS_n==0) begin
    108                                              if (counter_out == 4'd9 &&(g==0)) begin
    109             1                       1667     rx_valid<=1;
    110             1                       1667     rx_data<=din;
    111             1                       1667     g=1;
    112                                              end
    113             1                      36674     MISO <= dout;
    114                                              end
    115                                              else if (cs==READ_DATA&&SS_n==1) begin
    116             1                       1667     rx_valid<=0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         96        96         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/spislave --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                  counter_out[0-3]           1           1                              100.00 
                                     counter_rst_n           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDLE          16      100.00 
                                                                   CHK_CMD          17      100.00 
                                                                     WRITE          15      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                          din[0-9]           1           1                              100.00 
                                              dout           1           1                              100.00 
                                              flag           1           1                              100.00 
                                                 g           1           1                              100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDLE          17      100.00 
                                                                   CHK_CMD          18      100.00 
                                                                     WRITE          15      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (96 of 96 bins)

=================================================================================
=== Instance: /top/DUT/mem
=== Design Unit: work.project_ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/mem

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.v
------------------------------------IF Branch------------------------------------
    14                                     21669     Count coming in to IF
    14              1                         24     	if (~rst_n) begin
    25              1                      11656     	else if (rx_valid) begin
                                            9989     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                     11656     Count coming in to IF
    27              1                       3365     		if (din[9:8] == 2'b00) begin
    31              1                       3285     		else if (din[9:8] == 2'b01) begin
    37              1                       1672     		else if (din[9:8] == 2'b10) begin
    41              1                       3334     		else begin
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/mem --

  File ram.v
----------------Focused Condition View-------------------
Line       27 Item    1  (din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 0)_0     -                             
  Row   2:          1  (din[9:8] == 0)_1     -                             

----------------Focused Condition View-------------------
Line       31 Item    1  (din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 1)_0     -                             
  Row   2:          1  (din[9:8] == 1)_1     -                             

----------------Focused Condition View-------------------
Line       37 Item    1  (din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 2)_0     -                             
  Row   2:          1  (din[9:8] == 2)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        19         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/mem --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.v
    1                                                module project_ram(din, rx_valid, dout, tx_valid, clk, rst_n);
    2                                                parameter MEM_DEPTH = 256;
    3                                                parameter ADDR_SIZE = 8;
    4                                                input rx_valid, clk, rst_n;
    5                                                input [9:0] din;
    6                                                output reg tx_valid;
    7                                                output reg [7:0] dout;
    8                                                reg [ADDR_SIZE-1:0] addr_rd, addr_wr;
    9                                                reg [7:0] mem [MEM_DEPTH-1:0];
    10                                               reg [8:0] i ;
    11                                               /*
    12                                               bugs  if rst_n activated the internal register of read/write adderesses is not cleared*/
    13              1                      21669     always @(posedge clk or negedge rst_n) begin
    14                                               	if (~rst_n) begin
    15              1                         24     		dout <= 8'b0;
    16              1                         24     			tx_valid <= 1'b0;
    17              1                         24     			addr_rd<=0;
    18              1                         24     			addr_wr<=0;
    19              1                         24     			i=0;
    20              1                         24     		for (i = 0; i < MEM_DEPTH; i=i+1) begin
    20              2                       6144     
    21              1                       6144     			mem [i] <= 1'b0;
    22                                               		end 
    23                                               	end
    24                                               
    25                                               	else if (rx_valid) begin
    26              1                      11656     			i=8'b1111_1111;
    27                                               		if (din[9:8] == 2'b00) begin
    28              1                       3365     			addr_wr <= din[7:0];
    29              1                       3365     			tx_valid <= 0;
    30                                               		end
    31                                               		else if (din[9:8] == 2'b01) begin
    32              1                       3285     			mem [addr_wr] <= din[7:0];
    33              1                       3285     			tx_valid <= 0;
    34                                               
    35              1                       3285     		i=0;
    36                                               		end
    37                                               		else if (din[9:8] == 2'b10) begin
    38              1                       1672     			addr_rd <= din[7:0];
    39              1                       1672     			tx_valid <= 0;
    40                                               		end
    41                                               		else begin
    42              1                       3334     			dout <= mem[addr_rd];
    43              1                       3334     			tx_valid <= 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         94        94         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/mem --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      addr_rd[7-0]           1           1                              100.00 
                                      addr_wr[7-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                            i[8-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         47 
Toggled Node Count   =         47 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (94 of 94 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.spi_wrapper
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                              miso           1           1                              100.00 
                                              mosi           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                              ss_n           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_top.sv
    6                                                module top();
    7                                                
    8                                                	bit clk ;
    9                                                	initial begin
    10              1                          1     		forever #2 clk=~clk ;
    10              2                     300107     
    10              3                     300106     
    11                                               	end
    12                                               
    13                                               	Wrapper_if  Wrap_if(clk);
    14                                               	ram_if ramif(clk);
    15                                               
    16                                               	spi_wrapper DUT(Wrap_if.MOSI , Wrap_if.MISO, Wrap_if.SS_n, Wrap_if.clk, Wrap_if.rst_n);
    17                                               
    18                                               	initial begin
    19              1                          1     		uvm_config_db#(virtual Wrapper_if)::set(null,"uvm_test_top","Wrapper_IF",Wrap_if);
    20              1                          1     		uvm_config_db#(virtual ram_if)::set(null,"uvm_test_top","ram_IF",ramif);
    21              1                          1     		run_test("Wrapper_test") ;
    22                                               	end
    23              1                         25     	assign ramif.rst_n = Wrap_if.rst_n ;
    24              1                      19980     	assign ramif.rx_valid = DUT.rx_valid;
    25              1                       9991       	assign ramif.din = DUT.rx_data;
    26              1                        947       	assign ramif.dout = DUT.tx_data;
    27              1                       3336       	assign ramif.tx_valid = DUT.tx_valid;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /squence_item_pkg
=== Design Unit: work.squence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /squence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File squence_item.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils(ram_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils(ram_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils(ram_seq_item)
    5               4                    ***0***     `uvm_object_utils(ram_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils(ram_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils(ram_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /squence_item_pkg --

  File squence_item.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         1        12     7.69%

================================Statement Details================================

Statement Coverage for instance /squence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File squence_item.sv
    1                                                package squence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class ram_seq_item extends uvm_sequence_item;
    5               1                    ***0***     `uvm_object_utils(ram_seq_item)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                rand bit [9:0] din;
    7                                                rand bit rx_valid,rst_n;
    8                                                bit [7:0] dout;
    9                                                bit tx_valid;
    10                                               function  new(string name ="ram_seq_item");
    11              1                     150055     super.new(name);
    12                                               endfunction    
    13                                               function string convert2string();
    14              1                    ***0***         return $sformatf("%s rst_n=0b%0b din=0b%0b rx_valid =0b%0b dout =0b%0b  tx_valid=0b%0b ",super.convert2string(),rst_n,din,rx_valid,dout,tx_valid);
    15                                               endfunction
    16                                               
    17                                               function string convert2string_stimulus();
    18              1                    ***0***         return $sformatf("rst_n=0b%0b din=0b%0b rx_valid =0b%0b ",rst_n,din,rx_valid);


=================================================================================
=== Instance: /coverage_collector
=== Design Unit: work.coverage_collector
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         11        na        na        na
            Covergroup Bins        409       409         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_collector/ram_coverage/g              100.00%        100          -    Covered              
    covered/total bins:                                   409        409          -                      
    missing/total bins:                                     0        409          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:15]                                   2950          1          -    Covered              
        bin auto[16:31]                                  2691          1          -    Covered              
        bin auto[32:47]                                  2643          1          -    Covered              
        bin auto[48:63]                                  2407          1          -    Covered              
        bin auto[64:79]                                  2615          1          -    Covered              
        bin auto[80:95]                                  3081          1          -    Covered              
        bin auto[96:111]                                 2862          1          -    Covered              
        bin auto[112:127]                                2535          1          -    Covered              
        bin auto[128:143]                                2782          1          -    Covered              
        bin auto[144:159]                                2756          1          -    Covered              
        bin auto[160:175]                                3029          1          -    Covered              
        bin auto[176:191]                                2522          1          -    Covered              
        bin auto[192:207]                                2821          1          -    Covered              
        bin auto[208:223]                                2847          1          -    Covered              
        bin auto[224:239]                                2808          1          -    Covered              
        bin auto[240:255]                                2665          1          -    Covered              
        bin auto[256:271]                                2912          1          -    Covered              
        bin auto[272:287]                                2342          1          -    Covered              
        bin auto[288:303]                                2574          1          -    Covered              
        bin auto[304:319]                                3146          1          -    Covered              
        bin auto[320:335]                                2873          1          -    Covered              
        bin auto[336:351]                                2509          1          -    Covered              
        bin auto[352:367]                                2847          1          -    Covered              
        bin auto[368:383]                                2550          1          -    Covered              
        bin auto[384:399]                                2652          1          -    Covered              
        bin auto[400:415]                                2808          1          -    Covered              
        bin auto[416:431]                                2600          1          -    Covered              
        bin auto[432:447]                                2678          1          -    Covered              
        bin auto[448:463]                                2665          1          -    Covered              
        bin auto[464:479]                                2600          1          -    Covered              
        bin auto[480:495]                                2678          1          -    Covered              
        bin auto[496:511]                                2249          1          -    Covered              
        bin auto[512:527]                                1250          1          -    Covered              
        bin auto[528:543]                                1716          1          -    Covered              
        bin auto[544:559]                                1404          1          -    Covered              
        bin auto[560:575]                                1079          1          -    Covered              
        bin auto[576:591]                                1404          1          -    Covered              
        bin auto[592:607]                                1391          1          -    Covered              
        bin auto[608:623]                                1456          1          -    Covered              
        bin auto[624:639]                                1326          1          -    Covered              
        bin auto[640:655]                                1378          1          -    Covered              
        bin auto[656:671]                                1248          1          -    Covered              
        bin auto[672:687]                                1404          1          -    Covered              
        bin auto[688:703]                                1469          1          -    Covered              
        bin auto[704:719]                                1352          1          -    Covered              
        bin auto[720:735]                                1248          1          -    Covered              
        bin auto[736:751]                                1339          1          -    Covered              
        bin auto[752:767]                                1261          1          -    Covered              
        bin auto[768:783]                                2714          1          -    Covered              
        bin auto[784:799]                                2450          1          -    Covered              
        bin auto[800:815]                                2650          1          -    Covered              
        bin auto[816:831]                                2825          1          -    Covered              
        bin auto[832:847]                                2225          1          -    Covered              
        bin auto[848:863]                                3014          1          -    Covered              
        bin auto[864:879]                                2875          1          -    Covered              
        bin auto[880:895]                                2475          1          -    Covered              
        bin auto[896:911]                                2450          1          -    Covered              
        bin auto[912:927]                                2350          1          -    Covered              
        bin auto[928:943]                                2503          1          -    Covered              
        bin auto[944:959]                                2525          1          -    Covered              
        bin auto[960:975]                                2925          1          -    Covered              
        bin auto[976:991]                                2650          1          -    Covered              
        bin auto[992:1007]                               2750          1          -    Covered              
        bin auto[1008:1023]                              2250          1          -    Covered              
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    120060          1          -    Covered              
        bin auto[1]                                     29993          1          -    Covered              
    Coverpoint the_order_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_add                                    21725          1          -    Covered              
        bin read_data                                   41631          1          -    Covered              
        bin write_add                                   44014          1          -    Covered              
        bin write_data                                  42683          1          -    Covered              
    Coverpoint rx_valid_high_cp                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                        29993          1          -    Covered              
    Coverpoint rst_n_dasserted_cp                     100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin nonactive                                  149861          1          -    Covered              
    Coverpoint the_address_cp                         100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    2703          1          -    Covered              
        bin auto[4:7]                                    2153          1          -    Covered              
        bin auto[8:11]                                   2407          1          -    Covered              
        bin auto[12:15]                                  2563          1          -    Covered              
        bin auto[16:19]                                  2219          1          -    Covered              
        bin auto[20:23]                                  2310          1          -    Covered              
        bin auto[24:27]                                  2342          1          -    Covered              
        bin auto[28:31]                                  2328          1          -    Covered              
        bin auto[32:35]                                  2290          1          -    Covered              
        bin auto[36:39]                                  2489          1          -    Covered              
        bin auto[40:43]                                  2329          1          -    Covered              
        bin auto[44:47]                                  2163          1          -    Covered              
        bin auto[48:51]                                  2194          1          -    Covered              
        bin auto[52:55]                                  2363          1          -    Covered              
        bin auto[56:59]                                  2509          1          -    Covered              
        bin auto[60:63]                                  2391          1          -    Covered              
        bin auto[64:67]                                  2382          1          -    Covered              
        bin auto[68:71]                                  2142          1          -    Covered              
        bin auto[72:75]                                  2353          1          -    Covered              
        bin auto[76:79]                                  2240          1          -    Covered              
        bin auto[80:83]                                  2764          1          -    Covered              
        bin auto[84:87]                                  2359          1          -    Covered              
        bin auto[88:91]                                  2118          1          -    Covered              
        bin auto[92:95]                                  2754          1          -    Covered              
        bin auto[96:99]                                  2433          1          -    Covered              
        bin auto[100:103]                                2616          1          -    Covered              
        bin auto[104:107]                                2612          1          -    Covered              
        bin auto[108:111]                                2379          1          -    Covered              
        bin auto[112:115]                                2057          1          -    Covered              
        bin auto[116:119]                                2275          1          -    Covered              
        bin auto[120:123]                                2407          1          -    Covered              
        bin auto[124:127]                                2147          1          -    Covered              
        bin auto[128:131]                                2311          1          -    Covered              
        bin auto[132:135]                                2547          1          -    Covered              
        bin auto[136:139]                                2135          1          -    Covered              
        bin auto[140:143]                                2269          1          -    Covered              
        bin auto[144:147]                                2276          1          -    Covered              
        bin auto[148:151]                                2520          1          -    Covered              
        bin auto[152:155]                                2073          1          -    Covered              
        bin auto[156:159]                                2293          1          -    Covered              
        bin auto[160:163]                                2530          1          -    Covered              
        bin auto[164:167]                                2357          1          -    Covered              
        bin auto[168:171]                                2279          1          -    Covered              
        bin auto[172:175]                                2370          1          -    Covered              
        bin auto[176:179]                                2275          1          -    Covered              
        bin auto[180:183]                                2505          1          -    Covered              
        bin auto[184:187]                                2391          1          -    Covered              
        bin auto[188:191]                                2023          1          -    Covered              
        bin auto[192:195]                                2333          1          -    Covered              
        bin auto[196:199]                                2439          1          -    Covered              
        bin auto[200:203]                                2520          1          -    Covered              
        bin auto[204:207]                                2471          1          -    Covered              
        bin auto[208:211]                                2651          1          -    Covered              
        bin auto[212:215]                                2208          1          -    Covered              
        bin auto[216:219]                                1892          1          -    Covered              
        bin auto[220:223]                                2594          1          -    Covered              
        bin auto[224:227]                                2407          1          -    Covered              
        bin auto[228:231]                                2297          1          -    Covered              
        bin auto[232:235]                                2427          1          -    Covered              
        bin auto[236:239]                                2444          1          -    Covered              
        bin auto[240:243]                                2365          1          -    Covered              
        bin auto[244:247]                                2035          1          -    Covered              
        bin auto[248:251]                                2016          1          -    Covered              
        bin auto[252:255]                                2009          1          -    Covered              
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       192          1          -    Covered              
        bin auto[1]                                    149861          1          -    Covered              
    Cross the_order_with_rx_valid_cp                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_data,auto[1]>                     3285          1          -    Covered              
            bin <write_data,auto[0]>                    39398          1          -    Covered              
            bin <write_add,auto[1]>                      3365          1          -    Covered              
            bin <write_add,auto[0]>                     40649          1          -    Covered              
            bin <read_data,auto[1]>                     21671          1          -    Covered              
            bin <read_data,auto[0]>                     19960          1          -    Covered              
            bin <read_add,auto[1]>                       1672          1          -    Covered              
            bin <read_add,auto[0]>                      20053          1          -    Covered              
    Cross rx_valid_with_rst_n_cp                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       29993          1          -    Covered              
            bin <auto[0],auto[1]>                      119868          1          -    Covered              
            bin <auto[0],auto[0]>                         192          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
    Cross the_order_with_rst_n_cp                     100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_data,auto[1]>                    42683          1          -    Covered              
            bin <read_data,auto[1]>                     41631          1          -    Covered              
            bin <write_add,auto[1]>                     43822          1          -    Covered              
            bin <read_add,auto[1]>                      21725          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                192                     -    Occurred             
    Cross the_address_with_rx_valid_and_dasserted_rst_and_write_and_read_op 
                                                      100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <nonactive,high,auto[252:255],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[248:251],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[244:247],write_data> 
                                                           39          1          -    Covered              
            bin <nonactive,high,auto[240:243],write_data> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[236:239],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[232:235],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[228:231],write_data> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[224:227],write_data> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[220:223],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[216:219],write_data> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[212:215],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[208:211],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[204:207],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[200:203],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[196:199],write_data> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[192:195],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[188:191],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[184:187],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[180:183],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[176:179],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[172:175],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[168:171],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[164:167],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[160:163],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[156:159],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[152:155],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[148:151],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[144:147],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[140:143],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[136:139],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[132:135],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[128:131],write_data> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[124:127],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[120:123],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[116:119],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[112:115],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[108:111],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[104:107],write_data> 
                                                           65          1          -    Covered              
            bin <nonactive,high,auto[100:103],write_data> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[96:99],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[92:95],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[88:91],write_data> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[84:87],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[80:83],write_data> 
                                                           61          1          -    Covered              
            bin <nonactive,high,auto[76:79],write_data> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[72:75],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[68:71],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[64:67],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[60:63],write_data> 
                                                           62          1          -    Covered              
            bin <nonactive,high,auto[56:59],write_data> 
                                                           69          1          -    Covered              
            bin <nonactive,high,auto[52:55],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[48:51],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[44:47],write_data> 
                                                           40          1          -    Covered              
            bin <nonactive,high,auto[40:43],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[36:39],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[32:35],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[28:31],write_data> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[24:27],write_data> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[20:23],write_data> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[16:19],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[12:15],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[8:11],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[4:7],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[0:3],write_data> 
                                                           62          1          -    Covered              
            bin <nonactive,high,auto[252:255],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[248:251],write_add> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[244:247],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[240:243],write_add> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[236:239],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[232:235],write_add> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[228:231],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[224:227],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[220:223],write_add> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[216:219],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[212:215],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[208:211],write_add> 
                                                           74          1          -    Covered              
            bin <nonactive,high,auto[204:207],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[200:203],write_add> 
                                                           61          1          -    Covered              
            bin <nonactive,high,auto[196:199],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[192:195],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[188:191],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[184:187],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[180:183],write_add> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[176:179],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[172:175],write_add> 
                                                           68          1          -    Covered              
            bin <nonactive,high,auto[168:171],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[164:167],write_add> 
                                                           63          1          -    Covered              
            bin <nonactive,high,auto[160:163],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[156:159],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[152:155],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[148:151],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[144:147],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[140:143],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[136:139],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[132:135],write_add> 
                                                           66          1          -    Covered              
            bin <nonactive,high,auto[128:131],write_add> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[124:127],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[120:123],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[116:119],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[112:115],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[108:111],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[104:107],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[100:103],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[96:99],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[92:95],write_add> 
                                                           77          1          -    Covered              
            bin <nonactive,high,auto[88:91],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[84:87],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[80:83],write_add> 
                                                           60          1          -    Covered              
            bin <nonactive,high,auto[76:79],write_add> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[72:75],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[68:71],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[64:67],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[60:63],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[56:59],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[52:55],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[48:51],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[44:47],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[40:43],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[36:39],write_add> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[32:35],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[28:31],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[24:27],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[20:23],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[16:19],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[12:15],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[8:11],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[4:7],write_add> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[0:3],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[252:255],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[248:251],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[244:247],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[240:243],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[236:239],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[232:235],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[228:231],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[224:227],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[220:223],read_data> 
                                                          416          1          -    Covered              
            bin <nonactive,high,auto[216:219],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[212:215],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[208:211],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[204:207],read_data> 
                                                          494          1          -    Covered              
            bin <nonactive,high,auto[200:203],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[196:199],read_data> 
                                                          403          1          -    Covered              
            bin <nonactive,high,auto[192:195],read_data> 
                                                          260          1          -    Covered              
            bin <nonactive,high,auto[188:191],read_data> 
                                                          234          1          -    Covered              
            bin <nonactive,high,auto[184:187],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[180:183],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[176:179],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[172:175],read_data> 
                                                          286          1          -    Covered              
            bin <nonactive,high,auto[168:171],read_data> 
                                                          286          1          -    Covered              
            bin <nonactive,high,auto[164:167],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[160:163],read_data> 
                                                          429          1          -    Covered              
            bin <nonactive,high,auto[156:159],read_data> 
                                                          273          1          -    Covered              
            bin <nonactive,high,auto[152:155],read_data> 
                                                          260          1          -    Covered              
            bin <nonactive,high,auto[148:151],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[144:147],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[140:143],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[136:139],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[132:135],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[128:131],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[124:127],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[120:123],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[116:119],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[112:115],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[108:111],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[104:107],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[100:103],read_data> 
                                                          468          1          -    Covered              
            bin <nonactive,high,auto[96:99],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[92:95],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[88:91],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[84:87],read_data> 
                                                          455          1          -    Covered              
            bin <nonactive,high,auto[80:83],read_data> 
                                                          403          1          -    Covered              
            bin <nonactive,high,auto[76:79],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[72:75],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[68:71],read_data> 
                                                          208          1          -    Covered              
            bin <nonactive,high,auto[64:67],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[60:63],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[56:59],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[52:55],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[48:51],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[44:47],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[40:43],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[36:39],read_data> 
                                                          429          1          -    Covered              
            bin <nonactive,high,auto[32:35],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[28:31],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[24:27],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[20:23],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[16:19],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[12:15],read_data> 
                                                          481          1          -    Covered              
            bin <nonactive,high,auto[8:11],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[4:7],read_data> 
                                                          234          1          -    Covered              
            bin <nonactive,high,auto[0:3],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[252:255],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[248:251],read_add> 
                                                           20          1          -    Covered              
            bin <nonactive,high,auto[244:247],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[240:243],read_add> 
                                                           28          1          -    Covered              
            bin <nonactive,high,auto[236:239],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[232:235],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[228:231],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[224:227],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[220:223],read_add> 
                                                           33          1          -    Covered              
            bin <nonactive,high,auto[216:219],read_add> 
                                                           24          1          -    Covered              
            bin <nonactive,high,auto[212:215],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[208:211],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[204:207],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[200:203],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[196:199],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[192:195],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[188:191],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[184:187],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[180:183],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[176:179],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[172:175],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[168:171],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[164:167],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[160:163],read_add> 
                                                           35          1          -    Covered              
            bin <nonactive,high,auto[156:159],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[152:155],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[148:151],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[144:147],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[140:143],read_add> 
                                                           36          1          -    Covered              
            bin <nonactive,high,auto[136:139],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[132:135],read_add> 
                                                           20          1          -    Covered              
            bin <nonactive,high,auto[128:131],read_add> 
                                                           28          1          -    Covered              
            bin <nonactive,high,auto[124:127],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[120:123],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[116:119],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[112:115],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[108:111],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[104:107],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[100:103],read_add> 
                                                           29          1          -    Covered              
            bin <nonactive,high,auto[96:99],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[92:95],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[88:91],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[84:87],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[80:83],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[76:79],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[72:75],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[68:71],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[64:67],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[60:63],read_add> 
                                                           16          1          -    Covered              
            bin <nonactive,high,auto[56:59],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[52:55],read_add> 
                                                           24          1          -    Covered              
            bin <nonactive,high,auto[48:51],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[44:47],read_add> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[40:43],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[36:39],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[32:35],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[28:31],read_add> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[24:27],read_add> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[20:23],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[16:19],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[12:15],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[8:11],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[4:7],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[0:3],read_add> 
                                                           21          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_collector --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_collector.sv
    1                                                package coverage_collector;
    2                                                import uvm_pkg::*;
    3                                                import squence_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class ram_coverage extends uvm_component;
    7               1                    ***0***         `uvm_component_utils(ram_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                    uvm_analysis_export #(ram_seq_item) cov_export;
    9                                                    uvm_tlm_analysis_fifo #(ram_seq_item) cov_fifo;
    10                                                   ram_seq_item seq_item_cov;
    11                                               
    12                                                   covergroup g;
    13                                                       din_cp:coverpoint seq_item_cov.din ;
    14                                                       rx_valid_cp: coverpoint seq_item_cov.rx_valid;
    15                                                       the_order_cp: coverpoint seq_item_cov.din[9:8]{
    16                                                           bins read_add={2'b10};
    17                                                           bins read_data={2'b11};
    18                                                           bins write_add={2'b00};
    19                                                          bins write_data={2'b01};
    20                                                       }
    21                                                       rx_valid_high_cp: coverpoint seq_item_cov.rx_valid{
    22                                                           bins high ={1};
    23                                                       }
    24                                                       rst_n_dasserted_cp:coverpoint seq_item_cov.rst_n{
    25                                                           bins nonactive={1};
    26                                                       }
    27                                                       the_address_cp: coverpoint seq_item_cov.din[7:0];
    28                                                       rst_n_cp:coverpoint seq_item_cov.rst_n;
    29                                                       the_order_with_rx_valid_cp: cross the_order_cp,rx_valid_cp;
    30                                                       rx_valid_with_rst_n_cp: cross rx_valid_cp,rst_n_cp
    31                                                       {
    32                                                       ignore_bins ig1 = binsof(rx_valid_cp) intersect {1} && binsof(rst_n_cp) intersect {0};
    33                                                       }
    34                                                       the_order_with_rst_n_cp:cross the_order_cp, rst_n_cp
    35                                                       {
    36                                                           ignore_bins ig2 = binsof(rst_n_cp) intersect {0};
    37                                                       }
    38                                                       the_address_with_rx_valid_and_dasserted_rst_and_write_and_read_op:cross rst_n_dasserted_cp,rx_valid_high_cp,the_address_cp,the_order_cp;
    39                                                   endgroup
    40                                               
    41                                                   function  new(string name ="ram_coverage",uvm_component parent =null);
    42              1                          1             super.new(name,parent);
    43              1                          1             g=new;
    44                                                   endfunction
    45                                                   
    46                                                   function void build_phase( uvm_phase phase);
    47              1                          1             super.build_phase(phase);
    48              1                          1             cov_export=new("cov_export",this);
    49              1                          1             cov_fifo=new("cov_fifo",this); 
    50                                                   endfunction
    51                                               function void connect_phase(uvm_phase phase);
    52              1                          1     super.connect_phase(phase);
    53              1                          1     cov_export.connect(cov_fifo.analysis_export);    
    54                                               endfunction
    55                                               task run_phase(uvm_phase phase);
    56              1                          1     super.run_phase(phase);
    57              1                          1     forever
    58                                               begin
    59              1                     150054         cov_fifo.get(seq_item_cov);
    60              1                     150053         g.sample();


=================================================================================
=== Instance: /score_board_pkg
=== Design Unit: work.score_board_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        11         7    61.11%

================================Branch Details================================

Branch Coverage for instance /score_board_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    37                                    150053     Count coming in to IF
    37              1                    ***0***             if(((seq_item_sb.dout !==dout_ref)||(seq_item_sb.tx_valid !== tx_valid_ref))&& (seq_item_sb.rx_valid==1))
    41              1                     150053            else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***                 error_count=error_count+1; `uvm_error("run_phase",$sformatf("comparasion_failed,transaction recieved by dut : %s while the refrence dout:0b%0b and tx_valid_ref :0b%0b ",seq_item_sb.convert2string(),dout_ref,tx_valid_ref)) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                    150053     Count coming in to IF
    43              1                    ***0***                 `uvm_info("run_phase",$sformatf("correct data out :%s",seq_item_sb.convert2string()),UVM_HIGH)
                                          150053     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                    150053     Count coming in to IF
    52              1                        192           if(!seq_item_chk.rst_n)begin
    61              1                      29993             else if(seq_item_chk.rx_valid)begin
                                          119868     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    62                                     29993     Count coming in to CASE
    63              1                       3365                     2'b00:begin
    67              1                       3285                     2'b01:begin
    71              1                       1672                         2'b10:begin
    75              1                      21671                         2'b11:begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1         `uvm_info("report phase",$sformatf("total successful transactions is %0d",correct_count),UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                         1     Count coming in to IF
    86              1                          1         `uvm_info("report phase",$sformatf("total wrong transactions is %0d",error_count),UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /score_board_pkg --

  File scoreboard.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (((this.seq_item_sb.dout !== this.dout_ref) || (this.seq_item_sb.tx_valid !== this.tx_valid_ref)) && this.seq_item_sb.rx_valid)
Condition totals: 0 of 3 input terms covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
          (this.seq_item_sb.dout !== this.dout_ref)         N  '_1' not hit             Hit '_1'
  (this.seq_item_sb.tx_valid !== this.tx_valid_ref)         N  '_1' not hit             Hit '_1'
                          this.seq_item_sb.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:          1  (this.seq_item_sb.dout !== this.dout_ref)_0          ~(this.seq_item_sb.tx_valid !== this.tx_valid_ref)
  Row   2:    ***0***  (this.seq_item_sb.dout !== this.dout_ref)_1          this.seq_item_sb.rx_valid     
  Row   3:          1  (this.seq_item_sb.tx_valid !== this.tx_valid_ref)_0  ~(this.seq_item_sb.dout !== this.dout_ref)
  Row   4:    ***0***  (this.seq_item_sb.tx_valid !== this.tx_valid_ref)_1  (this.seq_item_sb.rx_valid && ~(this.seq_item_sb.dout !== this.dout_ref))
  Row   5:          1  this.seq_item_sb.rx_valid_0                          ((this.seq_item_sb.dout !== this.dout_ref) || (this.seq_item_sb.tx_valid !== this.tx_valid_ref))
  Row   6:    ***0***  this.seq_item_sb.rx_valid_1                          ((this.seq_item_sb.dout !== this.dout_ref) || (this.seq_item_sb.tx_valid !== this.tx_valid_ref))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        32         5    86.48%

================================Statement Details================================

Statement Coverage for instance /score_board_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
    1                                                package score_board_pkg;
    2                                                import uvm_pkg::*;
    3                                                import squence_item_pkg::*;
    4                                                `include"uvm_macros.svh" 
    5                                                class ram_scoreboard extends uvm_scoreboard;
    6               1                    ***0***     `uvm_component_utils(ram_scoreboard)
    6               2                    ***0***     
    6               3                          2     
    7                                                uvm_analysis_export #(ram_seq_item) sb_export;
    8                                                uvm_tlm_analysis_fifo #(ram_seq_item) sb_fifo;
    9                                                ram_seq_item seq_item_sb;
    10                                               logic [7:0] dout_ref;
    11                                               logic tx_valid_ref ;
    12                                               logic [7:0] rd_add_ref;
    13                                               logic [7:0] wr_add_ref;
    14                                               logic [7:0] mem_ref [255:0];
    15              1                          1     int error_count=0;
    16              1                          1     int correct_count=0;
    17                                               int count ;
    18                                                   function new(string name ="ram_scoreboard",uvm_component parent =null);
    19              1                          1             super.new(name,parent);
    20                                                   endfunction //new()
    21                                               function void build_phase(uvm_phase phase);
    22              1                          1         super.build_phase(phase);
    23              1                          1         seq_item_sb = new("seq_item_sb");
    24              1                          1         sb_export =new("sb_export",this);
    25              1                          1         sb_fifo=new("sb_fifo",this);
    26                                               endfunction
    27                                               function void connect_phase(uvm_phase phase);
    28              1                          1         super.connect_phase(phase);
    29              1                          1         sb_export.connect(sb_fifo.analysis_export);
    30                                               endfunction
    31                                               
    32                                               task run_phase(uvm_phase phase);
    33              1                          1         super.run_phase(phase);
    34              1                          1         forever begin
    35              1                     150054             sb_fifo.get(seq_item_sb);
    36                                               
    37                                                       if(((seq_item_sb.dout !==dout_ref)||(seq_item_sb.tx_valid !== tx_valid_ref))&& (seq_item_sb.rx_valid==1))
    38                                                       begin
    39              1                    ***0***                 error_count=error_count+1; `uvm_error("run_phase",$sformatf("comparasion_failed,transaction recieved by dut : %s while the refrence dout:0b%0b and tx_valid_ref :0b%0b ",seq_item_sb.convert2string(),dout_ref,tx_valid_ref)) 
    39              2                    ***0***     
    40                                                       end
    41                                                      else begin
    42              1                     150053                 correct_count= correct_count+1 ;
    43              1                    ***0***                 `uvm_info("run_phase",$sformatf("correct data out :%s",seq_item_sb.convert2string()),UVM_HIGH)
    44                                                       end 
    45                                               
    46              1                     150053             ref_model(seq_item_sb);
    47                                                        
    48                                                   end    
    49                                               endtask
    50                                               /////////////////////////////////////////////////////////////////////////////
    51                                               task ref_model(ram_seq_item seq_item_chk);
    52                                                     if(!seq_item_chk.rst_n)begin
    53              1                        192             dout_ref=0;
    54              1                        192             rd_add_ref=0;
    55              1                        192             wr_add_ref=0;
    56              1                        192             tx_valid_ref=0;
    57              1                      49344             foreach (mem_ref[i]) begin
    58              1                      49152                 mem_ref[i]=0;
    59                                                       end
    60                                                     end
    61                                                       else if(seq_item_chk.rx_valid)begin
    62                                                           case (seq_item_chk.din[9:8])
    63                                                               2'b00:begin
    64              1                       3365                         wr_add_ref=seq_item_chk.din[7:0];
    65              1                       3365                         tx_valid_ref=0;
    66                                                               end   
    67                                                               2'b01:begin
    68              1                       3285                         mem_ref[wr_add_ref]=seq_item_chk.din[7:0];
    69              1                       3285                         tx_valid_ref=0;
    70                                                               end  
    71                                                                   2'b10:begin
    72              1                       1672                         rd_add_ref=seq_item_chk.din[7:0];
    73              1                       1672                         tx_valid_ref=0;
    74                                                               end   
    75                                                                   2'b11:begin
    76              1                      21671                         dout_ref=mem_ref[rd_add_ref];
    77              1                      21671                         tx_valid_ref=1;
    78                                                               end
    79                                                           endcase
    80                                                       end
    81                                               endtask
    82                                               function void report_phase(uvm_phase phase) ;
    83              1                          1         super.report_phase(phase);
    84              1                          1         `uvm_info("report phase",$sformatf("total successful transactions is %0d",correct_count),UVM_MEDIUM)
    85                                               
    86              1                          1         `uvm_info("report phase",$sformatf("total wrong transactions is %0d",error_count),UVM_MEDIUM)


=================================================================================
=== Instance: /ram_config_pkg
=== Design Unit: work.ram_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File shift_reg_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     `uvm_object_utils(ram_config);
    5               4                    ***0***     `uvm_object_utils(ram_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_config_pkg --

  File shift_reg_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /ram_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File shift_reg_config.sv
    1                                                package ram_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class ram_config extends uvm_object;
    5               1                    ***0***     `uvm_object_utils(ram_config);
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                uvm_active_passive_enum active ;
    7                                                virtual ram_if ramif;
    8                                                    function new(string name ="ram_config");
    9               1                          1          super.new(name);   


=================================================================================
=== Instance: /ram_driver_pkg
=== Design Unit: work.ram_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***                 `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         0        14     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
    1                                                package ram_driver_pkg;
    2                                                import uvm_pkg::*;
    3                                                import ram_config_pkg::*;
    4                                                import squence_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                class ram_driver extends uvm_driver #(ram_seq_item);
    7               1                    ***0***         `uvm_component_utils(ram_driver)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                     virtual ram_if ramif;
    9                                                     ram_seq_item stim_seq_item;
    10                                                    function  new( string name="ram_driver",uvm_component parent =null);
    11              1                    ***0***             super.new(name,parent);
    12                                                    endfunction
    13                                                   task run_phase(uvm_phase phase);
    14              1                    ***0***       super.run_phase(phase);
    15              1                    ***0***              forever begin
    16              1                    ***0***         stim_seq_item=ram_seq_item::type_id::create("stim_seq_item");
    17              1                    ***0***         seq_item_port.get_next_item(stim_seq_item);
    18              1                    ***0***         ramif.din=stim_seq_item.din;
    19              1                    ***0***         ramif.rx_valid=stim_seq_item.rx_valid;
    20              1                    ***0***         ramif.rst_n=stim_seq_item.rst_n;
    21              1                    ***0***                 @(negedge ramif.clk);
    22              1                    ***0***                 seq_item_port.item_done();
    23              1                    ***0***                 `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /monitor_pkg
=== Design Unit: work.monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MONITOR.sv
------------------------------------IF Branch------------------------------------
    27                                    150053     Count coming in to IF
    27              1                    ***0***       `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
                                          150053     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File MONITOR.sv
    1                                                package monitor_pkg;
    2                                                import squence_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class ram_monitor extends uvm_monitor;
    6               1                    ***0***     `uvm_component_utils(ram_monitor)
    6               2                    ***0***     
    6               3                          2     
    7                                                virtual ram_if ramif;
    8                                                ram_seq_item rsp_seq_item;
    9                                                uvm_analysis_port #(ram_seq_item) mon_ap;
    10                                               
    11                                                   function new(string name ="ram_monitor",uvm_component parent=null);
    12              1                          1             super.new(name,parent);
    13              1                          1             mon_ap=new("mon_ap",this);
    14                                                   endfunction //new()
    15                                               
    16                                                   task run_phase(uvm_phase phase);
    17              1                          1         super.run_phase(phase);
    18              1                          1             forever begin
    19              1                     150054                rsp_seq_item=ram_seq_item::type_id::create("rsp_seq_item");
    20              1                     150054                @(negedge ramif.clk);
    21              1                     150053         rsp_seq_item.din=ramif.din;
    22              1                     150053         rsp_seq_item.rx_valid=ramif.rx_valid;
    23              1                     150053         rsp_seq_item.rst_n=ramif.rst_n;
    24              1                     150053         rsp_seq_item.dout=ramif.dout;
    25              1                     150053         rsp_seq_item.tx_valid=ramif.tx_valid;
    26              1                     150053         mon_ap.write(rsp_seq_item);
    27              1                    ***0***       `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)


=================================================================================
=== Instance: /squencer_pkg
=== Design Unit: work.squencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /squencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File squencer.sv
    1                                                package squencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                import squence_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                  class ram_squencer extends uvm_sequencer #( ram_seq_item) ;
    6               1                    ***0***     `uvm_component_utils(ram_squencer) 
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                function  new(string name = "ram_squencer",uvm_component parent =null);
    8               1                    ***0***     super.new(name,parent);    


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***         if(!uvm_config_db#(ram_config)::get(this,"","CFG",ram_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***         `uvm_fatal("build_phase","unable to get gonfigration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***         if(ram_cfg.active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***         if(ram_cfg.active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         7         7    50.00%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
    1                                                package agent_pkg;
    2                                                `include "uvm_macros.svh"
    3                                                import uvm_pkg::*;
    4                                                import squencer_pkg::*;
    5                                                import ram_config_pkg::*;
    6                                                import monitor_pkg::*;
    7                                                import squence_item_pkg:: * ;
    8                                                import ram_driver_pkg::*;
    9                                                class ram_agent extends uvm_agent;
    10              1                    ***0***     `uvm_component_utils(ram_agent)
    10              2                    ***0***     
    10              3                          2     
    11                                               ram_driver driver;
    12                                               ram_monitor mon;
    13                                                ram_squencer sqr;
    14                                               ram_config ram_cfg;
    15                                               uvm_analysis_port #(ram_seq_item) agt_ap;
    16                                               function  new(string name ="ram_agent",uvm_component parent =null);
    17              1                          1         super.new(name,parent);
    18              1                          1         agt_ap=new("agt_ap",this);
    19                                               endfunction
    20                                               function void build_phase(uvm_phase phase);
    21              1                          1     super.build_phase(phase);
    22                                                   if(!uvm_config_db#(ram_config)::get(this,"","CFG",ram_cfg))
    23              1                    ***0***         `uvm_fatal("build_phase","unable to get gonfigration object")
    24                                               
    25                                                   if(ram_cfg.active == UVM_ACTIVE) begin
    26              1                    ***0***             driver=ram_driver::type_id::create("driver",this);
    27              1                    ***0***             sqr=ram_squencer::type_id::create("sqr",this);
    28                                                   end
    29                                                       
    30              1                          1         mon=ram_monitor::type_id::create("mon",this);
    31                                               endfunction
    32                                               
    33                                               
    34                                               function void connect_phase(uvm_phase phase);
    35                                                   if(ram_cfg.active == UVM_ACTIVE) begin
    36              1                    ***0***             driver.ramif=ram_cfg.ramif;
    37              1                    ***0***             driver.seq_item_port.connect(sqr.seq_item_export);
    38                                                   end    
    39              1                          1         mon.ramif=ram_cfg.ramif; 
    40              1                          1         mon.mon_ap.connect(agt_ap) ;


=================================================================================
=== Instance: /ram_env_pkg
=== Design Unit: work.ram_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /ram_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ENVIROMENT.sv
    2                                                package ram_env_pkg;
    3                                                import ram_driver_pkg::*;
    4                                                import squencer_pkg::*;
    5                                                import uvm_pkg::*;
    6                                                import agent_pkg::*;
    7                                                import squence_item_pkg::*;
    8                                                import score_board_pkg::*;
    9                                                import coverage_collector::*;
    10                                               `include "uvm_macros.svh"
    11                                               class ram_env extends uvm_env;
    12              1                    ***0***      `uvm_component_utils(ram_env)
    12              2                    ***0***     
    12              3                          2     
    13                                                ram_coverage cov;
    14                                                ram_scoreboard sb;
    15                                                ram_agent agt;
    16                                                  function new(string name = "ram_env", uvm_component parent = null);
    17              1                          1           super.new(name, parent);
    18                                                  endfunction
    19                                               function void build_phase(uvm_phase phase);
    20              1                          1     super.build_phase(phase);
    21              1                          1     agt=ram_agent::type_id::create("agt",this);
    22              1                          1     sb=ram_scoreboard::type_id::create("sb",this);
    23              1                          1     cov=ram_coverage::type_id::create("cov",this);
    24                                               endfunction
    25                                               
    26                                               function void connect_phase(uvm_phase phase);
    27              1                          1       super.connect_phase(phase);
    28              1                          1       agt.agt_ap.connect(sb.sb_export);
    29              1                          1       agt.agt_ap.connect(cov.cov_export);   


=================================================================================
=== Instance: /squence_pkg
=== Design Unit: work.squence_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40         0        40     0.00%

================================Branch Details================================

Branch Coverage for instance /squence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File squence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(ram_reset_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(ram_reset_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(ram_reset_squence)
    7               4                    ***0***         `uvm_object_utils(ram_reset_squence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(ram_reset_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(ram_reset_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***         `uvm_object_utils(ram_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              2                    ***0***         `uvm_object_utils(ram_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***         `uvm_object_utils(ram_write_squence)
    23              4                    ***0***         `uvm_object_utils(ram_write_squence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              5                    ***0***         `uvm_object_utils(ram_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***         `uvm_object_utils(ram_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***         `uvm_object_utils(ram_read_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              2                    ***0***         `uvm_object_utils(ram_read_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              3                    ***0***         `uvm_object_utils(ram_read_squence)
    41              4                    ***0***         `uvm_object_utils(ram_read_squence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              5                    ***0***         `uvm_object_utils(ram_read_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              6                    ***0***         `uvm_object_utils(ram_read_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              1                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              2                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              3                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
    59              4                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              5                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              6                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         0         8     0.00%

================================Condition Details================================

Condition Coverage for instance /squence_pkg --

  File squence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       23 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       23 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       41 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       59 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       59 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      68         4        64     5.88%

================================Statement Details================================

Statement Coverage for instance /squence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File squence.sv
    1                                                package squence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import squence_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                ////////////////////////////////////////////////////////////
    6                                                class ram_reset_squence extends uvm_sequence;
    7               1                    ***0***         `uvm_object_utils(ram_reset_squence)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                    function new(string name ="ram_reset_squence");
    9               1                          1         super.new(name);    
    10                                                   endfunction //new()
    11                                               virtual task body();
    12                                               ram_seq_item item;
    13              1                    ***0***     item=ram_seq_item::type_id::create("item");
    14              1                    ***0***     start_item(item);
    15              1                    ***0***     item.din=0;
    16              1                    ***0***     item.rst_n=0;
    17              1                    ***0***     item.rx_valid=0;
    18              1                    ***0***     finish_item(item);
    19                                               endtask
    20                                               endclass 
    21                                               //////////////////////////////////////////////////
    22                                               class ram_write_squence extends uvm_sequence;
    23              1                    ***0***         `uvm_object_utils(ram_write_squence)
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                    ***0***     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                    ***0***     
    23             10                    ***0***     
    24                                                   function new(string name ="ram_read_write_squence");
    25              1                          1         super.new(name);    
    26                                                   endfunction //new()
    27                                               virtual task body();
    28              1                    ***0***     repeat(10000) begin
    29                                               ram_seq_item item;
    30              1                    ***0***     item=ram_seq_item::type_id::create("item");
    31              1                    ***0***     start_item(item);
    32              1                    ***0***     item.constraint_mode(0);
    33              1                    ***0***     item.write_only.constraint_mode(1);
    34                                               assert(item.randomize());
    35              1                    ***0***     finish_item(item);
    36                                               end
    37                                               endtask
    38                                               endclass  
    39                                               ///////////////////////////////////////////////////////
    40                                               class ram_read_squence extends uvm_sequence;
    41              1                    ***0***         `uvm_object_utils(ram_read_squence)
    41              2                    ***0***     
    41              3                    ***0***     
    41              4                    ***0***     
    41              5                    ***0***     
    41              6                    ***0***     
    41              7                    ***0***     
    41              8                    ***0***     
    41              9                    ***0***     
    41             10                    ***0***     
    42                                                   function new(string name ="ram_read_write_squence");
    43              1                          1         super.new(name);    
    44                                                   endfunction //new()
    45                                               virtual task body();
    46              1                    ***0***     repeat(10000) begin
    47                                               ram_seq_item item;
    48              1                    ***0***     item=ram_seq_item::type_id::create("item");
    49              1                    ***0***     start_item(item);
    50              1                    ***0***     item.constraint_mode(0);
    51              1                    ***0***     item.read_only.constraint_mode(1);
    52                                               assert(item.randomize());
    53              1                    ***0***     finish_item(item);
    54                                               end
    55                                               endtask
    56                                               endclass  
    57                                               //////////////////////////////////////////////////////////////////
    58                                               class ram_read_and_write_squence extends uvm_sequence;
    59              1                    ***0***         `uvm_object_utils(ram_read_and_write_squence)
    59              2                    ***0***     
    59              3                    ***0***     
    59              4                    ***0***     
    59              5                    ***0***     
    59              6                    ***0***     
    59              7                    ***0***     
    59              8                    ***0***     
    59              9                    ***0***     
    59             10                    ***0***     
    60                                                   function new(string name ="ram_read_write_squence");
    61              1                          1         super.new(name);    
    62                                                   endfunction //new()
    63                                               virtual task body();
    64              1                    ***0***     repeat(10000) begin
    65                                               ram_seq_item item;
    66              1                    ***0***     item=ram_seq_item::type_id::create("item");
    67              1                    ***0***     start_item(item);
    68              1                    ***0***     item.constraint_mode(0);
    69              1                    ***0***     item.read_and_write.constraint_mode(1);
    70                                               assert(item.randomize());
    71              1                    ***0***     finish_item(item);


=================================================================================
=== Instance: /ram_test_pkg
=== Design Unit: work.ram_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         0        20     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Test.sv
------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              1                    ***0***         if(!uvm_config_db #(virtual ram_if)::get(this,"","ram_IF",ram_cfg.ramif))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              1                    ***0***         `uvm_fatal("build_phase","test -unable to get the virtual interface of alu from uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***       `uvm_info("run_phase","reset_asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***       `uvm_info("run_phase", "reset_deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***       `uvm_info("run_phase", "stimulus_generation_started(write_only)", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(write_only)  ", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***         `uvm_info("run_phase", "stimulus_generation_started(read_only)", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(read_only)  ", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***         `uvm_info("run_phase", "stimulus_generation_started(read & write)", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(read & write )  ", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28         0        28     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Test.sv
    2                                                package ram_test_pkg;
    3                                                import uvm_pkg::*;
    4                                                import squence_pkg::*;
    5                                                import ram_config_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                import ram_env_pkg::*;
    8                                                class ram_test extends uvm_test;
    9               1                    ***0***       `uvm_component_utils(ram_test)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                                 ram_env env;
    11                                               ram_config ram_cfg;
    12                                               virtual ram_if ramif;
    13                                               ram_read_and_write_squence read_and_write_seq;
    14                                               ram_reset_squence reset_seq;
    15                                               ram_read_squence read_seq;
    16                                               ram_write_squence write_seq;
    17                                                 function new(string name, uvm_component parent = null);
    18              1                    ***0***         super.new(name, parent);
    19                                                 endfunction
    20                                               
    21                                                 function void build_phase(uvm_phase phase);
    22              1                    ***0***         super.build_phase(phase);
    23              1                    ***0***         env = ram_env::type_id::create("env", this);
    24              1                    ***0***         ram_cfg=ram_config::type_id::create("ram_cfg",this);
    25              1                    ***0***         read_and_write_seq=ram_read_and_write_squence::type_id::create("read_and_write_seq",this);
    26              1                    ***0***          read_seq=ram_read_squence::type_id::create("read_seq",this);
    27              1                    ***0***            write_seq=ram_write_squence::type_id::create("write_seq",this);
    28              1                    ***0***         reset_seq=ram_reset_squence::type_id::create("reset_seq",this);
    29                                                   if(!uvm_config_db #(virtual ram_if)::get(this,"","ram_IF",ram_cfg.ramif))
    30              1                    ***0***         `uvm_fatal("build_phase","test -unable to get the virtual interface of alu from uvm_config_db");
    31              1                    ***0***         uvm_config_db#(ram_config)::set(this,"*","CFG",ram_cfg);
    32                                                 endfunction
    33                                               
    34                                                 task run_phase(uvm_phase phase);
    35              1                    ***0***       super.run_phase(phase);
    36              1                    ***0***       phase.raise_objection(this);
    37              1                    ***0***       `uvm_info("run_phase","reset_asserted", UVM_LOW);
    38              1                    ***0***     reset_seq.start(env.agt.sqr);
    39              1                    ***0***       `uvm_info("run_phase", "reset_deasserted", UVM_LOW);
    40              1                    ***0***       `uvm_info("run_phase", "stimulus_generation_started(write_only)", UVM_LOW);
    41              1                    ***0***       write_seq.start(env.agt.sqr);
    42              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(write_only)  ", UVM_LOW);
    43              1                    ***0***         `uvm_info("run_phase", "stimulus_generation_started(read_only)", UVM_LOW);
    44              1                    ***0***       read_seq.start(env.agt.sqr);
    45              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(read_only)  ", UVM_LOW);
    46                                                   
    47              1                    ***0***         `uvm_info("run_phase", "stimulus_generation_started(read & write)", UVM_LOW);
    48              1                    ***0***       read_and_write_seq.start(env.agt.sqr);
    49              1                    ***0***         `uvm_info("run_phase","stimulus generation finished(read & write )  ", UVM_LOW);
    50              1                    ***0***         phase.drop_objection(this);


=================================================================================
=== Instance: /Wrapper_seq_item
=== Design Unit: work.Wrapper_seq_item
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17         8         9    47.05%

================================Branch Details================================

Branch Coverage for instance /Wrapper_seq_item

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_seq_item.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      10001     Count coming in to IF
    8               2                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
    8               4                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      10001     Count coming in to IF
    8               5                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                     10000     Count coming in to IF
    17              1                    ***0***     			if(SS_n)
                                           10000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    19                                     10000     Count coming in to IF
    19              1                         11     			if(!rst_n) begin
    23              1                       9989     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                      9989     Count coming in to IF
    25              1                       1672     				if(data_holder[10:8] == 3'b110) 
    27              1                       1667     				else if(data_holder[10:8] == 3'b111)
                                            6650     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         2         2    50.00%

================================Condition Details================================

Condition Coverage for instance /Wrapper_seq_item --

  File Wrapper_seq_item.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       25 Item    1  (this.data_holder[10:8] == 6)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.data_holder[10:8] == 6)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.data_holder[10:8] == 6)_0  -                             
  Row   2:          1  (this.data_holder[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       27 Item    1  (this.data_holder[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.data_holder[10:8] == 7)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.data_holder[10:8] == 7)_0  -                             
  Row   2:          1  (this.data_holder[10:8] == 7)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        10        12    45.45%

================================Statement Details================================

Statement Coverage for instance /Wrapper_seq_item --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_seq_item.sv
    1                                                package Wrapper_seq_item ;
    2                                                
    3                                                	import Wrapper_pack ::*; 
    4                                                	import uvm_pkg::*;
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class Wrapper_seq_item extends uvm_sequence_item ;
    8               1                    ***0***     		`uvm_object_utils(Wrapper_seq_item)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                      10001     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                      10001     
    8              10                    ***0***     
    9                                                
    10                                               		rand logic MOSI,SS_n,rst_n;
    11                                               		rand logic [10:0] data_holder ;
    12                                               		logic MISO ;
    13                                               		integer rand_no ;
    14                                               		bit address_sent;
    15                                               
    16                                               		function void pre_randomize();
    17                                               			if(SS_n)
    18              1                    ***0***     				rand_no=0;
    19                                               			if(!rst_n) begin
    20              1                         11     				address_sent=0;
    21              1                         11     				rand_no=0;
    22                                               			end	
    23                                               			else begin
    24              1                       9989     				rand_no=rand_no+1;
    25                                               				if(data_holder[10:8] == 3'b110) 
    26              1                       1672     					address_sent =1;
    27                                               				else if(data_holder[10:8] == 3'b111)
    28              1                       1667     					address_sent =0 ;
    29                                               			end
    30                                               			
    31                                               		endfunction
    32                                               
    33                                               		constraint wrapper_c
    34                                               		{
    35                                               			rst_n dist {0:=1 , 1:=800} ;
    36                                               
    37                                               			if(address_sent && data_holder[10])
    38                                               			{
    39                                               			   
    40                                               			   data_holder[9:8] == 2'b11; 
    41                                               			}
    42                                               
    43                                               			else
    44                                               			{
    45                                               			    data_holder[10:8] inside{3'b110,3'b001,3'b000};
    46                                               			}
    47                                               
    48                                               		} 
    49                                               
    50                                               		function new(string name = "Wrapper_seq_item");
    51              1                     170058     			super.new(name);
    52              1                     170058     			data_holder =0 ;
    53              1                     170058     			rand_no=0;
    54                                               		endfunction
    55                                               		
    56                                               		function string convert2string();
    57              1                    ***0***     			return $sformatf("%s reset = %b , SS_n = %b , MOSI = %b , MISO = %b ,address_sent =%b" 
    58                                               				,super.convert2string(),rst_n,SS_n,MOSI,MISO,address_sent); 
    59                                               		endfunction
    60                                               
    61                                               		function string convert2string_op();
    62              1                    ***0***     			return $sformatf("%s reset = %b , SS_n = %b , MOSI = %b , data_holder = %h ,address_sent =%b" 
    63                                               				,super.convert2string(),rst_n,SS_n,MOSI,data_holder,address_sent); 
    64                                               		endfunction
    65                                               		
    66                                               		function string convert2string_stimulus();
    67              1                    ***0***     			return $sformatf("%s reset = %b , SS_n = %b , MOSI = %b " 


=================================================================================
=== Instance: /Wrapper_coverage
=== Design Unit: work.Wrapper_coverage
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          6        na        na        na
            Covergroup Bins         14        14         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /Wrapper_coverage/coverage/Wrapper_cg           100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       192          1          -    Covered              
        bin auto[1]                                    149861          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    140052          1          -    Covered              
        bin auto[1]                                     10001          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     78503          1          -    Covered              
        bin auto[1]                                     71550          1          -    Covered              
    Coverpoint MISO_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    147492          1          -    Covered              
        bin auto[1]                                      2548          1          -    Covered              
    Coverpoint operation_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin WRITE_add                                   43758          1          -    Covered              
        bin WRITE_data                                  42783          1          -    Covered              
        bin READ_add                                    21762          1          -    Covered              
        bin READ_data                                   41750          1          -    Covered              
        illegal_bin Invalid_op                              0                     -    ZERO                 
    Cross READ_op                                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <READ_data,auto[1]>                      2548          1          -    Covered              
            bin <READ_data,auto[0]>                     39189          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin not_read2                        21762                     -    Occurred             
            ignore_bin not_read1                        42783                     -    Occurred             
            ignore_bin not_read0                        43758                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /Wrapper_coverage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_cov.sv
    1                                                package Wrapper_coverage ;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	import Wrapper_seq_item ::* ; 
    5                                                
    6                                                	class coverage extends uvm_component ;
    7                                                
    8               1                    ***0***     		`uvm_component_utils(coverage) 
    8               2                    ***0***     
    8               3                          2     
    9                                                		uvm_analysis_export #(Wrapper_seq_item) cov_export ;
    10                                               		uvm_tlm_analysis_fifo #(Wrapper_seq_item) cov_fifo ;
    11                                               		Wrapper_seq_item seq_item_cov ;
    12                                               
    13                                               		covergroup Wrapper_cg ;
    14                                               			reset_cp: coverpoint seq_item_cov.rst_n;
    15                                               			SS_n_cp : coverpoint seq_item_cov.SS_n ;
    16                                               			MOSI_cp :  coverpoint seq_item_cov.MOSI; 
    17                                               			MISO_cp : coverpoint seq_item_cov.MISO ;
    18                                               			operation_cp : coverpoint seq_item_cov.data_holder[10:8]
    19                                               			{
    20                                               				bins WRITE_add = {3'b000} ;
    21                                               				bins WRITE_data =  {3'b001} ;
    22                                               				bins READ_add = {3'b110};
    23                                               				bins READ_data = {3'b111} ;
    24                                               				illegal_bins Invalid_op = default ;
    25                                               			}
    26                                               
    27                                               			READ_op : cross operation_cp,MISO_cp 
    28                                               			{
    29                                               				ignore_bins not_read0 = binsof(operation_cp.WRITE_add);
    30                                               				ignore_bins not_read1 = binsof(operation_cp.WRITE_data);
    31                                               				ignore_bins not_read2 = binsof(operation_cp.READ_add);
    32                                               			}
    33                                               
    34                                               		endgroup 
    35                                               		
    36                                               		function new(string name = "coverage", uvm_component parent);
    37              1                          1     			super.new(name,parent);
    38              1                          1     			Wrapper_cg =new() ;
    39                                               		endfunction 
    40                                               		
    41                                               		function void build_phase(uvm_phase phase);
    42              1                          1     			super.build_phase(phase);
    43              1                          1     			cov_export = new("cov_export",this);
    44              1                          1     			cov_fifo = new("cov_fifo", this) ;
    45                                               		endfunction 
    46                                               		
    47                                               		function void connect_phase(uvm_phase phase );
    48              1                          1     			super.connect_phase(phase);
    49              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    50                                               		endfunction
    51                                               				
    52                                               		task run_phase(uvm_phase phase);
    53              1                          1     		 	super.run_phase(phase);
    54              1                          1     		 	forever begin
    55              1                     150054     		 		cov_fifo.get(seq_item_cov);
    56              1                     150053     		 		Wrapper_cg.sample() ;


=================================================================================
=== Instance: /Wrapper_scoreboard
=== Design Unit: work.Wrapper_scoreboard
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        21         7    75.00%

================================Branch Details================================

Branch Coverage for instance /Wrapper_scoreboard

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_scoreboard.sv
------------------------------------IF Branch------------------------------------
    46                                    150053     Count coming in to IF
    46              1                    ***0***     				`uvm_info("run_phase",seq_item_sb.convert2string_op(),UVM_HIGH)
                                          150053     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                    150053     Count coming in to IF
    48              1                      41750     				if(seq_item_sb.data_holder[10:8] == 3'b111 ) begin
    66              1                     108303     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                     41750     Count coming in to IF
    49              1                      13360     					if(counter>14) begin
                                           28390     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                     41750     Count coming in to IF
    53              1                       1670     					if(counter==23) begin
                                           40080     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                      1670     Count coming in to IF
    55              1                    ***0***     						if(word_rec !== word_exp) begin
    60              1                       1670     						else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                   ***0***     Count coming in to IF
    56              1                    ***0***     							`uvm_error ("run_phase", $sformatf("Comparison Failed, Recieved: %b ---Expected: %h"
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                      1670     Count coming in to IF
    61              1                    ***0***     							`uvm_info("run_phase","Correct_output in Scoreboard",UVM_HIGH)
                                            1670     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                    150053     Count coming in to IF
    74              1                        192     			if(!x.rst_n)
    82              1                     149861     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                    149861     Count coming in to IF
    83              1                      43745     			    if(x.data_holder[10:8]==3'b000)
                                          106116     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                    149861     Count coming in to IF
    85              1                      42705     			    if(x.data_holder[10:8]==3'b001)
                                          107156     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                    149861     Count coming in to IF
    87              1                      21736     			 	if(x.data_holder[10:8]==3'b110)begin
                                          128125     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                    149861     Count coming in to IF
    91              1                       1667     				if((x.data_holder[10:8]==3'b111)&&(u)) begin
                                          148194     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                        1     Count coming in to IF
    101             1                          1     			`uvm_info ("report_phase",$sformatf("Total successful transactions: %d ",correct_count),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    102                                        1     Count coming in to IF
    102             1                          1     			`uvm_info ("report_phase",$sformatf("Total failed transactions: %d ",error_count),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         8         1    88.88%

================================Condition Details================================

Condition Coverage for instance /Wrapper_scoreboard --

  File Wrapper_scoreboard.sv
----------------Focused Condition View-------------------
Line       48 Item    1  (this.seq_item_sb.data_holder[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                                 Input Term   Covered  Reason for no coverage   Hint
                                -----------  --------  -----------------------  --------------
  (this.seq_item_sb.data_holder[10:8] == 7)         Y

     Rows:       Hits  FEC Target                                   Non-masking condition(s)      
 ---------  ---------  --------------------                         -------------------------     
  Row   1:          1  (this.seq_item_sb.data_holder[10:8] == 7)_0  -                             
  Row   2:          1  (this.seq_item_sb.data_holder[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       49 Item    1  (this.counter > 14)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter > 14)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter > 14)_0  -                             
  Row   2:          1  (this.counter > 14)_1  -                             

----------------Focused Condition View-------------------
Line       53 Item    1  (this.counter == 23)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.counter == 23)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.counter == 23)_0  -                             
  Row   2:          1  (this.counter == 23)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (this.word_rec !== this.word_exp)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.word_rec !== this.word_exp)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (this.word_rec !== this.word_exp)_0  -                             
  Row   2:    ***0***  (this.word_rec !== this.word_exp)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (x.data_holder[10:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (x.data_holder[10:8] == 0)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (x.data_holder[10:8] == 0)_0  -                             
  Row   2:          1  (x.data_holder[10:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (x.data_holder[10:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (x.data_holder[10:8] == 1)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (x.data_holder[10:8] == 1)_0  -                             
  Row   2:          1  (x.data_holder[10:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (x.data_holder[10:8] == 6)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (x.data_holder[10:8] == 6)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (x.data_holder[10:8] == 6)_0  -                             
  Row   2:          1  (x.data_holder[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    1  ((x.data_holder[10:8] == 7) && this.u)
Condition totals: 2 of 2 input terms covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (x.data_holder[10:8] == 7)         Y
                      this.u         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (x.data_holder[10:8] == 7)_0  -                             
  Row   2:          1  (x.data_holder[10:8] == 7)_1  this.u                        
  Row   3:          1  this.u_0                      (x.data_holder[10:8] == 7)    
  Row   4:          1  this.u_1                      (x.data_holder[10:8] == 7)    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      44        38         6    86.36%

================================Statement Details================================

Statement Coverage for instance /Wrapper_scoreboard --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_scoreboard.sv
    1                                                package Wrapper_scoreboard ;
    2                                                	import Wrapper_pack ::* ;
    3                                                	import uvm_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	import Wrapper_seq_item ::* ; 
    6                                                
    7                                                	class Wrapper_scoreboard extends uvm_scoreboard ;
    8               1                    ***0***     		`uvm_component_utils(Wrapper_scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                		uvm_analysis_export #(Wrapper_seq_item) sb_export ;
    10                                               		uvm_tlm_analysis_fifo # (Wrapper_seq_item) sb_fifo ;
    11                                               		Wrapper_seq_item seq_item_sb ;
    12                                               		
    13                                               
    14              1                          1     		int error_count =0 ;
    15              1                          1     		int correct_count =0 ;
    16              1                          1     		int bits_counter =0 ;
    17                                               		bit u ;
    18                                               		int counter ;
    19                                               		logic [7:0] word_exp;
    20                                               		logic [7:0] word_rec ; 
    21                                               		logic [7:0] mem [255:0];
    22                                               		logic [7:0] wr_addr;
    23                                               		logic [7:0] rd_addr;
    24                                               
    25                                               		function new(string name = "Wrapper_scoreboard", uvm_component parent = null);
    26              1                          1     			super.new(name,parent) ;
    27                                               		endfunction : new
    28                                               		
    29                                               		function void build_phase(uvm_phase phase) ;
    30              1                          1     			super.build_phase(phase) ;
    31              1                          1     			sb_export = new("sb_export" , this) ;
    32              1                          1     			sb_fifo = new("sb_fifo" , this) ;
    33                                               		endfunction
    34                                               		
    35                                               		function void connect_phase(uvm_phase phase);
    36              1                          1     			super.connect_phase(phase);
    37              1                          1     			sb_export.connect(sb_fifo.analysis_export); 		
    38                                               		endfunction
    39                                               
    40                                               		task run_phase(uvm_phase phase);
    41              1                          1     			super.run_phase(phase);
    42              1                          1     			word_rec =0 ;
    43              1                          1     			counter =0 ;
    44              1                          1     			forever begin 
    45              1                     150054     				sb_fifo.get(seq_item_sb);
    46              1                    ***0***     				`uvm_info("run_phase",seq_item_sb.convert2string_op(),UVM_HIGH)
    47              1                     150053     				refrence_model(seq_item_sb);
    48                                               				if(seq_item_sb.data_holder[10:8] == 3'b111 ) begin
    49                                               					if(counter>14) begin
    50              1                      13360     						word_rec[22-counter] = seq_item_sb.MISO ;
    51                                               					end
    52              1                      41750     					counter++;
    53                                               					if(counter==23) begin
    54              1                       1670     						counter =0;
    55                                               						if(word_rec !== word_exp) begin
    56              1                    ***0***     							`uvm_error ("run_phase", $sformatf("Comparison Failed, Recieved: %b ---Expected: %h"
    57                                               								,word_rec,word_exp))
    58              1                    ***0***     							error_count++ ;
    59                                               						end
    60                                               						else begin
    61              1                    ***0***     							`uvm_info("run_phase","Correct_output in Scoreboard",UVM_HIGH)
    62              1                       1670     							correct_count ++ ;
    63                                               						end							
    64                                               					end 
    65                                               				end
    66                                               				else begin
    67              1                     108303     					word_rec =0 ;
    68              1                     108303     					counter =0;
    69                                               				end	 				
    70                                               			end
    71                                               		endtask
    72                                               		task refrence_model(Wrapper_seq_item x);
    73                                               		
    74                                               			if(!x.rst_n)
    75                                               			begin
    76              1                        192     			    for (int i = 0; i < 256; i=i+1) 	mem [i] = 1'b0;
    76              2                      49152     
    76              3                      49152     
    77              1                        192     			    word_exp=0;
    78              1                        192     			    wr_addr=0;
    79              1                        192     			    rd_addr=0;
    80              1                        192     			    u=0;
    81                                               			end
    82                                               			else begin
    83                                               			    if(x.data_holder[10:8]==3'b000)
    84              1                      43745     					wr_addr= x.data_holder[7:0];
    85                                               			    if(x.data_holder[10:8]==3'b001)
    86              1                      42705     					mem[wr_addr]= x.data_holder[7:0];
    87                                               			 	if(x.data_holder[10:8]==3'b110)begin
    88              1                      21736     					rd_addr= x.data_holder[7:0];
    89              1                      21736     					u=1;
    90                                               				end
    91                                               				if((x.data_holder[10:8]==3'b111)&&(u)) begin
    92              1                       1667     					word_exp= mem[rd_addr];
    93              1                       1667     				    u=0;
    94                                               				end 
    95                                               			end
    96                                               
    97                                               		endtask 	 
    98                                               
    99                                               		function void report_phase(uvm_phase phase);
    100             1                          1     			super.report_phase(phase);
    101             1                          1     			`uvm_info ("report_phase",$sformatf("Total successful transactions: %d ",correct_count),UVM_LOW)
    102             1                          1     			`uvm_info ("report_phase",$sformatf("Total failed transactions: %d ",error_count),UVM_LOW)


=================================================================================
=== Instance: /sequences
=== Design Unit: work.sequences
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/sequences/Wrapper_main_seq/body/#ublk#146550787#35/immed__38
                     Wrapper_seq.sv(38)                 0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         4        16    20.00%

================================Branch Details================================

Branch Coverage for instance /sequences

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_seq.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               2                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
    9               4                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               5                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              2                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              3                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
    26              4                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              5                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              6                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /sequences --

  File Wrapper_seq.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       26 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       26 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        24        16    60.00%

================================Statement Details================================

Statement Coverage for instance /sequences --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_seq.sv
    1                                                package sequences ;
    2                                                	import Wrapper_pack ::*;
    3                                                	import Wrapper_seq_item::*;
    4                                                	import uvm_pkg::*;
    5                                                	`include "uvm_macros.svh"
    6                                                	Wrapper_seq_item seq_item_static ;
    7                                                
    8                                                	class Wrapper_reset_seq extends uvm_sequence #(Wrapper_seq_item);
    9               1                    ***0***     		`uvm_object_utils(Wrapper_reset_seq) 
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          1     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                          1     
    9              10                    ***0***     
    10                                               
    11                                               		function new( string name = "Wrapper_reset_seq");
    12              1                          1     			super.new(name);
    13                                               		endfunction : new
    14                                               
    15                                               		task body ; 
    16              1                          1     			seq_item_static = Wrapper_seq_item::type_id::create("seq_item_static");
    17              1                          1     			start_item(seq_item_static);
    18              1                          1     			seq_item_static.rst_n =0;
    19              1                          1     			seq_item_static.SS_n =0 ;
    20              1                          1     			seq_item_static.MOSI = 0;
    21              1                          1     			finish_item(seq_item_static); 
    22                                               		endtask	
    23                                               	endclass : Wrapper_reset_seq
    24                                               
    25                                               	class Wrapper_main_seq extends uvm_sequence #(Wrapper_seq_item) ;
    26              1                    ***0***     		`uvm_object_utils(Wrapper_main_seq)
    26              2                    ***0***     
    26              3                    ***0***     
    26              4                    ***0***     
    26              5                    ***0***     
    26              6                          1     
    26              7                    ***0***     
    26              8                    ***0***     
    26              9                          1     
    26             10                    ***0***     
    27                                               		Wrapper_seq_item seq_item_main,seq_item_static;
    28                                               
    29                                               		function new(string name = "Wrapper_main_seq");
    30              1                          1     			super.new(name);
    31                                               		endfunction : new
    32                                               
    33                                               		task body ;
    34              1                          1     			seq_item_static = Wrapper_seq_item::type_id::create("seq_item_static"); 
    35              1                      10000     			repeat(10000) begin
    36              1                      10000     				seq_item_main = Wrapper_seq_item::type_id::create("seq_item_main");
    37              1                      10000     				start_item(seq_item_main);
    38                                               				assert(seq_item_static.randomize() with {SS_n==0;});
    39              1                      10000     				update_seq_item();
    40              1                      10000     				finish_item(seq_item_main);
    41                                               			end
    42                                               		endtask
    43                                               
    44                                               		task update_seq_item();
    45              1                      10000     			seq_item_main.rst_n = seq_item_static.rst_n;
    46              1                      10000     			seq_item_main.SS_n = seq_item_static.SS_n;
    47              1                      10000     			seq_item_main.MOSI = seq_item_static.MOSI;
    48              1                      10000     			seq_item_main.MISO = seq_item_static.MISO;
    49              1                      10000     			seq_item_main.data_holder = seq_item_static.data_holder;
    50              1                      10000     			seq_item_main.address_sent = seq_item_static.address_sent;


=================================================================================
=== Instance: /sequencer
=== Design Unit: work.sequencer
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer.sv
    1                                                package sequencer ;
    2                                                	import Wrapper_seq_item ::* ;
    3                                                	import sequences::* ;
    4                                                	import uvm_pkg::*;
    5                                                	`include "uvm_macros.svh"	
    6                                                
    7                                                	class MySequencer extends uvm_sequencer #(Wrapper_seq_item) ;
    8               1                    ***0***     		`uvm_component_utils(MySequencer) 
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               		function new(string name = "MySequencer",uvm_component parent =null ) ;
    11              1                          1     			super.new(name,parent) ;


=================================================================================
=== Instance: /Wrapper_config_obj
=== Design Unit: work.Wrapper_config_obj
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /Wrapper_config_obj

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_obj_conf.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
    6               4                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /Wrapper_config_obj --

  File Wrapper_obj_conf.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /Wrapper_config_obj --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_obj_conf.sv
    1                                                package Wrapper_config_obj ;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                
    5                                                	class Wrapper_config_obj extends uvm_object ;
    6               1                    ***0***     		`uvm_object_utils(Wrapper_config_obj)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                		virtual Wrapper_if Wrapper_config_vif;
    9                                                		uvm_active_passive_enum active ;
    10                                               
    11                                               		function new(string name ="Wrapper_config_obj");
    12              1                          1     			super.new(name);


=================================================================================
=== Instance: /Wrapper_driver
=== Design Unit: work.Wrapper_driver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for instance /Wrapper_driver

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_driver.sv
------------------------------------IF Branch------------------------------------
    29                                     10001     Count coming in to IF
    29              1                       1670     					if(seq_item.data_holder[10:8] ==3'b111)
                                            8331     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                     10001     Count coming in to IF
    40              1                    ***0***     				`uvm_info("run_phase",seq_item.convert2string(),UVM_HIGH) 
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /Wrapper_driver --

  File Wrapper_driver.sv
----------------Focused Condition View-------------------
Line       29 Item    1  (this.seq_item.data_holder[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (this.seq_item.data_holder[10:8] == 7)         Y

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (this.seq_item.data_holder[10:8] == 7)_0  -                             
  Row   2:          1  (this.seq_item.data_holder[10:8] == 7)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        22         3    88.00%

================================Statement Details================================

Statement Coverage for instance /Wrapper_driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_driver.sv
    1                                                package Wrapper_driver ;
    2                                                
    3                                                	import Wrapper_config_obj ::*;
    4                                                	import Wrapper_seq_item ::* ;
    5                                                	import uvm_pkg::*;
    6                                                	`include "uvm_macros.svh"
    7                                                
    8                                                	class Wrapper_driver extends uvm_driver #(Wrapper_seq_item);
    9               1                    ***0***     		`uvm_component_utils(Wrapper_driver)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		virtual Wrapper_if Wrapper_vif ;
    12                                               		Wrapper_seq_item seq_item ;
    13                                               
    14                                               		function new(string name = "Wrapper_driver" , uvm_component parent = null);
    15              1                          1     			super.new(name,parent);
    16                                               		endfunction 
    17                                               		
    18                                               		task run_phase(uvm_phase phase);
    19              1                          1     			super.run_phase(phase);
    20              1                          1     			forever begin
    21              1                      10002     				seq_item = Wrapper_seq_item :: type_id :: create ("seq_item");
    22              1                      10002     				seq_item_port.get_next_item(seq_item);
    23                                               
    24              1                      10001     					for (int i =0 ;i<11;i++) begin
    24              2                     110011     
    25              1                     110011     						update_if(i);
    26              1                     110011     						@(negedge Wrapper_vif.clk) ;
    27                                               					end
    28                                               					 
    29                                               					if(seq_item.data_holder[10:8] ==3'b111)
    30              1                      20040     						repeat(12) begin
    31              1                      20040     							@(negedge Wrapper_vif.clk) ;
    32                                               						end
    33                                               
    34              1                      10001     					@(negedge Wrapper_vif.clk) ;
    35              1                      10001     					seq_item.SS_n = 1;
    36              1                      10001     					update_if(10);
    37              1                      10001     					@(negedge Wrapper_vif.clk) ;
    38                                               
    39              1                      10001     				seq_item_port.item_done();
    40              1                    ***0***     				`uvm_info("run_phase",seq_item.convert2string(),UVM_HIGH) 
    41                                               			end	
    42                                               		endtask
    43                                               		task update_if(int i);
    44              1                     120012     			Wrapper_vif.rst_n = seq_item.rst_n;
    45              1                     120012     			Wrapper_vif.SS_n = seq_item.SS_n;
    46              1                     120012     			Wrapper_vif.MOSI = seq_item.data_holder[10-i];
    47              1                     120012     			Wrapper_vif.address_sent = seq_item.address_sent;
    48              1                     120012     			Wrapper_vif.data_holder = seq_item.data_holder;


=================================================================================
=== Instance: /monitor
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_monitor.sv
------------------------------------IF Branch------------------------------------
    28                                    150053     Count coming in to IF
    28              1                    ***0***     				`uvm_info("run_phase", mon_seq_item.convert2string(),UVM_HIGH)
                                          150053     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        16         3    84.21%

================================Statement Details================================

Statement Coverage for instance /monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_monitor.sv
    1                                                package monitor ;
    2                                                	import Wrapper_seq_item ::* ;
    3                                                	import uvm_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                
    6                                                	class MyMonitor extends uvm_monitor ;
    7               1                    ***0***     		`uvm_component_utils(MyMonitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                		virtual Wrapper_if Wrapper_vif ;
    9                                                		Wrapper_seq_item mon_seq_item ;
    10                                               		uvm_analysis_port #(Wrapper_seq_item) mon_ap ;
    11                                               
    12                                               		function new (string name = "monitor", uvm_component parent =null );
    13              1                          1     			super.new(name,parent);
    14                                               		endfunction
    15                                               
    16                                               		function void build_phase(uvm_phase phase);
    17              1                          1     			super.build_phase(phase);
    18              1                          1     			mon_ap = new ("mon_ap" ,this);
    19                                               		endfunction 
    20                                               
    21                                               		task run_phase(uvm_phase phase) ;
    22              1                          1     			super.run_phase(phase);
    23              1                          1     			forever begin
    24              1                     150054     				mon_seq_item = Wrapper_seq_item ::type_id::create("mon_seq_item");
    25              1                     150054     				@(negedge Wrapper_vif.clk);
    26              1                     150053     				update_seq_item();
    27              1                     150053     				mon_ap.write(mon_seq_item);
    28              1                    ***0***     				`uvm_info("run_phase", mon_seq_item.convert2string(),UVM_HIGH)
    29                                               			end
    30                                               		endtask
    31                                               		
    32                                               		task update_seq_item();
    33              1                     150053     			mon_seq_item.rst_n = Wrapper_vif.rst_n ;
    34              1                     150053     			mon_seq_item.SS_n = Wrapper_vif.SS_n;
    35              1                     150053     			mon_seq_item.MOSI = Wrapper_vif.MOSI;
    36              1                     150053     			mon_seq_item.MISO = Wrapper_vif.MISO;
    37              1                     150053     			mon_seq_item.address_sent = Wrapper_vif.address_sent;
    38              1                     150053     			mon_seq_item.data_holder = Wrapper_vif.data_holder; 


=================================================================================
=== Instance: /Wrapper_agent
=== Design Unit: work.Wrapper_agent
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /Wrapper_agent

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***     			if(!uvm_config_db#(Wrapper_config_obj)::get(this, "","CFG_Wrapper",Wrapper_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***     				`uvm_fatal("build_phase", "Error in reading configurable object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1     			if(Wrapper_cfg.active == UVM_ACTIVE) begin 	 	
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                          1     			if(Wrapper_cfg.active==UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /Wrapper_agent --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_agent.sv
    1                                                package Wrapper_agent ;
    2                                                
    3                                                	import Wrapper_config_obj ::*;
    4                                                	import Wrapper_seq_item ::* ;
    5                                                	import uvm_pkg::*;
    6                                                	import monitor::*;
    7                                                	import Wrapper_driver::*;
    8                                                	import sequencer ::*;
    9                                                	`include "uvm_macros.svh"
    10                                               
    11                                               	class Wrapper_agent extends uvm_agent ;
    12              1                    ***0***     		`uvm_component_utils(Wrapper_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               		 MyMonitor mon;
    15                                               		 MySequencer sqr ;
    16                                               		 Wrapper_driver drv ;
    17                                               		 Wrapper_config_obj Wrapper_cfg ;
    18                                               		 uvm_analysis_port #(Wrapper_seq_item) agt_ap;
    19                                               
    20                                               		function new (string name = "Wrapper_agent", uvm_component parent =null );
    21              1                          1     			super.new(name,parent);
    22                                               		endfunction
    23                                               
    24                                               		function void build_phase(uvm_phase phase);
    25              1                          1     			super.build_phase(phase);
    26                                               			if(!uvm_config_db#(Wrapper_config_obj)::get(this, "","CFG_Wrapper",Wrapper_cfg))
    27              1                    ***0***     				`uvm_fatal("build_phase", "Error in reading configurable object")
    28                                               			if(Wrapper_cfg.active == UVM_ACTIVE) begin 	 	
    29              1                          1     				sqr = MySequencer ::type_id :: create ("sqr",this) ;
    30              1                          1     				drv = Wrapper_driver ::type_id :: create ("drv", this);
    31                                               			end
    32              1                          1     			mon = MyMonitor ::type_id :: create ("mon", this) ;	
    33              1                          1     			agt_ap = new("agt_ap",this); 
    34                                               		endfunction : build_phase
    35                                               		
    36                                               		function void connect_phase(uvm_phase phase) ;
    37                                               			if(Wrapper_cfg.active==UVM_ACTIVE) begin
    38              1                          1     				drv.Wrapper_vif = Wrapper_cfg.Wrapper_config_vif ;
    39              1                          1     				drv.seq_item_port.connect(sqr.seq_item_export)	;
    40                                               			end
    41              1                          1     			mon.Wrapper_vif = Wrapper_cfg.Wrapper_config_vif ;
    42              1                          1     			mon.mon_ap.connect(agt_ap) ;


=================================================================================
=== Instance: /Wrapper_env
=== Design Unit: work.Wrapper_env
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /Wrapper_env --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_env.sv
    1                                                package Wrapper_env ;
    2                                                
    3                                                	import uvm_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	import Wrapper_agent ::* ;
    6                                                	import Wrapper_config_obj ::* ;
    7                                                	import Wrapper_scoreboard ::*;
    8                                                	import Wrapper_coverage::*;
    9                                                
    10                                               	class Wrapper_env extends uvm_env ;
    11              1                    ***0***     		`uvm_component_utils(Wrapper_env) ;
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                               		Wrapper_agent agt ;
    14                                               		Wrapper_scoreboard sb ;
    15                                               		coverage cov ;
    16                                               
    17                                               		function new(string name = "Wrapper_env", uvm_component parent = null );
    18              1                          1     			super.new(name,parent);
    19                                               		endfunction
    20                                               
    21                                               		function void build_phase(uvm_phase phase);
    22              1                          1     		 	super.build_phase(phase);
    23              1                          1     		 	agt = Wrapper_agent::type_id::create("agt",this);
    24              1                          1     		 	sb= Wrapper_scoreboard::type_id::create("sb",this);
    25              1                          1     		 	cov = coverage ::type_id::create("cov",this) ;
    26                                               		endfunction 
    27                                               
    28                                               		function void connect_phase(uvm_phase phase);
    29              1                          1     			super.connect_phase(phase);
    30              1                          1     			agt.agt_ap.connect(sb.sb_export);
    31              1                          1     			agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /Wrapper_test_pkg
=== Design Unit: work.Wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         6        10    37.50%

================================Branch Details================================

Branch Coverage for instance /Wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_test.sv
------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                    ***0***     			if(!uvm_config_db#(virtual Wrapper_if) :: get(this, "", "Wrapper_IF",Wrapper_config_obj_test.Wrapper_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***     			`uvm_fatal("build_phase","ERROR in getting virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                    ***0***     			if(!uvm_config_db #(virtual ram_if)::get(this,"","ram_IF",ram_cfg.ramif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              1                    ***0***     		    `uvm_fatal("build_phase","test -unable to get the virtual interface of alu from uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1     			`uvm_info ("run_phase","RESET_ASSERTED ",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1     			`uvm_info ("run_phase","RESET_DEASSERTED ",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1     			`uvm_info("run_phase","Started generating stimulus",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1     			`uvm_info ("run_phase","Stimulus generation ended ",UVM_LOW); 
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        26         4    86.66%

================================Statement Details================================

Statement Coverage for instance /Wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Wrapper_test.sv
    1                                                package  Wrapper_test_pkg;
    2                                                
    3                                                	import ram_env_pkg::*;
    4                                                	import Wrapper_env::* ;
    5                                                	import uvm_pkg::*;
    6                                                	import Wrapper_config_obj::*;
    7                                                	import ram_config_pkg::*;
    8                                                	import sequences::*;
    9                                                	import squence_pkg::*;
    10                                               	`include "uvm_macros.svh"
    11                                               
    12                                               	class Wrapper_test extends uvm_test ;
    13              1                    ***0***     		`uvm_component_utils (Wrapper_test) ;
    13              2                    ***0***     
    13              3                          4     
    14                                               
    15                                               		Wrapper_env my_env ;
    16                                               		ram_env R_env ;
    17                                               		virtual Wrapper_if Wrapper_test_vif ;
    18                                               		virtual ram_if ramif;
    19                                               		Wrapper_config_obj Wrapper_config_obj_test ;
    20                                               		ram_config ram_cfg;
    21                                               		Wrapper_main_seq main_seq ;
    22                                               		Wrapper_reset_seq reset_seq_w;
    23                                               		ram_read_and_write_squence read_and_write_seq;
    24                                               		ram_reset_squence reset_seq;
    25                                               		ram_read_squence read_seq;
    26                                               		ram_write_squence write_seq;
    27                                               
    28                                               		function new(string name  = "Wrapper_test", uvm_component parent = null );
    29              1                          1     			super.new(name,parent); 	
    30                                               		endfunction
    31                                               
    32                                               		function void build_phase(uvm_phase phase);
    33              1                          1     			super.build_phase(phase); 
    34              1                          1     			Wrapper_config_obj_test = Wrapper_config_obj::type_id::create("Wrapper_config_obj_test",this) ;
    35              1                          1     			my_env = Wrapper_env::type_id::create("my_env",this) ;
    36              1                          1     			main_seq = Wrapper_main_seq::type_id::create("main_seq",this) ;
    37              1                          1     			reset_seq_w = Wrapper_reset_seq::type_id::create("reset_seq_w",this) ;
    38              1                          1     			R_env = ram_env::type_id::create("env", this);
    39              1                          1     		    ram_cfg=ram_config::type_id::create("ram_cfg",this);
    40              1                          1     		    read_and_write_seq=ram_read_and_write_squence::type_id::create("read_and_write_seq",this);
    41              1                          1     		    read_seq=ram_read_squence::type_id::create("read_seq",this);
    42              1                          1     		    write_seq=ram_write_squence::type_id::create("write_seq",this);
    43              1                          1     		    reset_seq=ram_reset_squence::type_id::create("reset_seq",this);
    44                                               
    45                                               			if(!uvm_config_db#(virtual Wrapper_if) :: get(this, "", "Wrapper_IF",Wrapper_config_obj_test.Wrapper_config_vif))
    46              1                    ***0***     			`uvm_fatal("build_phase","ERROR in getting virtual interface");
    47              1                          1     			uvm_config_db#(Wrapper_config_obj)::set(this, "*", "CFG_Wrapper",Wrapper_config_obj_test);
    48              1                          1     			Wrapper_config_obj_test.active = UVM_ACTIVE ;
    49                                               
    50                                               			if(!uvm_config_db #(virtual ram_if)::get(this,"","ram_IF",ram_cfg.ramif))
    51              1                    ***0***     		    `uvm_fatal("build_phase","test -unable to get the virtual interface of alu from uvm_config_db");
    52              1                          1     		    uvm_config_db#(ram_config)::set(this,"*","CFG",ram_cfg);	
    53              1                          1     		    ram_cfg.active = UVM_PASSIVE ;
    54                                               		    
    55                                               		endfunction
    56                                               
    57                                               		task run_phase (uvm_phase phase);
    58              1                          1     			super.run_phase(phase);
    59              1                          1     			phase.raise_objection(this);
    60              1                          1     			`uvm_info ("run_phase","RESET_ASSERTED ",UVM_LOW);
    61              1                          1     			reset_seq_w.start(my_env.agt.sqr);
    62              1                          1     			`uvm_info ("run_phase","RESET_DEASSERTED ",UVM_LOW);
    63              1                          1     			`uvm_info("run_phase","Started generating stimulus",UVM_LOW);
    64              1                          1     			main_seq.start(my_env.agt.sqr) ;
    65              1                          1     			`uvm_info ("run_phase","Stimulus generation ended ",UVM_LOW); 
    66              1                          1     			phase.drop_objection(this) ;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_collector/ram_coverage/g              100.00%        100          -    Covered              
    covered/total bins:                                   409        409          -                      
    missing/total bins:                                     0        409          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint din_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:15]                                   2950          1          -    Covered              
        bin auto[16:31]                                  2691          1          -    Covered              
        bin auto[32:47]                                  2643          1          -    Covered              
        bin auto[48:63]                                  2407          1          -    Covered              
        bin auto[64:79]                                  2615          1          -    Covered              
        bin auto[80:95]                                  3081          1          -    Covered              
        bin auto[96:111]                                 2862          1          -    Covered              
        bin auto[112:127]                                2535          1          -    Covered              
        bin auto[128:143]                                2782          1          -    Covered              
        bin auto[144:159]                                2756          1          -    Covered              
        bin auto[160:175]                                3029          1          -    Covered              
        bin auto[176:191]                                2522          1          -    Covered              
        bin auto[192:207]                                2821          1          -    Covered              
        bin auto[208:223]                                2847          1          -    Covered              
        bin auto[224:239]                                2808          1          -    Covered              
        bin auto[240:255]                                2665          1          -    Covered              
        bin auto[256:271]                                2912          1          -    Covered              
        bin auto[272:287]                                2342          1          -    Covered              
        bin auto[288:303]                                2574          1          -    Covered              
        bin auto[304:319]                                3146          1          -    Covered              
        bin auto[320:335]                                2873          1          -    Covered              
        bin auto[336:351]                                2509          1          -    Covered              
        bin auto[352:367]                                2847          1          -    Covered              
        bin auto[368:383]                                2550          1          -    Covered              
        bin auto[384:399]                                2652          1          -    Covered              
        bin auto[400:415]                                2808          1          -    Covered              
        bin auto[416:431]                                2600          1          -    Covered              
        bin auto[432:447]                                2678          1          -    Covered              
        bin auto[448:463]                                2665          1          -    Covered              
        bin auto[464:479]                                2600          1          -    Covered              
        bin auto[480:495]                                2678          1          -    Covered              
        bin auto[496:511]                                2249          1          -    Covered              
        bin auto[512:527]                                1250          1          -    Covered              
        bin auto[528:543]                                1716          1          -    Covered              
        bin auto[544:559]                                1404          1          -    Covered              
        bin auto[560:575]                                1079          1          -    Covered              
        bin auto[576:591]                                1404          1          -    Covered              
        bin auto[592:607]                                1391          1          -    Covered              
        bin auto[608:623]                                1456          1          -    Covered              
        bin auto[624:639]                                1326          1          -    Covered              
        bin auto[640:655]                                1378          1          -    Covered              
        bin auto[656:671]                                1248          1          -    Covered              
        bin auto[672:687]                                1404          1          -    Covered              
        bin auto[688:703]                                1469          1          -    Covered              
        bin auto[704:719]                                1352          1          -    Covered              
        bin auto[720:735]                                1248          1          -    Covered              
        bin auto[736:751]                                1339          1          -    Covered              
        bin auto[752:767]                                1261          1          -    Covered              
        bin auto[768:783]                                2714          1          -    Covered              
        bin auto[784:799]                                2450          1          -    Covered              
        bin auto[800:815]                                2650          1          -    Covered              
        bin auto[816:831]                                2825          1          -    Covered              
        bin auto[832:847]                                2225          1          -    Covered              
        bin auto[848:863]                                3014          1          -    Covered              
        bin auto[864:879]                                2875          1          -    Covered              
        bin auto[880:895]                                2475          1          -    Covered              
        bin auto[896:911]                                2450          1          -    Covered              
        bin auto[912:927]                                2350          1          -    Covered              
        bin auto[928:943]                                2503          1          -    Covered              
        bin auto[944:959]                                2525          1          -    Covered              
        bin auto[960:975]                                2925          1          -    Covered              
        bin auto[976:991]                                2650          1          -    Covered              
        bin auto[992:1007]                               2750          1          -    Covered              
        bin auto[1008:1023]                              2250          1          -    Covered              
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    120060          1          -    Covered              
        bin auto[1]                                     29993          1          -    Covered              
    Coverpoint the_order_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_add                                    21725          1          -    Covered              
        bin read_data                                   41631          1          -    Covered              
        bin write_add                                   44014          1          -    Covered              
        bin write_data                                  42683          1          -    Covered              
    Coverpoint rx_valid_high_cp                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                        29993          1          -    Covered              
    Coverpoint rst_n_dasserted_cp                     100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin nonactive                                  149861          1          -    Covered              
    Coverpoint the_address_cp                         100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    2703          1          -    Covered              
        bin auto[4:7]                                    2153          1          -    Covered              
        bin auto[8:11]                                   2407          1          -    Covered              
        bin auto[12:15]                                  2563          1          -    Covered              
        bin auto[16:19]                                  2219          1          -    Covered              
        bin auto[20:23]                                  2310          1          -    Covered              
        bin auto[24:27]                                  2342          1          -    Covered              
        bin auto[28:31]                                  2328          1          -    Covered              
        bin auto[32:35]                                  2290          1          -    Covered              
        bin auto[36:39]                                  2489          1          -    Covered              
        bin auto[40:43]                                  2329          1          -    Covered              
        bin auto[44:47]                                  2163          1          -    Covered              
        bin auto[48:51]                                  2194          1          -    Covered              
        bin auto[52:55]                                  2363          1          -    Covered              
        bin auto[56:59]                                  2509          1          -    Covered              
        bin auto[60:63]                                  2391          1          -    Covered              
        bin auto[64:67]                                  2382          1          -    Covered              
        bin auto[68:71]                                  2142          1          -    Covered              
        bin auto[72:75]                                  2353          1          -    Covered              
        bin auto[76:79]                                  2240          1          -    Covered              
        bin auto[80:83]                                  2764          1          -    Covered              
        bin auto[84:87]                                  2359          1          -    Covered              
        bin auto[88:91]                                  2118          1          -    Covered              
        bin auto[92:95]                                  2754          1          -    Covered              
        bin auto[96:99]                                  2433          1          -    Covered              
        bin auto[100:103]                                2616          1          -    Covered              
        bin auto[104:107]                                2612          1          -    Covered              
        bin auto[108:111]                                2379          1          -    Covered              
        bin auto[112:115]                                2057          1          -    Covered              
        bin auto[116:119]                                2275          1          -    Covered              
        bin auto[120:123]                                2407          1          -    Covered              
        bin auto[124:127]                                2147          1          -    Covered              
        bin auto[128:131]                                2311          1          -    Covered              
        bin auto[132:135]                                2547          1          -    Covered              
        bin auto[136:139]                                2135          1          -    Covered              
        bin auto[140:143]                                2269          1          -    Covered              
        bin auto[144:147]                                2276          1          -    Covered              
        bin auto[148:151]                                2520          1          -    Covered              
        bin auto[152:155]                                2073          1          -    Covered              
        bin auto[156:159]                                2293          1          -    Covered              
        bin auto[160:163]                                2530          1          -    Covered              
        bin auto[164:167]                                2357          1          -    Covered              
        bin auto[168:171]                                2279          1          -    Covered              
        bin auto[172:175]                                2370          1          -    Covered              
        bin auto[176:179]                                2275          1          -    Covered              
        bin auto[180:183]                                2505          1          -    Covered              
        bin auto[184:187]                                2391          1          -    Covered              
        bin auto[188:191]                                2023          1          -    Covered              
        bin auto[192:195]                                2333          1          -    Covered              
        bin auto[196:199]                                2439          1          -    Covered              
        bin auto[200:203]                                2520          1          -    Covered              
        bin auto[204:207]                                2471          1          -    Covered              
        bin auto[208:211]                                2651          1          -    Covered              
        bin auto[212:215]                                2208          1          -    Covered              
        bin auto[216:219]                                1892          1          -    Covered              
        bin auto[220:223]                                2594          1          -    Covered              
        bin auto[224:227]                                2407          1          -    Covered              
        bin auto[228:231]                                2297          1          -    Covered              
        bin auto[232:235]                                2427          1          -    Covered              
        bin auto[236:239]                                2444          1          -    Covered              
        bin auto[240:243]                                2365          1          -    Covered              
        bin auto[244:247]                                2035          1          -    Covered              
        bin auto[248:251]                                2016          1          -    Covered              
        bin auto[252:255]                                2009          1          -    Covered              
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       192          1          -    Covered              
        bin auto[1]                                    149861          1          -    Covered              
    Cross the_order_with_rx_valid_cp                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_data,auto[1]>                     3285          1          -    Covered              
            bin <write_data,auto[0]>                    39398          1          -    Covered              
            bin <write_add,auto[1]>                      3365          1          -    Covered              
            bin <write_add,auto[0]>                     40649          1          -    Covered              
            bin <read_data,auto[1]>                     21671          1          -    Covered              
            bin <read_data,auto[0]>                     19960          1          -    Covered              
            bin <read_add,auto[1]>                       1672          1          -    Covered              
            bin <read_add,auto[0]>                      20053          1          -    Covered              
    Cross rx_valid_with_rst_n_cp                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       29993          1          -    Covered              
            bin <auto[0],auto[1]>                      119868          1          -    Covered              
            bin <auto[0],auto[0]>                         192          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
    Cross the_order_with_rst_n_cp                     100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_data,auto[1]>                    42683          1          -    Covered              
            bin <read_data,auto[1]>                     41631          1          -    Covered              
            bin <write_add,auto[1]>                     43822          1          -    Covered              
            bin <read_add,auto[1]>                      21725          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                192                     -    Occurred             
    Cross the_address_with_rx_valid_and_dasserted_rst_and_write_and_read_op 
                                                      100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <nonactive,high,auto[252:255],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[248:251],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[244:247],write_data> 
                                                           39          1          -    Covered              
            bin <nonactive,high,auto[240:243],write_data> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[236:239],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[232:235],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[228:231],write_data> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[224:227],write_data> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[220:223],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[216:219],write_data> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[212:215],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[208:211],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[204:207],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[200:203],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[196:199],write_data> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[192:195],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[188:191],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[184:187],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[180:183],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[176:179],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[172:175],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[168:171],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[164:167],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[160:163],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[156:159],write_data> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[152:155],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[148:151],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[144:147],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[140:143],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[136:139],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[132:135],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[128:131],write_data> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[124:127],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[120:123],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[116:119],write_data> 
                                                           42          1          -    Covered              
            bin <nonactive,high,auto[112:115],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[108:111],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[104:107],write_data> 
                                                           65          1          -    Covered              
            bin <nonactive,high,auto[100:103],write_data> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[96:99],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[92:95],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[88:91],write_data> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[84:87],write_data> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[80:83],write_data> 
                                                           61          1          -    Covered              
            bin <nonactive,high,auto[76:79],write_data> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[72:75],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[68:71],write_data> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[64:67],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[60:63],write_data> 
                                                           62          1          -    Covered              
            bin <nonactive,high,auto[56:59],write_data> 
                                                           69          1          -    Covered              
            bin <nonactive,high,auto[52:55],write_data> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[48:51],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[44:47],write_data> 
                                                           40          1          -    Covered              
            bin <nonactive,high,auto[40:43],write_data> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[36:39],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[32:35],write_data> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[28:31],write_data> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[24:27],write_data> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[20:23],write_data> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[16:19],write_data> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[12:15],write_data> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[8:11],write_data> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[4:7],write_data> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[0:3],write_data> 
                                                           62          1          -    Covered              
            bin <nonactive,high,auto[252:255],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[248:251],write_add> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[244:247],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[240:243],write_add> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[236:239],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[232:235],write_add> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[228:231],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[224:227],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[220:223],write_add> 
                                                           53          1          -    Covered              
            bin <nonactive,high,auto[216:219],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[212:215],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[208:211],write_add> 
                                                           74          1          -    Covered              
            bin <nonactive,high,auto[204:207],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[200:203],write_add> 
                                                           61          1          -    Covered              
            bin <nonactive,high,auto[196:199],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[192:195],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[188:191],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[184:187],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[180:183],write_add> 
                                                           59          1          -    Covered              
            bin <nonactive,high,auto[176:179],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[172:175],write_add> 
                                                           68          1          -    Covered              
            bin <nonactive,high,auto[168:171],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[164:167],write_add> 
                                                           63          1          -    Covered              
            bin <nonactive,high,auto[160:163],write_add> 
                                                           55          1          -    Covered              
            bin <nonactive,high,auto[156:159],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[152:155],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[148:151],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[144:147],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[140:143],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[136:139],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[132:135],write_add> 
                                                           66          1          -    Covered              
            bin <nonactive,high,auto[128:131],write_add> 
                                                           50          1          -    Covered              
            bin <nonactive,high,auto[124:127],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[120:123],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[116:119],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[112:115],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[108:111],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[104:107],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[100:103],write_add> 
                                                           57          1          -    Covered              
            bin <nonactive,high,auto[96:99],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[92:95],write_add> 
                                                           77          1          -    Covered              
            bin <nonactive,high,auto[88:91],write_add> 
                                                           54          1          -    Covered              
            bin <nonactive,high,auto[84:87],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[80:83],write_add> 
                                                           60          1          -    Covered              
            bin <nonactive,high,auto[76:79],write_add> 
                                                           45          1          -    Covered              
            bin <nonactive,high,auto[72:75],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[68:71],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[64:67],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[60:63],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[56:59],write_add> 
                                                           48          1          -    Covered              
            bin <nonactive,high,auto[52:55],write_add> 
                                                           44          1          -    Covered              
            bin <nonactive,high,auto[48:51],write_add> 
                                                           43          1          -    Covered              
            bin <nonactive,high,auto[44:47],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[40:43],write_add> 
                                                           52          1          -    Covered              
            bin <nonactive,high,auto[36:39],write_add> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[32:35],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[28:31],write_add> 
                                                           49          1          -    Covered              
            bin <nonactive,high,auto[24:27],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[20:23],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[16:19],write_add> 
                                                           56          1          -    Covered              
            bin <nonactive,high,auto[12:15],write_add> 
                                                           51          1          -    Covered              
            bin <nonactive,high,auto[8:11],write_add> 
                                                           46          1          -    Covered              
            bin <nonactive,high,auto[4:7],write_add> 
                                                           58          1          -    Covered              
            bin <nonactive,high,auto[0:3],write_add> 
                                                           47          1          -    Covered              
            bin <nonactive,high,auto[252:255],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[248:251],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[244:247],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[240:243],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[236:239],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[232:235],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[228:231],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[224:227],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[220:223],read_data> 
                                                          416          1          -    Covered              
            bin <nonactive,high,auto[216:219],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[212:215],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[208:211],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[204:207],read_data> 
                                                          494          1          -    Covered              
            bin <nonactive,high,auto[200:203],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[196:199],read_data> 
                                                          403          1          -    Covered              
            bin <nonactive,high,auto[192:195],read_data> 
                                                          260          1          -    Covered              
            bin <nonactive,high,auto[188:191],read_data> 
                                                          234          1          -    Covered              
            bin <nonactive,high,auto[184:187],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[180:183],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[176:179],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[172:175],read_data> 
                                                          286          1          -    Covered              
            bin <nonactive,high,auto[168:171],read_data> 
                                                          286          1          -    Covered              
            bin <nonactive,high,auto[164:167],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[160:163],read_data> 
                                                          429          1          -    Covered              
            bin <nonactive,high,auto[156:159],read_data> 
                                                          273          1          -    Covered              
            bin <nonactive,high,auto[152:155],read_data> 
                                                          260          1          -    Covered              
            bin <nonactive,high,auto[148:151],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[144:147],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[140:143],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[136:139],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[132:135],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[128:131],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[124:127],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[120:123],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[116:119],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[112:115],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[108:111],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[104:107],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[100:103],read_data> 
                                                          468          1          -    Covered              
            bin <nonactive,high,auto[96:99],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[92:95],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[88:91],read_data> 
                                                          351          1          -    Covered              
            bin <nonactive,high,auto[84:87],read_data> 
                                                          455          1          -    Covered              
            bin <nonactive,high,auto[80:83],read_data> 
                                                          403          1          -    Covered              
            bin <nonactive,high,auto[76:79],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[72:75],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[68:71],read_data> 
                                                          208          1          -    Covered              
            bin <nonactive,high,auto[64:67],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[60:63],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[56:59],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[52:55],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[48:51],read_data> 
                                                          377          1          -    Covered              
            bin <nonactive,high,auto[44:47],read_data> 
                                                          299          1          -    Covered              
            bin <nonactive,high,auto[40:43],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[36:39],read_data> 
                                                          429          1          -    Covered              
            bin <nonactive,high,auto[32:35],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[28:31],read_data> 
                                                          325          1          -    Covered              
            bin <nonactive,high,auto[24:27],read_data> 
                                                          312          1          -    Covered              
            bin <nonactive,high,auto[20:23],read_data> 
                                                          390          1          -    Covered              
            bin <nonactive,high,auto[16:19],read_data> 
                                                          247          1          -    Covered              
            bin <nonactive,high,auto[12:15],read_data> 
                                                          481          1          -    Covered              
            bin <nonactive,high,auto[8:11],read_data> 
                                                          338          1          -    Covered              
            bin <nonactive,high,auto[4:7],read_data> 
                                                          234          1          -    Covered              
            bin <nonactive,high,auto[0:3],read_data> 
                                                          364          1          -    Covered              
            bin <nonactive,high,auto[252:255],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[248:251],read_add> 
                                                           20          1          -    Covered              
            bin <nonactive,high,auto[244:247],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[240:243],read_add> 
                                                           28          1          -    Covered              
            bin <nonactive,high,auto[236:239],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[232:235],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[228:231],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[224:227],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[220:223],read_add> 
                                                           33          1          -    Covered              
            bin <nonactive,high,auto[216:219],read_add> 
                                                           24          1          -    Covered              
            bin <nonactive,high,auto[212:215],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[208:211],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[204:207],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[200:203],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[196:199],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[192:195],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[188:191],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[184:187],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[180:183],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[176:179],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[172:175],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[168:171],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[164:167],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[160:163],read_add> 
                                                           35          1          -    Covered              
            bin <nonactive,high,auto[156:159],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[152:155],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[148:151],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[144:147],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[140:143],read_add> 
                                                           36          1          -    Covered              
            bin <nonactive,high,auto[136:139],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[132:135],read_add> 
                                                           20          1          -    Covered              
            bin <nonactive,high,auto[128:131],read_add> 
                                                           28          1          -    Covered              
            bin <nonactive,high,auto[124:127],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[120:123],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[116:119],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[112:115],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[108:111],read_add> 
                                                           30          1          -    Covered              
            bin <nonactive,high,auto[104:107],read_add> 
                                                           27          1          -    Covered              
            bin <nonactive,high,auto[100:103],read_add> 
                                                           29          1          -    Covered              
            bin <nonactive,high,auto[96:99],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[92:95],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[88:91],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[84:87],read_add> 
                                                           21          1          -    Covered              
            bin <nonactive,high,auto[80:83],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[76:79],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[72:75],read_add> 
                                                           19          1          -    Covered              
            bin <nonactive,high,auto[68:71],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[64:67],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[60:63],read_add> 
                                                           16          1          -    Covered              
            bin <nonactive,high,auto[56:59],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[52:55],read_add> 
                                                           24          1          -    Covered              
            bin <nonactive,high,auto[48:51],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[44:47],read_add> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[40:43],read_add> 
                                                           32          1          -    Covered              
            bin <nonactive,high,auto[36:39],read_add> 
                                                           17          1          -    Covered              
            bin <nonactive,high,auto[32:35],read_add> 
                                                           25          1          -    Covered              
            bin <nonactive,high,auto[28:31],read_add> 
                                                           41          1          -    Covered              
            bin <nonactive,high,auto[24:27],read_add> 
                                                           34          1          -    Covered              
            bin <nonactive,high,auto[20:23],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[16:19],read_add> 
                                                           26          1          -    Covered              
            bin <nonactive,high,auto[12:15],read_add> 
                                                           23          1          -    Covered              
            bin <nonactive,high,auto[8:11],read_add> 
                                                           31          1          -    Covered              
            bin <nonactive,high,auto[4:7],read_add> 
                                                           22          1          -    Covered              
            bin <nonactive,high,auto[0:3],read_add> 
                                                           21          1          -    Covered              
 TYPE /Wrapper_coverage/coverage/Wrapper_cg           100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       192          1          -    Covered              
        bin auto[1]                                    149861          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    140052          1          -    Covered              
        bin auto[1]                                     10001          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     78503          1          -    Covered              
        bin auto[1]                                     71550          1          -    Covered              
    Coverpoint MISO_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    147492          1          -    Covered              
        bin auto[1]                                      2548          1          -    Covered              
    Coverpoint operation_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin WRITE_add                                   43758          1          -    Covered              
        bin WRITE_data                                  42783          1          -    Covered              
        bin READ_add                                    21762          1          -    Covered              
        bin READ_data                                   41750          1          -    Covered              
        illegal_bin Invalid_op                              0                     -    ZERO                 
    Cross READ_op                                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <READ_data,auto[1]>                      2548          1          -    Covered              
            bin <READ_data,auto[0]>                     39189          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin not_read2                        21762                     -    Occurred             
            ignore_bin not_read1                        42783                     -    Occurred             
            ignore_bin not_read0                        43758                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/sequences/Wrapper_main_seq/body/#ublk#146550787#35/immed__38
                     Wrapper_seq.sv(38)                 0          1

Total Coverage By Instance (filtered view): 80.10%

