a 3-input Not-AND (or NAND) gate
.cell NAND3
.inputs C B A
.outputs Y
pmos C Y vdd vdd 1 1 1
pmos B Y vdd vdd 1 2 1
pmos A Y vdd vdd 1 3 1
nmos A Y 2 gnd 1 1 -1
nmos B 2 4 gnd 2 1 -2
nmos C 4 gnd gnd 3 1 -3
.end
