<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p952" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_952{left:442px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_952{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_952{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_952{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_952{left:359px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_952{left:69px;bottom:949px;letter-spacing:0.13px;}
#t7_952{left:69px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t8_952{left:69px;bottom:907px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t9_952{left:69px;bottom:891px;letter-spacing:-0.13px;}
#ta_952{left:101px;bottom:897px;}
#tb_952{left:116px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tc_952{left:69px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_952{left:69px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_952{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_952{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tg_952{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_952{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_952{left:69px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_952{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tk_952{left:69px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tl_952{left:69px;bottom:704px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_952{left:69px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tn_952{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#to_952{left:69px;bottom:648px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_952{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_952{left:69px;bottom:608px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tr_952{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_952{left:69px;bottom:568px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_952{left:69px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_952{left:69px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_952{left:149px;bottom:535px;letter-spacing:-0.15px;}
#tw_952{left:204px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_952{left:69px;bottom:495px;letter-spacing:0.13px;}
#ty_952{left:69px;bottom:470px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tz_952{left:90px;bottom:452px;letter-spacing:-0.12px;}
#t10_952{left:377px;bottom:452px;}
#t11_952{left:388px;bottom:452px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_952{left:90px;bottom:434px;letter-spacing:-0.12px;}
#t13_952{left:90px;bottom:415px;letter-spacing:-0.12px;}
#t14_952{left:410px;bottom:415px;}
#t15_952{left:421px;bottom:415px;letter-spacing:-0.12px;}
#t16_952{left:69px;bottom:379px;letter-spacing:-0.14px;}
#t17_952{left:90px;bottom:360px;letter-spacing:-0.11px;}
#t18_952{left:381px;bottom:360px;}
#t19_952{left:392px;bottom:360px;letter-spacing:-0.11px;}
#t1a_952{left:90px;bottom:342px;letter-spacing:-0.12px;}
#t1b_952{left:90px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_952{left:446px;bottom:324px;}
#t1d_952{left:457px;bottom:324px;letter-spacing:-0.12px;}
#t1e_952{left:69px;bottom:287px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1f_952{left:90px;bottom:269px;letter-spacing:-0.12px;}
#t1g_952{left:90px;bottom:250px;letter-spacing:-0.12px;}
#t1h_952{left:90px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1i_952{left:90px;bottom:214px;letter-spacing:-0.13px;}
#t1j_952{left:85px;bottom:1065px;letter-spacing:-0.15px;}
#t1k_952{left:158px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1l_952{left:282px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1m_952{left:427px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1n_952{left:583px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1o_952{left:739px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1p_952{left:100px;bottom:1040px;}
#t1q_952{left:181px;bottom:1040px;letter-spacing:-0.18px;}
#t1r_952{left:266px;bottom:1040px;letter-spacing:-0.12px;}
#t1s_952{left:418px;bottom:1040px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_952{left:604px;bottom:1040px;letter-spacing:-0.13px;}
#t1u_952{left:760px;bottom:1040px;letter-spacing:-0.12px;}
#t1v_952{left:100px;bottom:1016px;}
#t1w_952{left:181px;bottom:1016px;letter-spacing:-0.17px;}
#t1x_952{left:271px;bottom:1016px;letter-spacing:-0.13px;}
#t1y_952{left:424px;bottom:1016px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_952{left:574px;bottom:1016px;letter-spacing:-0.12px;}
#t20_952{left:760px;bottom:1016px;letter-spacing:-0.12px;}
#t21_952{left:100px;bottom:991px;}
#t22_952{left:166px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t23_952{left:271px;bottom:991px;letter-spacing:-0.12px;}
#t24_952{left:420px;bottom:991px;letter-spacing:-0.12px;}
#t25_952{left:574px;bottom:991px;letter-spacing:-0.12px;}
#t26_952{left:760px;bottom:991px;letter-spacing:-0.12px;}

.s1_952{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_952{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_952{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_952{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_952{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_952{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_952{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_952{font-size:14px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts952" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg952Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg952" style="-webkit-user-select: none;"><object width="935" height="1210" data="952/952.svg" type="image/svg+xml" id="pdf952" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_952" class="t s1_952">PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t2_952" class="t s2_952">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_952" class="t s1_952">4-218 </span><span id="t4_952" class="t s1_952">Vol. 2B </span>
<span id="t5_952" class="t s3_952">Instruction Operand Encoding </span>
<span id="t6_952" class="t s3_952">Description </span>
<span id="t7_952" class="t s4_952">Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destina- </span>
<span id="t8_952" class="t s4_952">tion operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the </span>
<span id="t9_952" class="t s4_952">Intel </span>
<span id="ta_952" class="t s5_952">® </span>
<span id="tb_952" class="t s4_952">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. </span>
<span id="tc_952" class="t s4_952">Overflow is handled with unsigned saturation, as described in the following paragraphs. </span>
<span id="td_952" class="t s4_952">(V)PADDUSB performs a SIMD add of the packed unsigned integers with saturation from the first source operand </span>
<span id="te_952" class="t s4_952">and second source operand and stores the packed integer results in the destination operand. When an individual </span>
<span id="tf_952" class="t s4_952">byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH </span>
<span id="tg_952" class="t s4_952">is written to the destination operand. </span>
<span id="th_952" class="t s4_952">(V)PADDUSW performs a SIMD add of the packed unsigned word integers with saturation from the first source </span>
<span id="ti_952" class="t s4_952">operand and second source operand and stores the packed integer results in the destination operand. When an </span>
<span id="tj_952" class="t s4_952">individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated </span>
<span id="tk_952" class="t s4_952">value of FFFFH is written to the destination operand. </span>
<span id="tl_952" class="t s4_952">EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an </span>
<span id="tm_952" class="t s4_952">ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination is an ZMM/YMM/XMM register. </span>
<span id="tn_952" class="t s4_952">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="to_952" class="t s4_952">or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tp_952" class="t s4_952">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="tq_952" class="t s4_952">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tr_952" class="t s4_952">the corresponding destination register destination are zeroed. </span>
<span id="ts_952" class="t s4_952">128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM </span>
<span id="tt_952" class="t s4_952">register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the </span>
<span id="tu_952" class="t s4_952">upper bits (</span><span id="tv_952" class="t s6_952">MAXVL-1</span><span id="tw_952" class="t s4_952">:128) of the corresponding register destination are unmodified. </span>
<span id="tx_952" class="t s3_952">Operation </span>
<span id="ty_952" class="t s7_952">PADDUSB (With 64-bit Operands) </span>
<span id="tz_952" class="t s6_952">DEST[7:0] := SaturateToUnsignedByte(DEST[7:0] </span><span id="t10_952" class="t s8_952">+ </span><span id="t11_952" class="t s6_952">SRC (7:0] ); </span>
<span id="t12_952" class="t s6_952">(* Repeat add operation for 2nd through 7th bytes *) </span>
<span id="t13_952" class="t s6_952">DEST[63:56] := SaturateToUnsignedByte(DEST[63:56] </span><span id="t14_952" class="t s8_952">+ </span><span id="t15_952" class="t s6_952">SRC[63:56] </span>
<span id="t16_952" class="t s7_952">PADDUSB (With 128-bit Operands) </span>
<span id="t17_952" class="t s6_952">DEST[7:0] := SaturateToUnsignedByte (DEST[7:0] </span><span id="t18_952" class="t s8_952">+ </span><span id="t19_952" class="t s6_952">SRC[7:0]); </span>
<span id="t1a_952" class="t s6_952">(* Repeat add operation for 2nd through 14th bytes *) </span>
<span id="t1b_952" class="t s6_952">DEST[127:120] := SaturateToUnSignedByte (DEST[127:120] </span><span id="t1c_952" class="t s8_952">+ </span><span id="t1d_952" class="t s6_952">SRC[127:120]); </span>
<span id="t1e_952" class="t s7_952">VPADDUSB (VEX.128 Encoded Version) </span>
<span id="t1f_952" class="t s6_952">DEST[7:0] := SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]); </span>
<span id="t1g_952" class="t s6_952">(* Repeat subtract operation for 2nd through 14th bytes *) </span>
<span id="t1h_952" class="t s6_952">DEST[127:120] := SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]); </span>
<span id="t1i_952" class="t s6_952">DEST[MAXVL-1:128] := 0 </span>
<span id="t1j_952" class="t s7_952">Op/En </span><span id="t1k_952" class="t s7_952">Tuple Type </span><span id="t1l_952" class="t s7_952">Operand 1 </span><span id="t1m_952" class="t s7_952">Operand 2 </span><span id="t1n_952" class="t s7_952">Operand 3 </span><span id="t1o_952" class="t s7_952">Operand 4 </span>
<span id="t1p_952" class="t s6_952">A </span><span id="t1q_952" class="t s6_952">N/A </span><span id="t1r_952" class="t s6_952">ModRM:reg (r, w) </span><span id="t1s_952" class="t s6_952">ModRM:r/m (r) </span><span id="t1t_952" class="t s6_952">N/A </span><span id="t1u_952" class="t s6_952">N/A </span>
<span id="t1v_952" class="t s6_952">B </span><span id="t1w_952" class="t s6_952">N/A </span><span id="t1x_952" class="t s6_952">ModRM:reg (w) </span><span id="t1y_952" class="t s6_952">VEX.vvvv (r) </span><span id="t1z_952" class="t s6_952">ModRM:r/m (r) </span><span id="t20_952" class="t s6_952">N/A </span>
<span id="t21_952" class="t s6_952">C </span><span id="t22_952" class="t s6_952">Full Mem </span><span id="t23_952" class="t s6_952">ModRM:reg (w) </span><span id="t24_952" class="t s6_952">EVEX.vvvv (r) </span><span id="t25_952" class="t s6_952">ModRM:r/m (r) </span><span id="t26_952" class="t s6_952">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
