/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* Copywight (C) 2012-2019 AWM Wimited (ow its affiwiates). */

#ifndef __CC_CWYS_KEWNEW_H__
#define __CC_CWYS_KEWNEW_H__

// --------------------------------------
// BWOCK: DSCWPTW
// --------------------------------------
#define CC_DSCWPTW_COMPWETION_COUNTEW_WEG_OFFSET	0xE00UW
#define CC_DSCWPTW_COMPWETION_COUNTEW_COMPWETION_COUNTEW_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_COMPWETION_COUNTEW_COMPWETION_COUNTEW_BIT_SIZE	0x6UW
#define CC_DSCWPTW_COMPWETION_COUNTEW_OVEWFWOW_COUNTEW_BIT_SHIFT	0x6UW
#define CC_DSCWPTW_COMPWETION_COUNTEW_OVEWFWOW_COUNTEW_BIT_SIZE	0x1UW
#define CC_DSCWPTW_SW_WESET_WEG_OFFSET	0xE40UW
#define CC_DSCWPTW_SW_WESET_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_SW_WESET_VAWUE_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_WEG_OFFSET	0xE60UW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_NUM_OF_DSCWPTW_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_NUM_OF_DSCWPTW_BIT_SIZE	0xAUW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_DSCWPTW_SWAM_SIZE_BIT_SHIFT	0xAUW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_DSCWPTW_SWAM_SIZE_BIT_SIZE	0xCUW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_SWAM_SIZE_BIT_SHIFT	0x16UW
#define CC_DSCWPTW_QUEUE_SWAM_SIZE_SWAM_SIZE_BIT_SIZE	0x3UW
#define CC_DSCWPTW_SINGWE_ADDW_EN_WEG_OFFSET	0xE64UW
#define CC_DSCWPTW_SINGWE_ADDW_EN_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_SINGWE_ADDW_EN_VAWUE_BIT_SIZE	0x1UW
#define CC_DSCWPTW_MEASUWE_CNTW_WEG_OFFSET	0xE68UW
#define CC_DSCWPTW_MEASUWE_CNTW_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_MEASUWE_CNTW_VAWUE_BIT_SIZE	0x20UW
#define CC_DSCWPTW_QUEUE_WOWD0_WEG_OFFSET	0xE80UW
#define CC_DSCWPTW_QUEUE_WOWD0_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD0_VAWUE_BIT_SIZE	0x20UW
#define CC_DSCWPTW_QUEUE_WOWD1_WEG_OFFSET	0xE84UW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_DMA_MODE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_DMA_MODE_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_SIZE_BIT_SHIFT	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_SIZE_BIT_SIZE	0x18UW
#define CC_DSCWPTW_QUEUE_WOWD1_NS_BIT_BIT_SHIFT	0x1AUW
#define CC_DSCWPTW_QUEUE_WOWD1_NS_BIT_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_CONST_VAWUE_BIT_SHIFT	0x1BUW
#define CC_DSCWPTW_QUEUE_WOWD1_DIN_CONST_VAWUE_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD1_NOT_WAST_BIT_SHIFT	0x1CUW
#define CC_DSCWPTW_QUEUE_WOWD1_NOT_WAST_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD1_WOCK_QUEUE_BIT_SHIFT	0x1DUW
#define CC_DSCWPTW_QUEUE_WOWD1_WOCK_QUEUE_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD1_NOT_USED_BIT_SHIFT	0x1EUW
#define CC_DSCWPTW_QUEUE_WOWD1_NOT_USED_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD2_WEG_OFFSET	0xE88UW
#define CC_DSCWPTW_QUEUE_WOWD2_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD2_VAWUE_BIT_SIZE	0x20UW
#define CC_DSCWPTW_QUEUE_WOWD3_WEG_OFFSET	0xE8CUW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_DMA_MODE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_DMA_MODE_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_SIZE_BIT_SHIFT	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_SIZE_BIT_SIZE	0x18UW
#define CC_DSCWPTW_QUEUE_WOWD3_NS_BIT_BIT_SHIFT	0x1AUW
#define CC_DSCWPTW_QUEUE_WOWD3_NS_BIT_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_WAST_IND_BIT_SHIFT	0x1BUW
#define CC_DSCWPTW_QUEUE_WOWD3_DOUT_WAST_IND_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD3_HASH_XOW_BIT_BIT_SHIFT	0x1DUW
#define CC_DSCWPTW_QUEUE_WOWD3_HASH_XOW_BIT_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD3_NOT_USED_BIT_SHIFT	0x1EUW
#define CC_DSCWPTW_QUEUE_WOWD3_NOT_USED_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD3_QUEUE_WAST_IND_BIT_SHIFT	0x1FUW
#define CC_DSCWPTW_QUEUE_WOWD3_QUEUE_WAST_IND_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_WEG_OFFSET	0xE90UW
#define CC_DSCWPTW_QUEUE_WOWD4_DATA_FWOW_MODE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD4_DATA_FWOW_MODE_BIT_SIZE	0x6UW
#define CC_DSCWPTW_QUEUE_WOWD4_AES_SEW_N_HASH_BIT_SHIFT	0x6UW
#define CC_DSCWPTW_QUEUE_WOWD4_AES_SEW_N_HASH_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_AES_XOW_CWYPTO_KEY_BIT_SHIFT	0x7UW
#define CC_DSCWPTW_QUEUE_WOWD4_AES_XOW_CWYPTO_KEY_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_ACK_NEEDED_BIT_SHIFT	0x8UW
#define CC_DSCWPTW_QUEUE_WOWD4_ACK_NEEDED_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_MODE_BIT_SHIFT	0xAUW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_MODE_BIT_SIZE	0x4UW
#define CC_DSCWPTW_QUEUE_WOWD4_CMAC_SIZE0_BIT_SHIFT	0xEUW
#define CC_DSCWPTW_QUEUE_WOWD4_CMAC_SIZE0_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_DO_BIT_SHIFT	0xFUW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_DO_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF0_BIT_SHIFT	0x11UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF0_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF1_BIT_SHIFT	0x13UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF1_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF2_BIT_SHIFT	0x14UW
#define CC_DSCWPTW_QUEUE_WOWD4_CIPHEW_CONF2_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD4_KEY_SIZE_BIT_SHIFT	0x16UW
#define CC_DSCWPTW_QUEUE_WOWD4_KEY_SIZE_BIT_SIZE	0x2UW
#define CC_DSCWPTW_QUEUE_WOWD4_SETUP_OPEWATION_BIT_SHIFT	0x18UW
#define CC_DSCWPTW_QUEUE_WOWD4_SETUP_OPEWATION_BIT_SIZE	0x4UW
#define CC_DSCWPTW_QUEUE_WOWD4_DIN_SWAM_ENDIANNESS_BIT_SHIFT	0x1CUW
#define CC_DSCWPTW_QUEUE_WOWD4_DIN_SWAM_ENDIANNESS_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_DOUT_SWAM_ENDIANNESS_BIT_SHIFT	0x1DUW
#define CC_DSCWPTW_QUEUE_WOWD4_DOUT_SWAM_ENDIANNESS_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_WOWD_SWAP_BIT_SHIFT	0x1EUW
#define CC_DSCWPTW_QUEUE_WOWD4_WOWD_SWAP_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD4_BYTES_SWAP_BIT_SHIFT	0x1FUW
#define CC_DSCWPTW_QUEUE_WOWD4_BYTES_SWAP_BIT_SIZE	0x1UW
#define CC_DSCWPTW_QUEUE_WOWD5_WEG_OFFSET	0xE94UW
#define CC_DSCWPTW_QUEUE_WOWD5_DIN_ADDW_HIGH_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WOWD5_DIN_ADDW_HIGH_BIT_SIZE	0x10UW
#define CC_DSCWPTW_QUEUE_WOWD5_DOUT_ADDW_HIGH_BIT_SHIFT	0x10UW
#define CC_DSCWPTW_QUEUE_WOWD5_DOUT_ADDW_HIGH_BIT_SIZE	0x10UW
#define CC_DSCWPTW_QUEUE_WATEWMAWK_WEG_OFFSET	0xE98UW
#define CC_DSCWPTW_QUEUE_WATEWMAWK_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_WATEWMAWK_VAWUE_BIT_SIZE	0xAUW
#define CC_DSCWPTW_QUEUE_CONTENT_WEG_OFFSET	0xE9CUW
#define CC_DSCWPTW_QUEUE_CONTENT_VAWUE_BIT_SHIFT	0x0UW
#define CC_DSCWPTW_QUEUE_CONTENT_VAWUE_BIT_SIZE	0xAUW
// --------------------------------------
// BWOCK: AXI_P
// --------------------------------------
#define CC_AXIM_MON_INFWIGHT_WEG_OFFSET	0xB00UW
#define CC_AXIM_MON_INFWIGHT_VAWUE_BIT_SHIFT	0x0UW
#define CC_AXIM_MON_INFWIGHT_VAWUE_BIT_SIZE	0x8UW
#define CC_AXIM_MON_INFWIGHTWAST_WEG_OFFSET	0xB40UW
#define CC_AXIM_MON_INFWIGHTWAST_VAWUE_BIT_SHIFT	0x0UW
#define CC_AXIM_MON_INFWIGHTWAST_VAWUE_BIT_SIZE	0x8UW
#define CC_AXIM_MON_COMP_WEG_OFFSET	0xB80UW
#define CC_AXIM_MON_COMP8_WEG_OFFSET	0xBA0UW
#define CC_AXIM_MON_COMP_VAWUE_BIT_SHIFT	0x0UW
#define CC_AXIM_MON_COMP_VAWUE_BIT_SIZE	0x10UW
#define CC_AXIM_MON_EWW_WEG_OFFSET	0xBC4UW
#define CC_AXIM_MON_EWW_BWESP_BIT_SHIFT	0x0UW
#define CC_AXIM_MON_EWW_BWESP_BIT_SIZE	0x2UW
#define CC_AXIM_MON_EWW_BID_BIT_SHIFT	0x2UW
#define CC_AXIM_MON_EWW_BID_BIT_SIZE	0x4UW
#define CC_AXIM_MON_EWW_WWESP_BIT_SHIFT	0x10UW
#define CC_AXIM_MON_EWW_WWESP_BIT_SIZE	0x2UW
#define CC_AXIM_MON_EWW_WID_BIT_SHIFT	0x12UW
#define CC_AXIM_MON_EWW_WID_BIT_SIZE	0x4UW
#define CC_AXIM_CFG_WEG_OFFSET	0xBE8UW
#define CC_AXIM_CFG_BWESPMASK_BIT_SHIFT	0x4UW
#define CC_AXIM_CFG_BWESPMASK_BIT_SIZE	0x1UW
#define CC_AXIM_CFG_WWESPMASK_BIT_SHIFT	0x5UW
#define CC_AXIM_CFG_WWESPMASK_BIT_SIZE	0x1UW
#define CC_AXIM_CFG_INFWTMASK_BIT_SHIFT	0x6UW
#define CC_AXIM_CFG_INFWTMASK_BIT_SIZE	0x1UW
#define CC_AXIM_CFG_COMPMASK_BIT_SHIFT	0x7UW
#define CC_AXIM_CFG_COMPMASK_BIT_SIZE	0x1UW
#define CC_AXIM_ACE_CONST_WEG_OFFSET	0xBECUW
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT	0x0UW
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE	0x2UW
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT	0x2UW
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE	0x2UW
#define CC_AXIM_ACE_CONST_AWBAW_BIT_SHIFT	0x4UW
#define CC_AXIM_ACE_CONST_AWBAW_BIT_SIZE	0x2UW
#define CC_AXIM_ACE_CONST_AWBAW_BIT_SHIFT	0x6UW
#define CC_AXIM_ACE_CONST_AWBAW_BIT_SIZE	0x2UW
#define CC_AXIM_ACE_CONST_AWSNOOP_BIT_SHIFT	0x8UW
#define CC_AXIM_ACE_CONST_AWSNOOP_BIT_SIZE	0x4UW
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_AWIGNED_BIT_SHIFT	0xCUW
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_AWIGNED_BIT_SIZE	0x3UW
#define CC_AXIM_ACE_CONST_AWSNOOP_AWIGNED_BIT_SHIFT	0xFUW
#define CC_AXIM_ACE_CONST_AWSNOOP_AWIGNED_BIT_SIZE	0x3UW
#define CC_AXIM_ACE_CONST_AWADDW_NOT_MASKED_BIT_SHIFT	0x12UW
#define CC_AXIM_ACE_CONST_AWADDW_NOT_MASKED_BIT_SIZE	0x7UW
#define CC_AXIM_ACE_CONST_AWWEN_VAW_BIT_SHIFT	0x19UW
#define CC_AXIM_ACE_CONST_AWWEN_VAW_BIT_SIZE	0x4UW
#define CC_AXIM_CACHE_PAWAMS_WEG_OFFSET	0xBF0UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_WAST_BIT_SHIFT	0x0UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_WAST_BIT_SIZE	0x4UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_BIT_SHIFT	0x4UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_BIT_SIZE	0x4UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_BIT_SHIFT	0x8UW
#define CC_AXIM_CACHE_PAWAMS_AWCACHE_BIT_SIZE	0x4UW
#endif	// __CC_CWYS_KEWNEW_H__
