$date
	Thu May 13 17:07:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench3 $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#11
1$
0!
0"
0#
#41
0$
1#
#51
1"
0#
#61
1#
#71
1$
1!
0"
0#
#81
1#
#91
0$
1"
0#
#101
1#
#105
