0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/vitastest/20240625_stepmotor_driver/20240625_stepmotor_driver.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/vitastest/20240625_stepmotor_driver/20240625_stepmotor_driver.srcs/sim_1/new/tbtbtb.sv,1719361552,systemVerilog,,,,tbtbtb,,uvm,,,,,,
D:/FPGA_RISC/vitastest/20240625_stepmotor_driver/20240625_stepmotor_driver.srcs/sources_1/new/stepDrv.v,1719361719,verilog,,,,stepDrv,,uvm,,,,,,
