   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f10x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	SystemInit
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB27:
  26              		.file 1 "Libraries/CMSIS/Core/CM3/system_stm32f10x.c"
   1:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
   2:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   ******************************************************************************
   3:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @version V3.1.2
   6:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @date    09/28/2009
   7:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   ******************************************************************************  
   9:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *
  10:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *
  17:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  18:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   ******************************************************************************
  19:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  20:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  21:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup CMSIS
  22:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  23:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  24:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  25:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  26:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  27:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */  
  28:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
  29:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  30:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  31:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  32:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  33:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #include "stm32f10x.h"
  34:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  35:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
  36:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
  37:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  38:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  39:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  40:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  41:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  42:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  43:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
  44:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
  45:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  46:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  47:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  48:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  49:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  50:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  51:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  52:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  53:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    
  54:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    IMPORTANT NOTE:
  55:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    ============== 
  56:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  57:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  58:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  59:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       maximum frequency.
  60:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
  61:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  62:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     source.
  63:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  64:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  65:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
  66:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****           used to drive the System clock. If MOD_MTHOMAS_STMLIB is defined 
  67:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****           HSE_Value 8000000 (8MHz) and 400000 (4MHz) is taken into account.
  68:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
  69:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****           the System clock.
  70:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
  71:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     */
  72:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  73:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifndef MOD_MTHOMAS_STMLIB
  74:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_Value */
  75:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */
  76:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
  77:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
  78:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
  79:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
  80:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
  81:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  82:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
  83:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density devices) as data memory  */ 
  84:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_HD
  85:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
  86:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_HD */
  87:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  88:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
  89:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
  90:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  91:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  92:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
  93:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
  94:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  95:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  96:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
  97:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
  98:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
  99:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 100:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 101:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
 102:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 103:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 104:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*******************************************************************************
 105:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** *  Clock Definitions
 106:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** *******************************************************************************/
 107:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 108:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Cor
 109:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_HSE;        /*!< System clock               
 110:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_HSE;        /*!< AHB System bus speed       
 111:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = SYSCLK_FREQ_HSE;        /*!< APB Peripheral bus 1 (low) 
 112:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_HSE;        /*!< APB Peripheral bus 2 (high)
 113:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 114:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_24MHz;      /*!< System Clock Frequency (Cor
 115:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_24MHz;      /*!< System clock               
 116:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_24MHz;      /*!< AHB System bus speed       
 117:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = SYSCLK_FREQ_24MHz;      /*!< APB Peripheral bus 1 (low) 
 118:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_24MHz;      /*!< APB Peripheral bus 2 (high)
 119:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 120:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_36MHz;      /*!< System Clock Frequency (Cor
 121:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_36MHz;      /*!< System clock               
 122:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_36MHz;      /*!< AHB System bus speed       
 123:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = SYSCLK_FREQ_36MHz;      /*!< APB Peripheral bus 1 (low) 
 124:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_36MHz;      /*!< APB Peripheral bus 2 (high)
 125:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 126:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_48MHz;      /*!< System Clock Frequency (Cor
 127:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_48MHz;      /*!< System clock               
 128:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_48MHz;      /*!< AHB System bus speed       
 129:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = (SYSCLK_FREQ_48MHz/2);  /*!< APB Peripheral bus 1 (low) 
 130:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_48MHz;      /*!< APB Peripheral bus 2 (high)
 131:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 132:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_56MHz;      /*!< System Clock Frequency (Cor
 133:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_56MHz;      /*!< System clock               
 134:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_56MHz;      /*!< AHB System bus speed       
 135:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = (SYSCLK_FREQ_56MHz/2);  /*!< APB Peripheral bus 1 (low) 
 136:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_56MHz;      /*!< APB Peripheral bus 2 (high)
 137:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 138:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = SYSCLK_FREQ_72MHz;      /*!< System Clock Frequency (Cor
 139:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = SYSCLK_FREQ_72MHz;      /*!< System clock               
 140:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = SYSCLK_FREQ_72MHz;      /*!< AHB System bus speed       
 141:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = (SYSCLK_FREQ_72MHz/2);  /*!< APB Peripheral bus 1 (low) 
 142:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = SYSCLK_FREQ_72MHz;      /*!< APB Peripheral bus 2 (high)
 143:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 144:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency         = HSI_Value;              /*!< System Clock Frequency (Cor
 145:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_SysClk  = HSI_Value;              /*!< System clock               
 146:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_AHBClk  = HSI_Value;              /*!< AHB System bus speed       
 147:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB1Clk = HSI_Value;              /*!< APB Peripheral bus 1 (low) 
 148:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   const uint32_t SystemFrequency_APB2Clk = HSI_Value;              /*!< APB Peripheral bus 2 (high)
 149:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
 150:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 151:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 152:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
 153:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 154:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 155:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 156:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
 157:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 158:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 159:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClock(void);
 160:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 161:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 162:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 163:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 164:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 165:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 166:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 167:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 168:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 169:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 170:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 171:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 172:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 173:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
 174:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 175:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 176:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @}
 177:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 178:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 179:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 180:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @{
 181:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 182:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 183:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 184:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 185:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variabl
 186:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 187:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 188:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 189:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 190:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** void SystemInit (void)
 191:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
  27              		.loc 1 191 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 30B4     		push	{r4, r5}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 5, -4
  37              	.LBB8:
  38              	.LBB9:
  39              	.LBB10:
 192:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 193:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Set HSION bit */
 194:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
 195:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 196:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 197:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifndef STM32F10X_CL
 198:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 199:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 200:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 201:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 202:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 203:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 204:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 205:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 206:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 207:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 208:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 209:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 210:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 211:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 212:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifndef STM32F10X_CL
 213:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 214:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 215:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 216:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 217:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 218:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 219:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 220:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 221:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 222:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset CFGR2 register */
 223:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 224:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 225:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 226:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 227:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 228:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClock();
 229:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 230:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 231:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 232:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 233:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 234:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 235:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 236:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 237:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClock(void)
 238:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 239:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 240:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockToHSE();
 241:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 242:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockTo24();
 243:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 244:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockTo36();
 245:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 246:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockTo48();
 247:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 248:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockTo56();  
 249:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 250:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   SetSysClockTo72();
 251:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
 252:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 253:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 254:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     source (default after reset) */ 
 255:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 256:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 257:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 258:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 259:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          before jump to __main
 260:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 261:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 262:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */ 
 263:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 264:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 265:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 266:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 267:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *         This function configures the external SRAM mounted on STM3210E-EVAL
 268:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 269:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *         data memory (including heap and stack).
 270:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 271:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 272:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */ 
 273:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 274:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 275:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 276:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 277:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 278:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable FSMC clock */
 279:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 280:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 281:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 282:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 283:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 284:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 285:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 286:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 287:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 288:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 289:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 290:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 291:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 292:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 293:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 294:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 295:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 296:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 297:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 298:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 299:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 300:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 301:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    
 302:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 303:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 304:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 305:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 306:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 307:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 308:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 309:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 310:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 311:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 312:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 313:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers.
 314:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 315:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 316:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 317:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 318:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 319:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 320:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 321:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 322:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 323:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 324:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 325:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 326:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 327:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 328:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 329:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 330:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 331:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 332:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 333:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 334:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 335:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 336:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 337:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 338:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 339:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 340:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 341:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 342:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 343:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 344:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 345:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 346:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 347:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 0 wait state */
 348:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 349:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 350:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifndef STM32F10X_CL
 351:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 352:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 353:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     if (HSE_Value <= 24000000)
 354:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	{
 355:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 356:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	}
 357:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	else
 358:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	{
 359:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 360:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	}
 361:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 362:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 363:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 364:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 365:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 366:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 367:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 368:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 369:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 370:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 371:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 372:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select HSE as system clock source */
 373:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 374:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 375:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 376:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 377:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 378:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 379:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 380:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 381:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 382:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 383:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */    
 384:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 385:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Go to infinite loop */
 386:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while (1)
 387:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 388:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 389:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 390:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 391:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 392:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 393:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 394:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers.
 395:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 396:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 397:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 398:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 399:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockTo24(void)
 400:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 401:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 402:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 403:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 404:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 405:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 406:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 407:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 408:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 409:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 410:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 411:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 412:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 413:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 414:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 415:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 416:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 417:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 418:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 419:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 420:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 421:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 422:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 423:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 424:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 425:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 426:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 427:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 428:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 0 wait state */
 429:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 430:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 431:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 432:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 433:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 434:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 435:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 436:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 437:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 438:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 439:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 440:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 441:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_CL
 442:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 443:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 444:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 445:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 446:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 447:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 448:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 449:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 450:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 451:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 452:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 453:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 454:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 455:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL2 */
 456:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 457:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 458:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 459:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 460:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }   
 461:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 462:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef MOD_MTHOMAS_STMLIB
 463:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 464:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#if (HSE_VALUE == 4000000UL)
 465:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		/*  PLL configuration:  = (HSE / 1) * 6 = 24 MHz */
 466:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 467:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#elif (HSE_VALUE == 8000000UL)
 468:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		/*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 469:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 470:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#else 
 471:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		#error "unhandled HSE_VALUE"
 472:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#endif
 473:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 474:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 475:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 476:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 477:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* MOD_MTHOMAS_STMLIB */
 478:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 479:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 480:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL */
 481:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 482:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 483:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is ready */
 484:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 485:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 486:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 487:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 488:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select PLL as system clock source */
 489:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 490:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 491:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 492:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 493:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 494:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 495:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 496:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 497:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 498:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 499:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */    
 500:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 501:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Go to infinite loop */
 502:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while (1)
 503:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 504:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 505:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } 
 506:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 507:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 508:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 509:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 510:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers. 
 511:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 512:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 513:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 514:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 515:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockTo36(void)
 516:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 517:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 518:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 519:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 520:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 521:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 522:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 523:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 524:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 525:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 526:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 527:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 528:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 529:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 530:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 531:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 532:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 533:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 534:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 535:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 536:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 537:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 538:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 539:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 540:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 541:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 542:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 543:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 544:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 1 wait state */
 545:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 546:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 547:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 548:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 551:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 554:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 557:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_CL
 558:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 559:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 560:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 561:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 562:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 563:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 564:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 565:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 566:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 567:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         
 568:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 569:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 570:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 571:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 572:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 573:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL2 */
 574:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 575:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 576:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 577:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 578:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 579:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 580:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 581:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef MOD_MTHOMAS_STMLIB
 582:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 583:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#if (HSE_VALUE == 4000000UL)
 584:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		/*  PLL configuration:  = (HSE / 1) * 9 = 36 MHz */
 585:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 586:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#elif (HSE_VALUE == 8000000UL)
 587:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		/*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 588:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 589:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#else 
 590:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 		#error "unhandled HSE_VALUE"
 591:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 	#endif
 592:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 593:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 594:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 595:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 596:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* MOD_MTHOMAS_STMLIB */
 597:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 598:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 599:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL */
 600:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 601:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 602:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is ready */
 603:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 604:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 605:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 606:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 607:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select PLL as system clock source */
 608:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 609:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 610:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 611:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 612:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 613:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 614:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 615:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 616:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 617:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 618:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */    
 619:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 620:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Go to infinite loop */
 621:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while (1)
 622:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 623:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 624:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } 
 625:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 626:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 627:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 628:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 629:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers. 
 630:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 631:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 632:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 633:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 634:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockTo48(void)
 635:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 636:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 637:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 638:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 639:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 640:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 641:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 642:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 643:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 644:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 645:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 646:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 647:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 648:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 649:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 650:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 651:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 652:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 653:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 654:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 655:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 656:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 657:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 658:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 659:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 660:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 661:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 662:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 663:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 1 wait state */
 664:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 665:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 666:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 667:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 668:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 669:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 670:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 671:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 672:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 673:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK/2 */
 674:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 675:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 676:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_CL
 677:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 678:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 679:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 680:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         
 681:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 682:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 683:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 684:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 685:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 686:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL2 */
 687:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 688:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 689:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 690:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 691:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 692:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 693:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    
 694:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 695:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 696:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 697:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 698:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
 699:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef MOD_MTHOMAS_STMLIB
 700:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif (HSE_VALUE != 8000000UL)
 701:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #error "currently not supported"
 702:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
 703:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 704:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 705:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 706:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 707:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 708:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL */
 709:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 710:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 711:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is ready */
 712:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 713:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 714:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 715:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 716:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select PLL as system clock source */
 717:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 718:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 719:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 720:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 721:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 722:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 723:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 724:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 725:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 726:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 727:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */    
 728:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 729:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Go to infinite loop */
 730:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while (1)
 731:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 732:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 733:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } 
 734:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 735:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 736:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 737:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 738:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 739:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers. 
 740:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 741:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 742:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 743:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 744:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockTo56(void)
 745:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 746:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 747:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 748:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 749:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 750:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 751:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 752:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 753:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 754:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 755:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 756:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 757:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 758:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 759:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 760:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 761:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 762:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 763:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 764:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 765:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 766:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 767:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 768:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 769:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 770:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 771:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 772:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 773:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 2 wait state */
 774:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 775:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 776:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 777:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 778:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 779:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 780:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 781:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 782:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 783:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK/2 */
 784:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 785:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 786:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_CL
 787:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 788:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 789:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 790:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         
 791:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 792:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 793:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 794:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 795:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 796:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL2 */
 797:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 798:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 799:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 800:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 801:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 802:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 803:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    
 804:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 805:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 806:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 807:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 808:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else     
 809:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 810:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 811:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 812:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 813:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 814:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 815:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL */
 816:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 817:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 818:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is ready */
 819:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 820:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 821:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 822:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 823:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select PLL as system clock source */
 824:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 825:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 826:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 827:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 828:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 829:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 830:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 831:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 832:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 833:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 834:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */    
 835:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 836:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Go to infinite loop */
 837:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while (1)
 838:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 839:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 840:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } 
 841:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** }
 842:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 843:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 844:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** /**
 845:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 846:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   *          and PCLK1 prescalers. 
 847:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 848:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @param  None
 849:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   * @retval None
 850:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   */
 851:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** static void SetSysClockTo72(void)
 852:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** {
 853:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  40              		.loc 1 853 0
  41 0002 0024     		movs	r4, #0
  42              	.LBE10:
  43              	.LBE9:
  44              	.LBE8:
 214:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
  45              		.loc 1 214 0
  46 0004 4FF41F05 		mov	r5, #10420224
 194:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  47              		.loc 1 194 0
  48 0008 384B     		ldr	r3, .L21
 198:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
  49              		.loc 1 198 0
  50 000a 394A     		ldr	r2, .L21+4
 194:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  51              		.loc 1 194 0
  52 000c 1968     		ldr	r1, [r3]
 191:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  53              		.loc 1 191 0
  54 000e 82B0     		sub	sp, sp, #8
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 16
 194:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  57              		.loc 1 194 0
  58 0010 41F00101 		orr	r1, r1, #1
  59 0014 1960     		str	r1, [r3]
 198:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
  60              		.loc 1 198 0
  61 0016 5968     		ldr	r1, [r3, #4]
  62              	.LBB15:
  63              	.LBB13:
  64              	.LBB11:
 854:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 855:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 856:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Enable HSE */    
 857:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 858:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 859:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 860:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   do
 861:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 862:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  65              		.loc 1 862 0
  66 0018 1846     		mov	r0, r3
  67              	.LBE11:
  68              	.LBE13:
  69              	.LBE15:
 198:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
  70              		.loc 1 198 0
  71 001a 0A40     		ands	r2, r2, r1
  72 001c 5A60     		str	r2, [r3, #4]
 204:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  73              		.loc 1 204 0
  74 001e 1A68     		ldr	r2, [r3]
  75 0020 22F08472 		bic	r2, r2, #17301504
  76 0024 22F48032 		bic	r2, r2, #65536
  77 0028 1A60     		str	r2, [r3]
 207:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  78              		.loc 1 207 0
  79 002a 1A68     		ldr	r2, [r3]
  80 002c 22F48022 		bic	r2, r2, #262144
  81 0030 1A60     		str	r2, [r3]
 210:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
  82              		.loc 1 210 0
  83 0032 5A68     		ldr	r2, [r3, #4]
  84 0034 22F4FE02 		bic	r2, r2, #8323072
  85 0038 5A60     		str	r2, [r3, #4]
 214:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else
  86              		.loc 1 214 0
  87 003a 9D60     		str	r5, [r3, #8]
  88              	.LBB16:
  89              	.LBB14:
  90              	.LBB12:
 853:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
  91              		.loc 1 853 0
  92 003c 0094     		str	r4, [sp]
  93 003e 0194     		str	r4, [sp, #4]
 857:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
  94              		.loc 1 857 0
  95 0040 1A68     		ldr	r2, [r3]
  96 0042 42F48032 		orr	r2, r2, #65536
  97 0046 1A60     		str	r2, [r3]
  98 0048 03E0     		b	.L3
  99              	.L19:
 863:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 864:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 100              		.loc 1 864 0
 101 004a 009B     		ldr	r3, [sp]
 102 004c B3F5A06F 		cmp	r3, #1280
 103 0050 09D0     		beq	.L2
 104              	.L3:
 862:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 105              		.loc 1 862 0
 106 0052 0368     		ldr	r3, [r0]
 107 0054 03F40033 		and	r3, r3, #131072
 108 0058 0193     		str	r3, [sp, #4]
 863:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     StartUpCounter++;  
 109              		.loc 1 863 0
 110 005a 009B     		ldr	r3, [sp]
 111 005c 0133     		adds	r3, r3, #1
 112 005e 0093     		str	r3, [sp]
 113              		.loc 1 864 0
 114 0060 019B     		ldr	r3, [sp, #4]
 115 0062 002B     		cmp	r3, #0
 116 0064 F1D0     		beq	.L19
 117              	.L2:
 865:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 866:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 118              		.loc 1 866 0
 119 0066 214B     		ldr	r3, .L21
 120 0068 1B68     		ldr	r3, [r3]
 121 006a 13F40033 		ands	r3, r3, #131072
 867:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 868:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 122              		.loc 1 868 0
 123 006e 18BF     		it	ne
 124 0070 0123     		movne	r3, #1
 869:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }
 870:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   else
 871:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 872:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 125              		.loc 1 872 0
 126 0072 0193     		str	r3, [sp, #4]
 873:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   }  
 874:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 875:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 127              		.loc 1 875 0
 128 0074 019B     		ldr	r3, [sp, #4]
 129 0076 012B     		cmp	r3, #1
 130 0078 00D0     		beq	.L20
 131              	.L6:
 132 007a FEE7     		b	.L6
 133              	.L20:
 876:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   {
 877:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 878:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 134              		.loc 1 878 0
 135 007c 1D4A     		ldr	r2, .L21+8
 879:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 880:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Flash 2 wait state */
 881:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 882:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 883:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 884:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****  
 885:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 886:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 136              		.loc 1 886 0
 137 007e 1B4B     		ldr	r3, .L21
 878:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 138              		.loc 1 878 0
 139 0080 1068     		ldr	r0, [r2]
 887:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 888:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 889:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 890:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 891:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PCLK1 = HCLK/2 */
 892:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 893:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 894:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef STM32F10X_CL
 895:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 896:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 897:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 898:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****         
 899:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 900:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 901:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 902:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 903:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****   
 904:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL2 */
 905:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 906:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 907:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 908:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 909:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 910:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 911:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****    
 912:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
 913:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 914:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 915:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 916:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #else    
 917:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #ifdef MOD_MTHOMAS_STMLIB
 918:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #elif (HSE_VALUE != 8000000UL)
 919:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #error "currently not supported"
 920:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif
 921:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
 922:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 923:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
 924:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 925:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 926:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 927:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Enable PLL */
 928:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 929:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 930:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is ready */
 931:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 140              		.loc 1 931 0
 141 0082 1946     		mov	r1, r3
 878:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 142              		.loc 1 878 0
 143 0084 40F01000 		orr	r0, r0, #16
 144 0088 1060     		str	r0, [r2]
 881:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 145              		.loc 1 881 0
 146 008a 1068     		ldr	r0, [r2]
 147 008c 20F00300 		bic	r0, r0, #3
 148 0090 1060     		str	r0, [r2]
 882:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 149              		.loc 1 882 0
 150 0092 1068     		ldr	r0, [r2]
 151 0094 40F00200 		orr	r0, r0, #2
 152 0098 1060     		str	r0, [r2]
 886:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****       
 153              		.loc 1 886 0
 154 009a 5A68     		ldr	r2, [r3, #4]
 155 009c 5A60     		str	r2, [r3, #4]
 889:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 156              		.loc 1 889 0
 157 009e 5A68     		ldr	r2, [r3, #4]
 158 00a0 5A60     		str	r2, [r3, #4]
 892:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 159              		.loc 1 892 0
 160 00a2 5A68     		ldr	r2, [r3, #4]
 161 00a4 42F48062 		orr	r2, r2, #1024
 162 00a8 5A60     		str	r2, [r3, #4]
 922:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
 163              		.loc 1 922 0
 164 00aa 5A68     		ldr	r2, [r3, #4]
 165 00ac 22F47C12 		bic	r2, r2, #4128768
 166 00b0 5A60     		str	r2, [r3, #4]
 924:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 167              		.loc 1 924 0
 168 00b2 5A68     		ldr	r2, [r3, #4]
 169 00b4 42F4E812 		orr	r2, r2, #1900544
 170 00b8 5A60     		str	r2, [r3, #4]
 928:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 171              		.loc 1 928 0
 172 00ba 1A68     		ldr	r2, [r3]
 173 00bc 42F08072 		orr	r2, r2, #16777216
 174 00c0 1A60     		str	r2, [r3]
 175              	.L7:
 176              		.loc 1 931 0
 177 00c2 0B68     		ldr	r3, [r1]
 178 00c4 9B01     		lsls	r3, r3, #6
 179 00c6 FCD5     		bpl	.L7
 932:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     {
 933:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     }
 934:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     
 935:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Select PLL as system clock source */
 936:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 180              		.loc 1 936 0
 181 00c8 4B68     		ldr	r3, [r1, #4]
 937:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 938:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 939:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 940:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 182              		.loc 1 940 0
 183 00ca 084A     		ldr	r2, .L21
 936:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 184              		.loc 1 936 0
 185 00cc 23F00303 		bic	r3, r3, #3
 186 00d0 4B60     		str	r3, [r1, #4]
 937:Libraries/CMSIS/Core/CM3/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 187              		.loc 1 937 0
 188 00d2 4B68     		ldr	r3, [r1, #4]
 189 00d4 43F00203 		orr	r3, r3, #2
 190 00d8 4B60     		str	r3, [r1, #4]
 191              	.L8:
 192              		.loc 1 940 0
 193 00da 5368     		ldr	r3, [r2, #4]
 194 00dc 03F00C03 		and	r3, r3, #12
 195 00e0 082B     		cmp	r3, #8
 196 00e2 FAD1     		bne	.L8
 197              	.LBE12:
 198              	.LBE14:
 199              	.LBE16:
 230:Libraries/CMSIS/Core/CM3/system_stm32f10x.c **** 
 200              		.loc 1 230 0
 201 00e4 02B0     		add	sp, sp, #8
 202              	.LCFI2:
 203              		.cfi_def_cfa_offset 8
 204              		@ sp needed
 205 00e6 30BC     		pop	{r4, r5}
 206              	.LCFI3:
 207              		.cfi_restore 5
 208              		.cfi_restore 4
 209              		.cfi_def_cfa_offset 0
 210 00e8 7047     		bx	lr
 211              	.L22:
 212 00ea 00BF     		.align	2
 213              	.L21:
 214 00ec 00100240 		.word	1073876992
 215 00f0 0000FFF8 		.word	-117506048
 216 00f4 00200240 		.word	1073881088
 217              		.cfi_endproc
 218              	.LFE27:
 220              		.global	SystemFrequency_APB2Clk
 221              		.global	SystemFrequency_APB1Clk
 222              		.global	SystemFrequency_AHBClk
 223              		.global	SystemFrequency_SysClk
 224              		.global	SystemFrequency
 225              		.section	.rodata.SystemFrequency,"a",%progbits
 226              		.align	2
 229              	SystemFrequency:
 230 0000 00A24A04 		.word	72000000
 231              		.section	.rodata.SystemFrequency_AHBClk,"a",%progbits
 232              		.align	2
 235              	SystemFrequency_AHBClk:
 236 0000 00A24A04 		.word	72000000
 237              		.section	.rodata.SystemFrequency_APB1Clk,"a",%progbits
 238              		.align	2
 241              	SystemFrequency_APB1Clk:
 242 0000 00512502 		.word	36000000
 243              		.section	.rodata.SystemFrequency_APB2Clk,"a",%progbits
 244              		.align	2
 247              	SystemFrequency_APB2Clk:
 248 0000 00A24A04 		.word	72000000
 249              		.section	.rodata.SystemFrequency_SysClk,"a",%progbits
 250              		.align	2
 253              	SystemFrequency_SysClk:
 254 0000 00A24A04 		.word	72000000
 255              		.text
 256              	.Letext0:
 257              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 258              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 259              		.file 4 "Libraries/CMSIS/Core/CM3/system_stm32f10x.h"
 260              		.file 5 "Libraries/CMSIS/Core/CM3/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:16     .text.SystemInit:00000000 $t
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:24     .text.SystemInit:00000000 SystemInit
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:214    .text.SystemInit:000000ec $d
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:247    .rodata.SystemFrequency_APB2Clk:00000000 SystemFrequency_APB2Clk
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:241    .rodata.SystemFrequency_APB1Clk:00000000 SystemFrequency_APB1Clk
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:235    .rodata.SystemFrequency_AHBClk:00000000 SystemFrequency_AHBClk
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:253    .rodata.SystemFrequency_SysClk:00000000 SystemFrequency_SysClk
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:229    .rodata.SystemFrequency:00000000 SystemFrequency
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:226    .rodata.SystemFrequency:00000000 $d
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:232    .rodata.SystemFrequency_AHBClk:00000000 $d
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:238    .rodata.SystemFrequency_APB1Clk:00000000 $d
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:244    .rodata.SystemFrequency_APB2Clk:00000000 $d
C:\Users\BOBAFW~1\AppData\Local\Temp\ccmH12yR.s:250    .rodata.SystemFrequency_SysClk:00000000 $d

NO UNDEFINED SYMBOLS
