
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_1p41 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_1p41 |Circuit 2: sky130_fd_pr__res_xhigh_po_1p41 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_1p41 and sky130_fd_pr__res_xhigh_po_1p41 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt     |Circuit 2: sky130_fd_pr__pfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_5p73 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_5p73 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_5p73 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_5p73 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_5p73 |Circuit 2: sky130_fd_pr__res_xhigh_po_5p73 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_5p73 and sky130_fd_pr__res_xhigh_po_5p73 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MH3LLV in circuit inv (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_A6MZLZ in circuit inv (0)(1 instance)

Subcircuit summary:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vin                                        |vin                                        
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inv and inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_A6MZLZ in circuit tmux_2to1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MH3LLV in circuit tmux_2to1 (0)(3 instances)

Subcircuit summary:
Circuit 1: tmux_2to1                       |Circuit 2: tmux_2to1                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (3)                |sky130_fd_pr__pfet_01v8 (3)                
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tmux_2to1                       |Circuit 2: tmux_2to1                       
-------------------------------------------|-------------------------------------------
B                                          |B                                          
A                                          |A                                          
S                                          |S                                          
vdd                                        |vdd                                        
vss                                        |vss                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tmux_2to1 and tmux_2to1 are equivalent.

Subcircuit summary:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
inv (2)                                    |inv (2)                                    
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vss                                        |vss                                        
in                                         |in                                         
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes buffer and buffer are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_UKZ7C9 in circuit vbias_generation (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_ELBHUY in circuit vbias_generation (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_VTBKAA in circuit vbias_generation (0)(1 instance)

Class vbias_generation (0):  Merged 3 series devices.
Class vbias_generation (1):  Merged 3 series devices.
Subcircuit summary:
Circuit 1: vbias_generation                |Circuit 2: vbias_generation                
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_1p41 (4->1)     |sky130_fd_pr__res_xhigh_po_1p41 (4->1)     
sky130_fd_pr__nfet_01v8_lvt (1)            |sky130_fd_pr__nfet_01v8_lvt (1)            
sky130_fd_pr__pfet_01v8_lvt (1)            |sky130_fd_pr__pfet_01v8_lvt (1)            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5 **Mismatch**             |Number of nets: 4 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: vbias_generation                |Circuit 2: vbias_generation                

---------------------------------------------------------------------------------------
Net: bias_p                                |Net: bias_p                                
  sky130_fd_pr__pfet_01v8_lvt/2 = 1        |  sky130_fd_pr__pfet_01v8_lvt/2 = 1        
  sky130_fd_pr__pfet_01v8_lvt/(1|3) = 1    |  sky130_fd_pr__pfet_01v8_lvt/(1|3) = 1    
                                           |  sky130_fd_pr__res_xhigh_po_1p41/(1|2) =  
                                           |                                           
Net: XR_bias_1/R2                          |(no matching net)                          
  sky130_fd_pr__res_xhigh_po_1p41/(1|2) =  |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits vbias_generation vbias_generation
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_5p73_JT48NU in circuit res_ladder_vref (0)(10 instances)

Class res_ladder_vref (0):  Merged 2 parallel devices.
Class res_ladder_vref (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: res_ladder_vref                 |Circuit 2: res_ladder_vref                 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_5p73 (10->8)    |sky130_fd_pr__res_xhigh_po_5p73 (10->8)    
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: res_ladder_vref                 |Circuit 2: res_ladder_vref                 
-------------------------------------------|-------------------------------------------
vref                                       |vref                                       
ref6                                       |ref6                                       
ref1                                       |ref1                                       
ref4                                       |ref4                                       
ref3                                       |ref3                                       
ref2                                       |ref2                                       
ref5                                       |ref5                                       
ref0                                       |ref0                                       
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes res_ladder_vref and res_ladder_vref are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_MMMA4V in circuit comp_p (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_5VNMZ8 in circuit comp_p (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AHMAL2 in circuit comp_p (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_GUWLND in circuit comp_p (0)(1 instance)

Class comp_p (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: comp_p                          |Circuit 2: comp_p                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (6)            |sky130_fd_pr__nfet_01v8_lvt (6)            
sky130_fd_pr__pfet_01v8_lvt (11->5)        |sky130_fd_pr__pfet_01v8_lvt (11->5)        
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comp_p                          |Circuit 2: comp_p                          
-------------------------------------------|-------------------------------------------
vinp                                       |vinp                                       
vinn                                       |vinn                                       
vbias_p                                    |vbias_p                                    
vout                                       |vout                                       
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comp_p and comp_p are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_generic_m1_SPQYYJ in circuit tmux_7therm_to_3bin (0)(1 instance)

Subcircuit summary:
Circuit 1: tmux_7therm_to_3bin             |Circuit 2: tmux_7therm_to_3bin             
-------------------------------------------|-------------------------------------------
tmux_2to1 (4)                              |tmux_2to1 (4)                              
sky130_fd_pr__res_generic_m1 (1)           |sky130_fd_pr__res_generic_m1 (1)           
buffer (10)                                |buffer (10)                                
Number of devices: 15                      |Number of devices: 15                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: tmux_7therm_to_3bin             |Circuit 2: tmux_7therm_to_3bin             
-------------------------------------------|-------------------------------------------
d5                                         |d5                                         
d4                                         |d4                                         
d6                                         |d6                                         
d3                                         |d3                                         
d1                                         |d1                                         
d0                                         |d0                                         
d2                                         |d2                                         
q0                                         |q0                                         
q1                                         |q1                                         
q2                                         |q2                                         
buffer_6/out                               |(no pin, node is x6)                       
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists for tmux_7therm_to_3bin and tmux_7therm_to_3bin altered to match.
Device classes tmux_7therm_to_3bin and tmux_7therm_to_3bin are equivalent.

Subcircuit summary:
Circuit 1: flashADC_3bit                   |Circuit 2: flashADC_3bit                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_1p41 (4->1)     |sky130_fd_pr__res_xhigh_po_1p41 (4->1)     
sky130_fd_pr__nfet_01v8_lvt (1)            |sky130_fd_pr__nfet_01v8_lvt (1)            
sky130_fd_pr__pfet_01v8_lvt (1)            |sky130_fd_pr__pfet_01v8_lvt (1)            
res_ladder_vref (1)                        |res_ladder_vref (1)                        
comp_p (7)                                 |comp_p (7)                                 
tmux_7therm_to_3bin (1)                    |tmux_7therm_to_3bin (1)                    
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: flashADC_3bit                   |Circuit 2: flashADC_3bit                   
-------------------------------------------|-------------------------------------------
vin                                        |vin                                        
dout0                                      |dout0                                      
dout1                                      |dout1                                      
dout2                                      |dout2                                      
vref                                       |vref                                       
d0                                         |d0                                         
d1                                         |d1                                         
d2                                         |d2                                         
d3                                         |d3                                         
d4                                         |d4                                         
d5                                         |d5                                         
d6                                         |d6                                         
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes flashADC_3bit and flashADC_3bit are equivalent.

Cell tt_um_tinyflash_lvs (0) disconnected node: clk
Cell tt_um_tinyflash_lvs (0) disconnected node: ena
Cell tt_um_tinyflash_lvs (0) disconnected node: rst_n
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[2]
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[3]
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[4]
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[5]
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[6]
Cell tt_um_tinyflash_lvs (0) disconnected node: ua[7]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[0]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[1]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[2]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[3]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[4]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[5]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[6]
Cell tt_um_tinyflash_lvs (0) disconnected node: ui_in[7]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[0]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[1]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[2]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[3]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[4]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[5]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[6]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_in[7]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[0]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[1]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[2]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[3]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[4]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[5]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[6]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_oe[7]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[2]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[3]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[4]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[5]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[6]
Cell tt_um_tinyflash_lvs (0) disconnected node: uio_out[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: clk
Cell tt_um_3bit_flash_adc (1) disconnected node: ena
Cell tt_um_3bit_flash_adc (1) disconnected node: rst_n
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[3]
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[4]
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[5]
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[6]
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[1]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[2]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[3]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[4]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[5]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[6]
Cell tt_um_3bit_flash_adc (1) disconnected node: ui_in[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[0]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[1]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[2]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[3]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[4]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[5]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[6]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_in[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[0]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[1]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[2]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[3]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[4]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[5]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[6]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_oe[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[2]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[3]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[4]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[5]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[6]
Cell tt_um_3bit_flash_adc (1) disconnected node: uio_out[7]
Cell tt_um_3bit_flash_adc (1) disconnected node: ua[2]
Subcircuit summary:
Circuit 1: tt_um_tinyflash_lvs             |Circuit 2: tt_um_3bit_flash_adc            
-------------------------------------------|-------------------------------------------
flashADC_3bit (1)                          |flashADC_3bit (1)                          
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: tt_um_tinyflash_lvs             |Circuit 2: tt_um_3bit_flash_adc            
-------------------------------------------|-------------------------------------------
ua[0]                                      |ua[0]                                      
ua[1]                                      |ua[1]                                      
uo_out[0]                                  |uo_out[0]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
VDPWR                                      |VDPWR                                      
VGND                                       |VGND                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ua[2]                                      |ua[2]                                      
ua[3]                                      |ua[3]                                      
ua[4]                                      |ua[4]                                      
ua[5]                                      |ua[5]                                      
ua[6]                                      |ua[6]                                      
ua[7]                                      |ua[7]                                      
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
ui_in[0]                                   |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_tinyflash_lvs and tt_um_3bit_flash_adc are equivalent.

Final result: Circuits match uniquely.
.
