#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jan 09 14:03:21 2018
# Process ID: 12712
# Log file: C:/xup/embedded/lab8_part2/vivado.log
# Journal file: C:/xup/embedded/lab8_part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/embedded/lab8_part2/lab8_part2.xpr
open_bd_design {C:/xup/embedded/lab8_part2/lab8_part2.srcs/sources_1/bd/lab8_part1/lab8_part1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  C:/xup/embedded/UARTmodule2017 [current_project]
update_ip_catalog
set_property location {1 103 103} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv rose-hulman.edu:user:UARTmoduleTest2017winter:1.0 UARTmoduleTest2017winter_0
endgroup
delete_bd_objs [get_bd_cells UARTmoduleTest2017winter_0]
create_project UARTmodule2017Real C:/xup/embedded/UARTmodule2017Real -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -norecurse C:/xup/UARTmoduleTest2017/UARTmodule2017winter.v
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
import_files -norecurse C:/xup/UARTmoduleTest2017/UARTmodule2017winter.ngc
import_files -norecurse {C:/xup/UARTmoduleTest2017/ClockedOneShot.v C:/xup/UARTmoduleTest2017/uart_rx.v C:/xup/UARTmoduleTest2017/uart_tx.v C:/xup/UARTmoduleTest2017/BaudRateGenerator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
import_files -norecurse {C:/xup/UARTmoduleTest2017/DelayLoop.v C:/xup/UARTmoduleTest2017/kcuart_tx.v C:/xup/UARTmoduleTest2017/bbfifo_16x8.v C:/xup/UARTmoduleTest2017/kcuart_rx.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
ipx::package_project -root_dir C:/xup/embedded/UARTmodule2017Real/UARTmodule2017Real.srcs/sources_1/imports/UARTmoduleTest2017 -vendor rose-hulman.edu -library user -taxonomy /UserIP -generated_files
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/xup/embedded/UARTmodule2017Real/UARTmodule2017Real.srcs/sources_1/imports/UARTmoduleTest2017 [current_project]
update_ip_catalog
startgroup
current_project lab8_part2
create_bd_cell -type ip -vlnv rose-hulman.edu:user:UARTmoduleTest2017winter:1.0 UARTmoduleTest2017winter_0
endgroup
delete_bd_objs [get_bd_cells UARTmoduleTest2017winter_0]
update_ip_catalog -delete_ip rose-hulman.edu:user:UARTmoduleTest2017winter:1.0 -repo_path c:/xup/embedded/UARTmodule2017
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/xup/embedded/UARTmodule2017Real [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv rose-hulman.edu:user:UARTmodule2017winter:1.0 UARTmodule2017winter_0
endgroup
set_property location {1 172 194} [get_bd_cells UARTmodule2017winter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
set_property location {1 175 224} [get_bd_cells UARTmodule2017winter_0]
set_property location {2 403 203} [get_bd_cells axi_gpio_0]
set_property location {2 359 53} [get_bd_cells axi_gpio_1]
set_property location {1 173 227} [get_bd_cells UARTmodule2017winter_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins UARTmodule2017winter_0/tx_data]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins UARTmodule2017winter_0/write_to_uart]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
undo
startgroup
create_bd_port -dir O tx
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/tx] [get_bd_ports tx]
endgroup
startgroup
create_bd_port -dir I rx
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/rx] [get_bd_ports rx]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 transmitted_bits
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/transmitted_bits] [get_bd_ports transmitted_bits]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
undo
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
reset_property LEFT [get_bd_pins transmitted_bits]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
undo
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins UARTmodule2017winter_0/tx_full]
connect_bd_net [get_bd_pins UARTmodule2017winter_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins UARTmodule2017winter_0/clock] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {3 866 409} [get_bd_cells UARTmodule2017winter_0]
set_property location {0.5 -131 177} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 240 120} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 123 370} [get_bd_cells processing_system7_0]
set_property location {3 1066 174} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 940 184} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3.5 1375 77} [get_bd_cells axi_gpio_1]
set_property location {4 1425 261} [get_bd_cells axi_gpio_0]
set_property location {1.5 607 141} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 686 162} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 708 381} [get_bd_cells UARTmodule2017winter_0]
set_property location {2 678 392} [get_bd_cells UARTmodule2017winter_0]
set_property location {2.5 1051 67} [get_bd_cells axi_gpio_1]
set_property location {3 1078 199} [get_bd_cells axi_gpio_0]
set_property location {3 1069 451} [get_bd_cells UARTmodule2017winter_0]
set_property location {2 575 133} [get_bd_cells processing_system7_0_axi_periph]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property drive 8 [get_ports [list iic_1_scl_io iic_1_sda_io]]
ipx::unload_core c:/xup/embedded/UARTmodule2017Real/UARTmodule2017Real.srcs/sources_1/imports/UARTmoduleTest2017/component.xml
current_project UARTmodule2017Real
ipx::package_project -root_dir C:/xup/embedded/UARTmodule2017Real/UARTmodule2017Real.srcs/sources_1/imports/UARTmoduleTest2017 -vendor rose-hulman.edu -library user -taxonomy /UserIP -generated_files -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/xup/embedded/UARTmodule2017Real/UARTmodule2017Real.srcs/sources_1/imports/UARTmoduleTest2017
current_project lab8_part2
open_bd_design {C:/xup/embedded/lab8_part2/lab8_part2.srcs/sources_1/bd/lab8_part1/lab8_part1.bd}
update_ip_catalog -rebuild
regenerate_bd_layout
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets UARTmodule2017winter_0_tx_full] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_nets rx_1] [get_bd_nets UARTmodule2017winter_0_tx] [get_bd_nets UARTmodule2017winter_0_transmitted_bits] [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells UARTmodule2017winter_0]
startgroup
create_bd_cell -type ip -vlnv rose-hulman.edu:user:UARTmodule2017winter:1.0 UARTmodule2017winter_0
endgroup
set_property location {3 909 532} [get_bd_cells UARTmodule2017winter_0]
startgroup
create_bd_port -dir O tx_1
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/tx] [get_bd_ports tx_1]
endgroup
startgroup
create_bd_port -dir I rx_1
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/rx] [get_bd_ports rx_1]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 transmitted_bits_1
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/transmitted_bits] [get_bd_ports transmitted_bits_1]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_pins UARTmodule2017winter_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
delete_bd_objs [get_bd_ports transmitted_bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_ports tx]
delete_bd_objs [get_bd_nets UARTmodule2017winter_0_tx] [get_bd_ports tx_1]
delete_bd_objs [get_bd_ports rx]
delete_bd_objs [get_bd_nets rx_1_1] [get_bd_ports rx_1]
startgroup
create_bd_port -dir I rx
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/rx] [get_bd_ports rx]
endgroup
startgroup
create_bd_port -dir O tx
connect_bd_net [get_bd_pins /UARTmodule2017winter_0/tx] [get_bd_ports tx]
endgroup
connect_bd_net [get_bd_pins UARTmodule2017winter_0/tx_full] [get_bd_pins axi_gpio_1/gpio_io_i]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1192 239} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins UARTmodule2017winter_0/tx_data]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins UARTmodule2017winter_0/write_to_uart]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
report_ip_status -name ip_status 
save_constraints
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins UARTmodule2017winter_0/clock] [get_bd_pins processing_system7_0/FCLK_CLK0]
reset_run synth_1
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports {transmitted_bits_1[3]} D18
place_ports {transmitted_bits_1[2]} G14
place_ports {transmitted_bits_1[1]} M15
place_ports {transmitted_bits_1[0]} M14
set_property IOSTANDARD LVCMOS33 [get_ports [list {transmitted_bits_1[3]} {transmitted_bits_1[2]} {transmitted_bits_1[1]} {transmitted_bits_1[0]}]]
place_ports rx W15
place_ports tx V15
set_property IOSTANDARD LVCMOS33 [get_ports [list rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/xup/embedded/lab8_part2/lab8_part2.runs/impl_1/lab8_part1_wrapper.sysdef C:/xup/embedded/lab8_part2/lab8_part2.sdk/lab8_part1_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/lab8_part2/lab8_part2.sdk -hwspec C:/xup/embedded/lab8_part2/lab8_part2.sdk/lab8_part1_wrapper.hdf
current_project UARTmodule2017Real
close_project
