--
--	Conversion of Servo Board.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Sep 22 11:13:35 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \PWMB:PWMUDB:km_run\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1263 : bit;
SIGNAL one : bit;
SIGNAL \PWMB:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWMB:PWMUDB:control_7\ : bit;
SIGNAL \PWMB:PWMUDB:control_6\ : bit;
SIGNAL \PWMB:PWMUDB:control_5\ : bit;
SIGNAL \PWMB:PWMUDB:control_4\ : bit;
SIGNAL \PWMB:PWMUDB:control_3\ : bit;
SIGNAL \PWMB:PWMUDB:control_2\ : bit;
SIGNAL \PWMB:PWMUDB:control_1\ : bit;
SIGNAL \PWMB:PWMUDB:control_0\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMB:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMB:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMB:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMB:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMB:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMB:PWMUDB:trig_last\ : bit;
SIGNAL \PWMB:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMB:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMB:PWMUDB:trig_out\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMB:PWMUDB:final_enable\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill\ : bit;
SIGNAL \PWMB:PWMUDB:km_tc\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_db\ : bit;
SIGNAL \PWMB:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:ph1_i\ : bit;
SIGNAL \PWMB:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:ph2_i\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWMB:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWMB:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWMB:PWMUDB:db_tc\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i\ : bit;
SIGNAL Net_1287 : bit;
SIGNAL Net_1288 : bit;
SIGNAL \PWMB:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWMB:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWMB:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWMB:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWMB:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_zero\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWMB:PWMUDB:db_run\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_1 : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_0\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_0 : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_31 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_31\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_30 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_30\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_29 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_29\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_28 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_28\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_27 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_27\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_26 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_26\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_25 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_25\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_24 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_24\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_23 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_23\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_22 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_22\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_21 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_21\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_20 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_20\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_19 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_19\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_18 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_18\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_17 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_17\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_16 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_16\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_15 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_15\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_14 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_14\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_13 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_13\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_12 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_12\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_11 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_11\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_10 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_10\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_9 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_9\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_8 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_8\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_7 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_7\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_6 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_6\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_5 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_5\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_4 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_4\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_3 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_3\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_2 : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_2\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMB:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMB:PWMUDB:reset\ : bit;
SIGNAL \PWMB:PWMUDB:status_6\ : bit;
SIGNAL \PWMB:PWMUDB:status_5\ : bit;
SIGNAL \PWMB:PWMUDB:status_4\ : bit;
SIGNAL \PWMB:PWMUDB:status_3\ : bit;
SIGNAL \PWMB:PWMUDB:status_2\ : bit;
SIGNAL \PWMB:PWMUDB:status_1\ : bit;
SIGNAL \PWMB:PWMUDB:status_0\ : bit;
SIGNAL \PWMB:Net_55\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMB:PWMUDB:final_capture\ : bit;
SIGNAL \PWMB:PWMUDB:nc2\ : bit;
SIGNAL \PWMB:PWMUDB:nc3\ : bit;
SIGNAL \PWMB:PWMUDB:nc1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:nc4\ : bit;
SIGNAL \PWMB:PWMUDB:nc5\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:nc6\ : bit;
SIGNAL \PWMB:PWMUDB:nc7\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:compare1\ : bit;
SIGNAL \PWMB:PWMUDB:compare2\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMB:Net_101\ : bit;
SIGNAL \PWMB:Net_96\ : bit;
SIGNAL Net_1265 : bit;
SIGNAL Net_1268 : bit;
SIGNAL \PWMB:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1286 : bit;
SIGNAL Net_1280 : bit;
SIGNAL Net_1279 : bit;
SIGNAL \PWMB:Net_113\ : bit;
SIGNAL \PWMB:Net_107\ : bit;
SIGNAL \PWMB:Net_114\ : bit;
SIGNAL tmpOE__Servo4_net_0 : bit;
SIGNAL tmpFB_0__Servo4_net_0 : bit;
SIGNAL tmpIO_0__Servo4_net_0 : bit;
TERMINAL tmpSIOVREF__Servo4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo4_net_0 : bit;
SIGNAL tmpOE__Servo3_net_0 : bit;
SIGNAL tmpFB_0__Servo3_net_0 : bit;
SIGNAL tmpIO_0__Servo3_net_0 : bit;
TERMINAL tmpSIOVREF__Servo3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo3_net_0 : bit;
SIGNAL Net_1731 : bit;
SIGNAL tmpOE__Servo1_net_0 : bit;
SIGNAL Net_1163 : bit;
SIGNAL tmpFB_0__Servo1_net_0 : bit;
SIGNAL tmpIO_0__Servo1_net_0 : bit;
TERMINAL tmpSIOVREF__Servo1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo1_net_0 : bit;
SIGNAL \PWMA:PWMUDB:km_run\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMA:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMA:PWMUDB:control_7\ : bit;
SIGNAL \PWMA:PWMUDB:control_6\ : bit;
SIGNAL \PWMA:PWMUDB:control_5\ : bit;
SIGNAL \PWMA:PWMUDB:control_4\ : bit;
SIGNAL \PWMA:PWMUDB:control_3\ : bit;
SIGNAL \PWMA:PWMUDB:control_2\ : bit;
SIGNAL \PWMA:PWMUDB:control_1\ : bit;
SIGNAL \PWMA:PWMUDB:control_0\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMA:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMA:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMA:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMA:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMA:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMA:PWMUDB:trig_last\ : bit;
SIGNAL \PWMA:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMA:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMA:PWMUDB:trig_out\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMA:PWMUDB:final_enable\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill\ : bit;
SIGNAL \PWMA:PWMUDB:km_tc\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_db\ : bit;
SIGNAL \PWMA:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:ph1_i\ : bit;
SIGNAL \PWMA:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:ph2_i\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWMA:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWMA:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWMA:PWMUDB:db_tc\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i\ : bit;
SIGNAL Net_1195 : bit;
SIGNAL Net_1236 : bit;
SIGNAL \PWMA:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWMA:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWMA:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWMA:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWMA:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_zero\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWMA:PWMUDB:db_run\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_0\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODIN3_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODIN3_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:sub_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:d_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMA:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMA:PWMUDB:reset\ : bit;
SIGNAL \PWMA:PWMUDB:status_6\ : bit;
SIGNAL \PWMA:PWMUDB:status_5\ : bit;
SIGNAL \PWMA:PWMUDB:status_4\ : bit;
SIGNAL \PWMA:PWMUDB:status_3\ : bit;
SIGNAL \PWMA:PWMUDB:status_2\ : bit;
SIGNAL \PWMA:PWMUDB:status_1\ : bit;
SIGNAL \PWMA:PWMUDB:status_0\ : bit;
SIGNAL \PWMA:Net_55\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMA:PWMUDB:final_capture\ : bit;
SIGNAL \PWMA:PWMUDB:nc2\ : bit;
SIGNAL \PWMA:PWMUDB:nc3\ : bit;
SIGNAL \PWMA:PWMUDB:nc1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:nc4\ : bit;
SIGNAL \PWMA:PWMUDB:nc5\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:nc6\ : bit;
SIGNAL \PWMA:PWMUDB:nc7\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:compare1\ : bit;
SIGNAL \PWMA:PWMUDB:compare2\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMA:Net_101\ : bit;
SIGNAL \PWMA:Net_96\ : bit;
SIGNAL Net_1187 : bit;
SIGNAL \PWMA:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1207 : bit;
SIGNAL Net_1188 : bit;
SIGNAL Net_1186 : bit;
SIGNAL \PWMA:Net_113\ : bit;
SIGNAL \PWMA:Net_107\ : bit;
SIGNAL \PWMA:Net_114\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1339 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__Servo2_net_0 : bit;
SIGNAL tmpFB_0__Servo2_net_0 : bit;
SIGNAL tmpIO_0__Servo2_net_0 : bit;
TERMINAL tmpSIOVREF__Servo2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo2_net_0 : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMB:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWMB:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWMB:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMA:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWMA:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWMA:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWMB:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMB:PWMUDB:tc_i\);

\PWMB:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWMB:PWMUDB:pwm_db_reg\ and \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:cmp1_less\)
	OR (not \PWMB:PWMUDB:cmp1_less\ and \PWMB:PWMUDB:pwm_db_reg\ and \PWMB:PWMUDB:db_ph1_run_temp\)
	OR (not \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:pwm_db_reg\ and \PWMB:PWMUDB:db_ph1_run_temp\)
	OR (\PWMB:PWMUDB:db_ph1_run_temp\ and MODIN1_0)
	OR (\PWMB:PWMUDB:db_ph1_run_temp\ and MODIN1_1));

\PWMB:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWMB:PWMUDB:pwm_db_reg\ and \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:db_ph2_run_temp\ and \PWMB:PWMUDB:cmp1_less\)
	OR (not \PWMB:PWMUDB:cmp1_less\ and \PWMB:PWMUDB:pwm_db_reg\)
	OR (not \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:pwm_db_reg\)
	OR (\PWMB:PWMUDB:db_ph2_run_temp\ and MODIN1_0)
	OR (\PWMB:PWMUDB:db_ph2_run_temp\ and MODIN1_1));

\PWMB:PWMUDB:pwm_db\ <= ((\PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:cmp1_less\));

\PWMB:PWMUDB:ph1_i\ <= ((not \PWMB:PWMUDB:db_ph1_run_temp\ and \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:pwm_db_reg\ and \PWMB:PWMUDB:cmp1_less\));

\PWMB:PWMUDB:ph2_i\ <= ((not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and not \PWMB:PWMUDB:cmp1_less\)
	OR (not \PWMB:PWMUDB:runmode_enable\ and not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph2_run_temp\));

\PWMB:PWMUDB:db_cnt_1\\D\ <= ((not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:pwm_db_reg\ and MODIN1_1 and \PWMB:PWMUDB:cmp1_less\)
	OR (not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and not \PWMB:PWMUDB:cmp1_less\ and MODIN1_1)
	OR (not MODIN1_1 and not MODIN1_0 and \PWMB:PWMUDB:dbcontrol_1\)
	OR (not \PWMB:PWMUDB:runmode_enable\ and not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and MODIN1_1)
	OR (MODIN1_1 and MODIN1_0));

\PWMB:PWMUDB:db_cnt_0\\D\ <= ((not MODIN1_1 and not MODIN1_0 and \PWMB:PWMUDB:dbcontrol_0\)
	OR (not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and \PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:pwm_db_reg\ and MODIN1_0 and \PWMB:PWMUDB:cmp1_less\)
	OR (not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and not \PWMB:PWMUDB:cmp1_less\ and MODIN1_0)
	OR (not \PWMB:PWMUDB:runmode_enable\ and not \PWMB:PWMUDB:pwm_db_reg\ and not \PWMB:PWMUDB:db_ph1_run_temp\ and not \PWMB:PWMUDB:db_ph2_run_temp\ and MODIN1_0)
	OR (not \PWMB:PWMUDB:pwm_db_reg\ and not MODIN1_0 and \PWMB:PWMUDB:runmode_enable\ and MODIN1_1 and \PWMB:PWMUDB:cmp1_less\)
	OR (not MODIN1_0 and not \PWMB:PWMUDB:cmp1_less\ and \PWMB:PWMUDB:pwm_db_reg\ and MODIN1_1)
	OR (not \PWMB:PWMUDB:runmode_enable\ and not MODIN1_0 and \PWMB:PWMUDB:pwm_db_reg\ and MODIN1_1)
	OR (not MODIN1_0 and \PWMB:PWMUDB:db_ph2_run_temp\ and MODIN1_1)
	OR (not MODIN1_0 and \PWMB:PWMUDB:db_ph1_run_temp\ and MODIN1_1));

\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not MODIN1_1 and not MODIN1_0));

\PWMB:PWMUDB:dith_count_1\\D\ <= ((not \PWMB:PWMUDB:dith_count_1\ and \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_0\)
	OR (not \PWMB:PWMUDB:dith_count_0\ and \PWMB:PWMUDB:dith_count_1\)
	OR (not \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_1\));

\PWMB:PWMUDB:dith_count_0\\D\ <= ((not \PWMB:PWMUDB:dith_count_0\ and \PWMB:PWMUDB:tc_i\)
	OR (not \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_0\));

\PWMB:PWMUDB:cmp1_status\ <= ((not \PWMB:PWMUDB:prevCompare1\ and \PWMB:PWMUDB:cmp1_less\));

\PWMB:PWMUDB:cmp2_status\ <= ((not \PWMB:PWMUDB:prevCompare2\ and \PWMB:PWMUDB:cmp2_less\));

\PWMB:PWMUDB:status_2\ <= ((\PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:tc_i\));

\PWMB:PWMUDB:pwm2_i\ <= ((\PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:cmp2_less\));

\PWMA:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMA:PWMUDB:tc_i\);

\PWMA:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:cmp1_less\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_ph1_run_temp\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_ph1_run_temp\)
	OR (\PWMA:PWMUDB:db_ph1_run_temp\ and \PWMA:PWMUDB:db_cnt_0\)
	OR (\PWMA:PWMUDB:db_ph1_run_temp\ and \PWMA:PWMUDB:db_cnt_1\));

\PWMA:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:cmp1_less\ and \PWMA:PWMUDB:pwm_db_reg\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:pwm_db_reg\)
	OR (\PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:db_cnt_0\)
	OR (\PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:db_cnt_1\));

\PWMA:PWMUDB:pwm_db\ <= ((\PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:cmp1_less\));

\PWMA:PWMUDB:ph1_i\ <= ((not \PWMA:PWMUDB:db_ph1_run_temp\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:cmp1_less\));

\PWMA:PWMUDB:ph2_i\ <= ((not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and not \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph2_run_temp\));

\PWMA:PWMUDB:db_cnt_1\\D\ <= ((not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_cnt_1\ and \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and not \PWMA:PWMUDB:cmp1_less\ and \PWMA:PWMUDB:db_cnt_1\)
	OR (not \PWMA:PWMUDB:db_cnt_1\ and not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:dbcontrol_1\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:db_cnt_1\)
	OR (\PWMA:PWMUDB:db_cnt_1\ and \PWMA:PWMUDB:db_cnt_0\));

\PWMA:PWMUDB:db_cnt_0\\D\ <= ((not \PWMA:PWMUDB:db_cnt_1\ and not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:dbcontrol_0\)
	OR (not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and not \PWMA:PWMUDB:cmp1_less\ and \PWMA:PWMUDB:db_cnt_0\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_ph1_run_temp\ and not \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:db_cnt_0\)
	OR (not \PWMA:PWMUDB:pwm_db_reg\ and not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:db_cnt_1\ and \PWMA:PWMUDB:cmp1_less\)
	OR (not \PWMA:PWMUDB:db_cnt_0\ and not \PWMA:PWMUDB:cmp1_less\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_cnt_1\)
	OR (not \PWMA:PWMUDB:runmode_enable\ and not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:pwm_db_reg\ and \PWMA:PWMUDB:db_cnt_1\)
	OR (not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:db_ph2_run_temp\ and \PWMA:PWMUDB:db_cnt_1\)
	OR (not \PWMA:PWMUDB:db_cnt_0\ and \PWMA:PWMUDB:db_ph1_run_temp\ and \PWMA:PWMUDB:db_cnt_1\));

\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not \PWMA:PWMUDB:db_cnt_1\ and not \PWMA:PWMUDB:db_cnt_0\));

\PWMA:PWMUDB:dith_count_1\\D\ <= ((not \PWMA:PWMUDB:dith_count_1\ and \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_0\)
	OR (not \PWMA:PWMUDB:dith_count_0\ and \PWMA:PWMUDB:dith_count_1\)
	OR (not \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_1\));

\PWMA:PWMUDB:dith_count_0\\D\ <= ((not \PWMA:PWMUDB:dith_count_0\ and \PWMA:PWMUDB:tc_i\)
	OR (not \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_0\));

\PWMA:PWMUDB:cmp1_status\ <= ((not \PWMA:PWMUDB:prevCompare1\ and \PWMA:PWMUDB:cmp1_less\));

\PWMA:PWMUDB:cmp2_status\ <= ((not \PWMA:PWMUDB:prevCompare2\ and \PWMA:PWMUDB:cmp2_less\));

\PWMA:PWMUDB:status_2\ <= ((\PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:tc_i\));

\PWMA:PWMUDB:pwm2_i\ <= ((\PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:cmp2_less\));

\PWMB:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1263,
		enable=>one,
		clock_out=>\PWMB:PWMUDB:ClockOutFromEnBlock\);
\PWMB:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMB:PWMUDB:control_7\, \PWMB:PWMUDB:control_6\, \PWMB:PWMUDB:control_5\, \PWMB:PWMUDB:control_4\,
			\PWMB:PWMUDB:control_3\, \PWMB:PWMUDB:control_2\, \PWMB:PWMUDB:control_1\, \PWMB:PWMUDB:control_0\));
\PWMB:PWMUDB:genblk7:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMB:PWMUDB:dbcontrol_7\, \PWMB:PWMUDB:dbcontrol_6\, \PWMB:PWMUDB:dbcontrol_5\, \PWMB:PWMUDB:dbcontrol_4\,
			\PWMB:PWMUDB:dbcontrol_3\, \PWMB:PWMUDB:dbcontrol_2\, \PWMB:PWMUDB:dbcontrol_1\, \PWMB:PWMUDB:dbcontrol_0\));
\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWMB:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWMB:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMB:PWMUDB:status_5\, zero, \PWMB:PWMUDB:status_3\,
			\PWMB:PWMUDB:status_2\, \PWMB:PWMUDB:status_1\, \PWMB:PWMUDB:status_0\),
		interrupt=>\PWMB:Net_55\);
\PWMB:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMB:PWMUDB:tc_i\, \PWMB:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMB:PWMUDB:nc2\,
		cl0=>\PWMB:PWMUDB:nc3\,
		z0=>\PWMB:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMB:PWMUDB:nc4\,
		cl1=>\PWMB:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMB:PWMUDB:nc6\,
		f1_blk_stat=>\PWMB:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWMB:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWMB:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMB:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMB:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWMB:PWMUDB:sP16:pwmdp:cap_1\, \PWMB:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWMB:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMB:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMB:PWMUDB:tc_i\, \PWMB:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMB:PWMUDB:cmp1_eq\,
		cl0=>\PWMB:PWMUDB:cmp1_less\,
		z0=>\PWMB:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMB:PWMUDB:cmp2_eq\,
		cl1=>\PWMB:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMB:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMB:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMB:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMB:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMB:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWMB:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMB:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMB:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMB:PWMUDB:sP16:pwmdp:cap_1\, \PWMB:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMB:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Servo4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"efe7c00c-fb3f-4318-9b04-6aba9eb38213",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1268,
		fb=>(tmpFB_0__Servo4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Servo4_net_0),
		siovref=>(tmpSIOVREF__Servo4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Servo4_net_0);
Servo3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0dd5260f-d1d8-4191-a45c-4d1755f572a3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1265,
		fb=>(tmpFB_0__Servo3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Servo3_net_0),
		siovref=>(tmpSIOVREF__Servo3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Servo3_net_0);
ClkDrvr_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a98d6034-2287-4f8b-8bbc-38d56775fc09",
		source_clock_id=>"",
		divisor=>0,
		period=>"303030303.030303",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1263,
		dig_domain_out=>open);
ClkDrvr:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec2bcd39-c8ba-4345-89d7-f54deb54a03d",
		source_clock_id=>"",
		divisor=>0,
		period=>"303030303.030303",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1731,
		dig_domain_out=>open);
Servo1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d5d2eb23-67b9-4ce1-a733-e6fdc2d87b89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1163,
		fb=>(tmpFB_0__Servo1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Servo1_net_0),
		siovref=>(tmpSIOVREF__Servo1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Servo1_net_0);
\PWMA:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1731,
		enable=>one,
		clock_out=>\PWMA:PWMUDB:ClockOutFromEnBlock\);
\PWMA:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMA:PWMUDB:control_7\, \PWMA:PWMUDB:control_6\, \PWMA:PWMUDB:control_5\, \PWMA:PWMUDB:control_4\,
			\PWMA:PWMUDB:control_3\, \PWMA:PWMUDB:control_2\, \PWMA:PWMUDB:control_1\, \PWMA:PWMUDB:control_0\));
\PWMA:PWMUDB:genblk7:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMA:PWMUDB:dbcontrol_7\, \PWMA:PWMUDB:dbcontrol_6\, \PWMA:PWMUDB:dbcontrol_5\, \PWMA:PWMUDB:dbcontrol_4\,
			\PWMA:PWMUDB:dbcontrol_3\, \PWMA:PWMUDB:dbcontrol_2\, \PWMA:PWMUDB:dbcontrol_1\, \PWMA:PWMUDB:dbcontrol_0\));
\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWMA:PWMUDB:genblk7:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWMA:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMA:PWMUDB:status_5\, zero, \PWMA:PWMUDB:status_3\,
			\PWMA:PWMUDB:status_2\, \PWMA:PWMUDB:status_1\, \PWMA:PWMUDB:status_0\),
		interrupt=>\PWMA:Net_55\);
\PWMA:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMA:PWMUDB:tc_i\, \PWMA:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMA:PWMUDB:nc2\,
		cl0=>\PWMA:PWMUDB:nc3\,
		z0=>\PWMA:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMA:PWMUDB:nc4\,
		cl1=>\PWMA:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMA:PWMUDB:nc6\,
		f1_blk_stat=>\PWMA:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWMA:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWMA:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMA:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMA:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWMA:PWMUDB:sP16:pwmdp:cap_1\, \PWMA:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWMA:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMA:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMA:PWMUDB:tc_i\, \PWMA:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMA:PWMUDB:cmp1_eq\,
		cl0=>\PWMA:PWMUDB:cmp1_less\,
		z0=>\PWMA:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMA:PWMUDB:cmp2_eq\,
		cl1=>\PWMA:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMA:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMA:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMA:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMA:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMA:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWMA:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMA:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMA:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMA:PWMUDB:sP16:pwmdp:cap_1\, \PWMA:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMA:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_1339,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1339);
Servo2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf1baebe-9053-477a-b691-f07d5352e87b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1187,
		fb=>(tmpFB_0__Servo2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Servo2_net_0),
		siovref=>(tmpSIOVREF__Servo2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Servo2_net_0);
\PWMB:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:min_kill_reg\);
\PWMB:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:prevCapture\);
\PWMB:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:trig_last\);
\PWMB:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:runmode_enable\);
\PWMB:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:sc_kill_tmp\);
\PWMB:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:ltch_kill_reg\);
\PWMB:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:pwm_db\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:pwm_db_reg\);
\PWMB:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:ph1_i\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:ph1_i_reg\);
\PWMB:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:ph2_i\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:ph2_i_reg\);
\PWMB:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:db_ph1_run_temp\);
\PWMB:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:db_ph2_run_temp\);
\PWMB:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN1_1);
\PWMB:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN1_0);
\PWMB:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:dith_count_1\);
\PWMB:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:dith_count_0\);
\PWMB:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:cmp1_less\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:prevCompare1\);
\PWMB:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:cmp2_less\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:prevCompare2\);
\PWMB:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_0\);
\PWMB:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_1\);
\PWMB:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_5\);
\PWMB:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:pwm_i_reg\);
\PWMB:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:pwm_db\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1265);
\PWMB:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:pwm2_i\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1268);
\PWMB:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:status_2\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:tc_i_reg\);
\PWMA:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:min_kill_reg\);
\PWMA:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:prevCapture\);
\PWMA:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:trig_last\);
\PWMA:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:runmode_enable\);
\PWMA:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:sc_kill_tmp\);
\PWMA:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:ltch_kill_reg\);
\PWMA:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:pwm_db\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:pwm_db_reg\);
\PWMA:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:ph1_i\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:ph1_i_reg\);
\PWMA:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:ph2_i\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:ph2_i_reg\);
\PWMA:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:db_ph1_run_temp\);
\PWMA:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:db_ph2_run_temp\);
\PWMA:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:db_cnt_1\);
\PWMA:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:db_cnt_0\);
\PWMA:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:dith_count_1\);
\PWMA:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:dith_count_0\);
\PWMA:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:cmp1_less\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:prevCompare1\);
\PWMA:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:cmp2_less\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:prevCompare2\);
\PWMA:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_0\);
\PWMA:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_1\);
\PWMA:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_5\);
\PWMA:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:pwm_i_reg\);
\PWMA:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:pwm_db\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1163);
\PWMA:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:pwm2_i\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1187);
\PWMA:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:status_2\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:tc_i_reg\);

END R_T_L;
