<stg><name>activation</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %input_r_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %icmp_ln1650 = icmp_slt  i16 %input_r_read, i16 57344

]]></Node>
<StgValue><ssdm name="icmp_ln1650"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:8 %select_ln83 = select i1 %icmp_ln1650, i16 57344, i16 %input_r_read

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:9 %trunc_ln1649 = trunc i16 %select_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln1649"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %icmp_ln1649 = icmp_sgt  i16 %select_ln83, i16 8192

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:11 %add_ln1347 = add i15 %trunc_ln1649, i15 8192

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:12 %ret_V_4 = select i1 %icmp_ln1649, i15 16384, i15 %add_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="15">
<![CDATA[
entry_ifconv:13 %zext_ln1270 = zext i15 %ret_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="15">
<![CDATA[
entry_ifconv:14 %trunc_ln1273 = trunc i15 %ret_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln1273"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
entry_ifconv:15 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln1273, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:16 %r_V_1 = sub i20 %shl_ln, i20 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %ret_V = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %r_V_1, i32 14, i32 19

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %r_V_1, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:20 %icmp_ln1003 = icmp_eq  i10 %tmp, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln1003"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:21 %ret_V_2 = add i6 %ret_V, i6 1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:22 %select_ln1002 = select i1 %icmp_ln1003, i6 %ret_V, i6 %ret_V_2

]]></Node>
<StgValue><ssdm name="select_ln1002"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:23 %ret_V_5 = select i1 %p_Result_s, i6 %select_ln1002, i6 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
entry_ifconv:24 %sext_ln541 = sext i6 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln541"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:25 %zext_ln541 = zext i8 %sext_ln541

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:26 %lut_V_addr = getelementptr i12 %lut_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="lut_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:27 %p_Val2_s = load i8 %lut_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:27 %p_Val2_s = load i8 %lut_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:29 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %p_Val2_s, i32 11

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:28 %icmp_ln1090 = icmp_eq  i12 %p_Val2_s, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:30 %tmp_V = sub i12 0, i12 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:31 %tmp_V_2 = select i1 %p_Result_10, i12 %tmp_V, i12 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="12">
<![CDATA[
entry_ifconv:32 %sext_ln1092 = sext i12 %tmp_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1092"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %p_Result_2 = partselect i16 @llvm.part.select.i16, i16 %sext_ln1092, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
entry_ifconv:34 %p_Result_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_2

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="17">
<![CDATA[
entry_ifconv:35 %sext_ln1198 = sext i17 %p_Result_11

]]></Node>
<StgValue><ssdm name="sext_ln1198"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:36 %l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:37 %sub_ln1099 = sub i32 16, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln1099"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:38 %trunc_ln1099 = trunc i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="trunc_ln1099"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32">
<![CDATA[
entry_ifconv:42 %trunc_ln1102 = trunc i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="trunc_ln1102"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %trunc_ln1098 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:39 %lsb_index = add i32 %sub_ln1099, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:40 %tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:43 %sub_ln1102 = sub i4 9, i4 %trunc_ln1102

]]></Node>
<StgValue><ssdm name="sub_ln1102"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="4">
<![CDATA[
entry_ifconv:44 %zext_ln1102 = zext i4 %sub_ln1102

]]></Node>
<StgValue><ssdm name="zext_ln1102"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:45 %lshr_ln1102 = lshr i16 65535, i16 %zext_ln1102

]]></Node>
<StgValue><ssdm name="lshr_ln1102"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:46 %p_Result_4 = and i16 %sext_ln1092, i16 %lshr_ln1102

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:47 %icmp_ln1102 = icmp_ne  i16 %p_Result_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:41 %icmp_ln1101 = icmp_sgt  i31 %tmp_4, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %a = and i1 %icmp_ln1101, i1 %icmp_ln1102

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:49 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %xor_ln1104 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:51 %add_ln1104 = add i16 %trunc_ln1099, i16 65512

]]></Node>
<StgValue><ssdm name="add_ln1104"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:52 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %sext_ln1092, i16 %add_ln1104

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %and_ln1104 = and i1 %p_Result_5, i1 %xor_ln1104

]]></Node>
<StgValue><ssdm name="and_ln1104"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %or_ln1104 = or i1 %and_ln1104, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1104"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:55 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:57 %icmp_ln1113 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:58 %add_ln1113 = add i32 %sub_ln1099, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:61 %sub_ln1114 = sub i32 25, i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="sub_ln1114"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="16">
<![CDATA[
entry_ifconv:56 %zext_ln1112 = zext i16 %sext_ln1092

]]></Node>
<StgValue><ssdm name="zext_ln1112"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:59 %zext_ln1113 = zext i32 %add_ln1113

]]></Node>
<StgValue><ssdm name="zext_ln1113"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:60 %lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113

]]></Node>
<StgValue><ssdm name="lshr_ln1113"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:62 %zext_ln1114 = zext i32 %sub_ln1114

]]></Node>
<StgValue><ssdm name="zext_ln1114"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:63 %shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114

]]></Node>
<StgValue><ssdm name="shl_ln1114"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:64 %m_2 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:65 %zext_ln1116 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:66 %m_3 = add i64 %m_2, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:69 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:68 %zext_ln1117 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:70 %select_ln1098 = select i1 %p_Result_6, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:72 %sub_ln1119 = sub i8 6, i8 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1119"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:73 %add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098

]]></Node>
<StgValue><ssdm name="add_ln1124"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:74 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_10, i8 %add_ln1124

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:75 %p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:76 %LD = trunc i64 %p_Result_12

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:77 %bitcast_ln766 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln766"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %bitcast_ln766

]]></Node>
<StgValue><ssdm name="select_ln1090"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:79 %d = fpext i32 %select_ln1090

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:79 %d = fpext i32 %select_ln1090

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="96" st_id="15" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:79 %d = fpext i32 %select_ln1090

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:80 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:81 %trunc_ln544 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:82 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:83 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:85 %trunc_ln554 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:84 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:90 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:91 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:86 %p_Result_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:87 %zext_ln558 = zext i53 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="p_Result_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:88 %man_V_1 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:89 %man_V_2 = select i1 %p_Result_13, i54 %man_V_1, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:92 %icmp_ln570 = icmp_sgt  i12 %F2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:93 %add_ln570 = add i12 %F2, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:94 %sub_ln570 = sub i12 10, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:95 %sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:97 %icmp_ln571 = icmp_eq  i12 %F2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:98 %trunc_ln572 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:96 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:99 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:108 %icmp_ln592 = icmp_eq  i8 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:109 %sext_ln570cast = trunc i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="sext_ln570cast"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:110 %shl_ln593 = shl i16 %trunc_ln572, i16 %sext_ln570cast

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:111 %select_ln592 = select i1 %icmp_ln592, i16 %shl_ln593, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:113 %and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:114 %select_ln571 = select i1 %and_ln571, i16 %trunc_ln572, i16 %select_ln592

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %xor_ln571 = xor i1 %or_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln98 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln98"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:100 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:101 %ashr_ln575 = ashr i54 %man_V_2, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="54">
<![CDATA[
entry_ifconv:102 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="0"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:103 %bitcast_ln724 = bitcast i32 %select_ln1090

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="0"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="icmp_ln574" val="0"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:105 %select_ln577 = select i1 %tmp_8, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
<literal name="and_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:106 %select_ln574 = select i1 %icmp_ln574, i16 %trunc_ln575, i16 %select_ln577

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:118 %select_ln570 = select i1 %and_ln570, i16 %select_ln574, i16 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:119 %select_ln560 = select i1 %icmp_ln560, i16 0, i16 %select_ln570

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:120 %write_ln104 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_r, i16 %select_ln560

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
entry_ifconv:121 %ret_ln105 = ret

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
