// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module depthwise_conv2d_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_pp0_stage0 = 30'd8;
parameter    ap_ST_fsm_pp0_stage1 = 30'd16;
parameter    ap_ST_fsm_pp0_stage2 = 30'd32;
parameter    ap_ST_fsm_pp0_stage3 = 30'd64;
parameter    ap_ST_fsm_pp0_stage4 = 30'd128;
parameter    ap_ST_fsm_state14 = 30'd256;
parameter    ap_ST_fsm_state15 = 30'd512;
parameter    ap_ST_fsm_pp1_stage0 = 30'd1024;
parameter    ap_ST_fsm_pp1_stage1 = 30'd2048;
parameter    ap_ST_fsm_pp1_stage2 = 30'd4096;
parameter    ap_ST_fsm_pp1_stage3 = 30'd8192;
parameter    ap_ST_fsm_pp1_stage4 = 30'd16384;
parameter    ap_ST_fsm_state26 = 30'd32768;
parameter    ap_ST_fsm_state27 = 30'd65536;
parameter    ap_ST_fsm_pp2_stage0 = 30'd131072;
parameter    ap_ST_fsm_pp2_stage1 = 30'd262144;
parameter    ap_ST_fsm_pp2_stage2 = 30'd524288;
parameter    ap_ST_fsm_pp2_stage3 = 30'd1048576;
parameter    ap_ST_fsm_pp2_stage4 = 30'd2097152;
parameter    ap_ST_fsm_state38 = 30'd4194304;
parameter    ap_ST_fsm_state39 = 30'd8388608;
parameter    ap_ST_fsm_pp3_stage0 = 30'd16777216;
parameter    ap_ST_fsm_pp3_stage1 = 30'd33554432;
parameter    ap_ST_fsm_pp3_stage2 = 30'd67108864;
parameter    ap_ST_fsm_pp3_stage3 = 30'd134217728;
parameter    ap_ST_fsm_pp3_stage4 = 30'd268435456;
parameter    ap_ST_fsm_state50 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [15:0] input_r_q1;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg[13:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] SeparableConv2D_0_w_s_address0;
reg    SeparableConv2D_0_w_s_ce0;
wire   [14:0] SeparableConv2D_0_w_s_q0;
reg   [3:0] SeparableConv2D_0_w_s_address1;
reg    SeparableConv2D_0_w_s_ce1;
wire   [14:0] SeparableConv2D_0_w_s_q1;
reg   [3:0] SeparableConv2D_0_w_s_address2;
reg    SeparableConv2D_0_w_s_ce2;
wire   [14:0] SeparableConv2D_0_w_s_q2;
reg   [3:0] SeparableConv2D_0_w_s_address3;
reg    SeparableConv2D_0_w_s_ce3;
wire   [14:0] SeparableConv2D_0_w_s_q3;
reg   [3:0] SeparableConv2D_0_w_s_address4;
reg    SeparableConv2D_0_w_s_ce4;
wire   [14:0] SeparableConv2D_0_w_s_q4;
reg   [3:0] SeparableConv2D_0_w_s_address5;
reg    SeparableConv2D_0_w_s_ce5;
wire   [14:0] SeparableConv2D_0_w_s_q5;
reg   [3:0] SeparableConv2D_0_w_s_address6;
reg    SeparableConv2D_0_w_s_ce6;
wire   [14:0] SeparableConv2D_0_w_s_q6;
reg   [3:0] SeparableConv2D_0_w_s_address7;
reg    SeparableConv2D_0_w_s_ce7;
wire   [14:0] SeparableConv2D_0_w_s_q7;
reg   [3:0] SeparableConv2D_0_w_s_address8;
reg    SeparableConv2D_0_w_s_ce8;
wire   [14:0] SeparableConv2D_0_w_s_q8;
reg   [9:0] indvar_flatten_reg_771;
reg   [4:0] out_h_0_0_reg_782;
reg   [4:0] out_w_0_0_reg_794;
reg   [9:0] indvar_flatten6_reg_805;
reg   [4:0] out_h_0_1_reg_816;
reg   [4:0] out_w_0_1_reg_828;
reg   [9:0] indvar_flatten13_reg_839;
reg   [4:0] out_h_0_2_reg_850;
reg   [4:0] out_w_0_2_reg_862;
reg   [9:0] indvar_flatten20_reg_873;
reg   [4:0] out_h_0_3_reg_884;
reg   [4:0] out_w_0_3_reg_896;
reg  signed [15:0] reg_907;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln33_reg_4705;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln33_reg_4705_pp0_iter1_reg;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state18_pp1_stage2_iter0;
wire    ap_block_state23_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_11001;
reg   [0:0] icmp_ln33_7_reg_5052;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state19_pp1_stage3_iter0;
wire    ap_block_state24_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_11001;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state20_pp1_stage4_iter0;
wire    ap_block_state25_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_11001;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state16_pp1_stage0_iter0;
wire    ap_block_state21_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state17_pp1_stage1_iter0;
wire    ap_block_state22_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
reg   [0:0] icmp_ln33_7_reg_5052_pp1_iter1_reg;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state30_pp2_stage2_iter0;
wire    ap_block_state35_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
reg   [0:0] icmp_ln33_8_reg_5396;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state31_pp2_stage3_iter0;
wire    ap_block_state36_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state32_pp2_stage4_iter0;
wire    ap_block_state37_pp2_stage4_iter1;
wire    ap_block_pp2_stage4_11001;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state28_pp2_stage0_iter0;
wire    ap_block_state33_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state29_pp2_stage1_iter0;
wire    ap_block_state34_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] icmp_ln33_8_reg_5396_pp2_iter1_reg;
wire    ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state42_pp3_stage2_iter0;
wire    ap_block_state47_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
reg   [0:0] icmp_ln33_9_reg_5740;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state43_pp3_stage3_iter0;
wire    ap_block_state48_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_state44_pp3_stage4_iter0;
wire    ap_block_state49_pp3_stage4_iter1;
wire    ap_block_pp3_stage4_11001;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state40_pp3_stage0_iter0;
wire    ap_block_state45_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state41_pp3_stage1_iter0;
wire    ap_block_state46_pp3_stage1_iter1;
wire    ap_block_pp3_stage1_11001;
reg   [0:0] icmp_ln33_9_reg_5740_pp3_iter1_reg;
reg  signed [15:0] reg_912;
wire   [0:0] icmp_ln23_fu_917_p2;
reg   [0:0] icmp_ln23_reg_4584;
wire    ap_CS_fsm_state2;
wire  signed [29:0] sext_ln28_fu_1038_p1;
reg  signed [29:0] sext_ln28_reg_4633;
wire    ap_CS_fsm_state3;
wire  signed [29:0] sext_ln28_1_fu_1042_p1;
reg  signed [29:0] sext_ln28_1_reg_4638;
wire  signed [29:0] sext_ln28_2_fu_1046_p1;
reg  signed [29:0] sext_ln28_2_reg_4643;
wire  signed [29:0] sext_ln28_3_fu_1050_p1;
reg  signed [29:0] sext_ln28_3_reg_4648;
wire  signed [29:0] sext_ln28_4_fu_1054_p1;
reg  signed [29:0] sext_ln28_4_reg_4653;
wire  signed [29:0] sext_ln28_5_fu_1058_p1;
reg  signed [29:0] sext_ln28_5_reg_4658;
wire  signed [29:0] sext_ln28_6_fu_1062_p1;
reg  signed [29:0] sext_ln28_6_reg_4663;
wire  signed [29:0] sext_ln28_7_fu_1066_p1;
reg  signed [29:0] sext_ln28_7_reg_4668;
wire  signed [29:0] sext_ln41_fu_1070_p1;
reg  signed [29:0] sext_ln41_reg_4673;
wire   [21:0] sub_ln41_fu_1098_p2;
reg   [21:0] sub_ln41_reg_4678;
wire   [21:0] sub_ln49_fu_1116_p2;
reg   [21:0] sub_ln49_reg_4684;
wire   [27:0] tmp10_0_1_0_fu_1191_p2;
reg   [27:0] tmp10_0_1_0_reg_4690;
wire   [27:0] tmp10_0_2_0_fu_1227_p2;
reg   [27:0] tmp10_0_2_0_reg_4695;
wire   [27:0] tmp12_0_fu_1262_p2;
reg   [27:0] tmp12_0_reg_4700;
wire   [0:0] icmp_ln33_fu_1268_p2;
wire   [9:0] add_ln33_12_fu_1274_p2;
reg   [9:0] add_ln33_12_reg_4709;
wire   [4:0] add_ln33_fu_1280_p2;
reg   [4:0] add_ln33_reg_4714;
wire   [0:0] icmp_ln34_fu_1286_p2;
reg   [0:0] icmp_ln34_reg_4719;
wire   [4:0] out_w_0_0_mid2_fu_1292_p3;
reg   [4:0] out_w_0_0_mid2_reg_4727;
wire   [21:0] tmp_0_0_0_mid1_fu_1304_p2;
reg   [21:0] tmp_0_0_0_mid1_reg_4734;
wire   [27:0] tmp10_0_0_0_mid2_fu_1339_p3;
reg   [27:0] tmp10_0_0_0_mid2_reg_4740;
wire   [21:0] tmp11_0_mid1_fu_1347_p2;
reg   [21:0] tmp11_0_mid1_reg_4747;
wire   [27:0] tmp10_0_1_0_mid2_fu_1387_p3;
reg   [27:0] tmp10_0_1_0_mid2_reg_4753;
wire   [27:0] tmp10_0_2_0_mid2_fu_1428_p3;
reg   [27:0] tmp10_0_2_0_mid2_reg_4760;
wire   [27:0] zext_ln41_4_fu_1468_p1;
reg   [27:0] zext_ln41_4_reg_4767;
wire   [4:0] add_ln41_1_fu_1485_p2;
reg   [4:0] add_ln41_1_reg_4778;
wire   [27:0] zext_ln41_6_fu_1490_p1;
reg   [27:0] zext_ln41_6_reg_4783;
wire   [27:0] add_ln49_11_fu_1508_p2;
reg   [27:0] add_ln49_11_reg_4794;
reg   [27:0] add_ln49_11_reg_4794_pp0_iter1_reg;
wire   [27:0] zext_ln41_8_fu_1519_p1;
reg   [27:0] zext_ln41_8_reg_4799;
reg   [15:0] trunc_ln_reg_4815;
reg   [15:0] trunc_ln49_1_reg_4820;
wire   [27:0] add_ln41_8_fu_1602_p2;
reg   [27:0] add_ln41_8_reg_4835;
wire   [27:0] add_ln41_9_fu_1606_p2;
reg   [27:0] add_ln41_9_reg_4840;
wire   [27:0] add_ln41_10_fu_1610_p2;
reg   [27:0] add_ln41_10_reg_4845;
wire   [4:0] select_ln33_fu_1614_p3;
reg   [4:0] select_ln33_reg_4850;
reg   [15:0] trunc_ln49_2_reg_4855;
reg   [15:0] trunc_ln49_3_reg_4860;
wire   [15:0] add_ln49_fu_1662_p2;
reg   [15:0] add_ln49_reg_4875;
reg   [15:0] trunc_ln49_4_reg_4880;
reg   [15:0] trunc_ln49_5_reg_4885;
wire   [15:0] add_ln49_5_fu_1704_p2;
reg   [15:0] add_ln49_5_reg_4895;
reg   [15:0] trunc_ln49_6_reg_4900;
reg   [15:0] trunc_ln49_7_reg_4905;
wire   [15:0] add_ln49_6_fu_1735_p2;
reg   [15:0] add_ln49_6_reg_4910;
reg   [15:0] trunc_ln49_8_reg_4915;
wire   [15:0] add_ln49_10_fu_1766_p2;
reg   [15:0] add_ln49_10_reg_4920;
wire   [15:0] or_ln23_fu_1779_p2;
reg   [15:0] or_ln23_reg_4925;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln23_1_fu_1785_p2;
wire  signed [29:0] sext_ln28_8_fu_1906_p1;
reg  signed [29:0] sext_ln28_8_reg_4980;
wire    ap_CS_fsm_state15;
wire  signed [29:0] sext_ln28_9_fu_1910_p1;
reg  signed [29:0] sext_ln28_9_reg_4985;
wire  signed [29:0] sext_ln28_10_fu_1914_p1;
reg  signed [29:0] sext_ln28_10_reg_4990;
wire  signed [29:0] sext_ln28_11_fu_1918_p1;
reg  signed [29:0] sext_ln28_11_reg_4995;
wire  signed [29:0] sext_ln28_12_fu_1922_p1;
reg  signed [29:0] sext_ln28_12_reg_5000;
wire  signed [29:0] sext_ln28_13_fu_1926_p1;
reg  signed [29:0] sext_ln28_13_reg_5005;
wire  signed [29:0] sext_ln28_14_fu_1930_p1;
reg  signed [29:0] sext_ln28_14_reg_5010;
wire  signed [29:0] sext_ln28_15_fu_1934_p1;
reg  signed [29:0] sext_ln28_15_reg_5015;
wire  signed [29:0] sext_ln41_1_fu_1938_p1;
reg  signed [29:0] sext_ln41_1_reg_5020;
wire   [21:0] sub_ln41_1_fu_1964_p2;
reg   [21:0] sub_ln41_1_reg_5025;
wire   [21:0] sub_ln49_1_fu_1981_p2;
reg   [21:0] sub_ln49_1_reg_5031;
wire   [27:0] tmp10_1_1_0_fu_2056_p2;
reg   [27:0] tmp10_1_1_0_reg_5037;
wire   [27:0] tmp10_1_2_0_fu_2092_p2;
reg   [27:0] tmp10_1_2_0_reg_5042;
wire   [27:0] tmp12_1_fu_2127_p2;
reg   [27:0] tmp12_1_reg_5047;
wire   [0:0] icmp_ln33_7_fu_2133_p2;
wire   [9:0] add_ln33_13_fu_2139_p2;
reg   [9:0] add_ln33_13_reg_5056;
wire   [4:0] add_ln33_1_fu_2145_p2;
reg   [4:0] add_ln33_1_reg_5061;
wire   [0:0] icmp_ln34_7_fu_2151_p2;
reg   [0:0] icmp_ln34_7_reg_5066;
wire   [4:0] out_w_0_1_mid2_fu_2157_p3;
reg   [4:0] out_w_0_1_mid2_reg_5074;
wire   [21:0] tmp_1_0_0_mid1_fu_2169_p2;
reg   [21:0] tmp_1_0_0_mid1_reg_5081;
wire   [27:0] tmp10_1_0_0_mid2_fu_2204_p3;
reg   [27:0] tmp10_1_0_0_mid2_reg_5087;
wire   [21:0] tmp11_1_mid1_fu_2212_p2;
reg   [21:0] tmp11_1_mid1_reg_5094;
wire   [27:0] tmp10_1_1_0_mid2_fu_2252_p3;
reg   [27:0] tmp10_1_1_0_mid2_reg_5100;
wire   [27:0] tmp10_1_2_0_mid2_fu_2293_p3;
reg   [27:0] tmp10_1_2_0_mid2_reg_5107;
wire   [27:0] zext_ln41_47_fu_2333_p1;
reg   [27:0] zext_ln41_47_reg_5114;
wire   [4:0] add_ln41_12_fu_2350_p2;
reg   [4:0] add_ln41_12_reg_5125;
wire   [27:0] zext_ln41_48_fu_2355_p1;
reg   [27:0] zext_ln41_48_reg_5130;
wire   [27:0] add_ln49_1_fu_2373_p2;
reg   [27:0] add_ln49_1_reg_5141;
reg   [27:0] add_ln49_1_reg_5141_pp1_iter1_reg;
wire   [27:0] zext_ln41_49_fu_2384_p1;
reg   [27:0] zext_ln41_49_reg_5146;
reg   [15:0] trunc_ln49_9_reg_5162;
reg   [15:0] trunc_ln49_10_reg_5167;
wire   [27:0] add_ln41_19_fu_2467_p2;
reg   [27:0] add_ln41_19_reg_5182;
wire   [27:0] add_ln41_20_fu_2471_p2;
reg   [27:0] add_ln41_20_reg_5187;
wire   [27:0] add_ln41_21_fu_2475_p2;
reg   [27:0] add_ln41_21_reg_5192;
wire   [4:0] select_ln33_1_fu_2479_p3;
reg   [4:0] select_ln33_1_reg_5197;
reg   [15:0] trunc_ln49_11_reg_5202;
reg   [15:0] trunc_ln49_12_reg_5207;
wire   [15:0] add_ln49_12_fu_2527_p2;
reg   [15:0] add_ln49_12_reg_5222;
reg   [15:0] trunc_ln49_13_reg_5227;
reg   [15:0] trunc_ln49_14_reg_5232;
wire   [15:0] add_ln49_14_fu_2569_p2;
reg   [15:0] add_ln49_14_reg_5242;
reg   [15:0] trunc_ln49_15_reg_5247;
reg   [15:0] trunc_ln49_16_reg_5252;
wire   [15:0] add_ln49_15_fu_2600_p2;
reg   [15:0] add_ln49_15_reg_5257;
reg   [15:0] trunc_ln49_17_reg_5262;
wire   [15:0] add_ln49_19_fu_2631_p2;
reg   [15:0] add_ln49_19_reg_5267;
wire   [15:0] or_ln23_1_fu_2644_p2;
reg   [15:0] or_ln23_1_reg_5272;
wire    ap_CS_fsm_state26;
wire  signed [29:0] sext_ln28_16_fu_2765_p1;
reg  signed [29:0] sext_ln28_16_reg_5324;
wire    ap_CS_fsm_state27;
wire  signed [29:0] sext_ln28_17_fu_2769_p1;
reg  signed [29:0] sext_ln28_17_reg_5329;
wire  signed [29:0] sext_ln28_18_fu_2773_p1;
reg  signed [29:0] sext_ln28_18_reg_5334;
wire  signed [29:0] sext_ln28_19_fu_2777_p1;
reg  signed [29:0] sext_ln28_19_reg_5339;
wire  signed [29:0] sext_ln28_20_fu_2781_p1;
reg  signed [29:0] sext_ln28_20_reg_5344;
wire  signed [29:0] sext_ln28_21_fu_2785_p1;
reg  signed [29:0] sext_ln28_21_reg_5349;
wire  signed [29:0] sext_ln28_22_fu_2789_p1;
reg  signed [29:0] sext_ln28_22_reg_5354;
wire  signed [29:0] sext_ln28_23_fu_2793_p1;
reg  signed [29:0] sext_ln28_23_reg_5359;
wire  signed [29:0] sext_ln41_20_fu_2797_p1;
reg  signed [29:0] sext_ln41_20_reg_5364;
wire   [21:0] sub_ln41_2_fu_2823_p2;
reg   [21:0] sub_ln41_2_reg_5369;
wire   [21:0] sub_ln49_2_fu_2840_p2;
reg   [21:0] sub_ln49_2_reg_5375;
wire   [27:0] tmp10_2_1_0_fu_2915_p2;
reg   [27:0] tmp10_2_1_0_reg_5381;
wire   [27:0] tmp10_2_2_0_fu_2951_p2;
reg   [27:0] tmp10_2_2_0_reg_5386;
wire   [27:0] tmp12_2_fu_2986_p2;
reg   [27:0] tmp12_2_reg_5391;
wire   [0:0] icmp_ln33_8_fu_2992_p2;
wire   [9:0] add_ln33_14_fu_2998_p2;
reg   [9:0] add_ln33_14_reg_5400;
wire   [4:0] add_ln33_2_fu_3004_p2;
reg   [4:0] add_ln33_2_reg_5405;
wire   [0:0] icmp_ln34_8_fu_3010_p2;
reg   [0:0] icmp_ln34_8_reg_5410;
wire   [4:0] out_w_0_2_mid2_fu_3016_p3;
reg   [4:0] out_w_0_2_mid2_reg_5418;
wire   [21:0] tmp_2_0_0_mid1_fu_3028_p2;
reg   [21:0] tmp_2_0_0_mid1_reg_5425;
wire   [27:0] tmp10_2_0_0_mid2_fu_3063_p3;
reg   [27:0] tmp10_2_0_0_mid2_reg_5431;
wire   [21:0] tmp11_2_mid1_fu_3071_p2;
reg   [21:0] tmp11_2_mid1_reg_5438;
wire   [27:0] tmp10_2_1_0_mid2_fu_3111_p3;
reg   [27:0] tmp10_2_1_0_mid2_reg_5444;
wire   [27:0] tmp10_2_2_0_mid2_fu_3152_p3;
reg   [27:0] tmp10_2_2_0_mid2_reg_5451;
wire   [27:0] zext_ln41_50_fu_3192_p1;
reg   [27:0] zext_ln41_50_reg_5458;
wire   [4:0] add_ln41_23_fu_3209_p2;
reg   [4:0] add_ln41_23_reg_5469;
wire   [27:0] zext_ln41_51_fu_3214_p1;
reg   [27:0] zext_ln41_51_reg_5474;
wire   [27:0] add_ln49_2_fu_3232_p2;
reg   [27:0] add_ln49_2_reg_5485;
reg   [27:0] add_ln49_2_reg_5485_pp2_iter1_reg;
wire   [27:0] zext_ln41_52_fu_3243_p1;
reg   [27:0] zext_ln41_52_reg_5490;
reg   [15:0] trunc_ln49_18_reg_5506;
reg   [15:0] trunc_ln49_19_reg_5511;
wire   [27:0] add_ln41_30_fu_3326_p2;
reg   [27:0] add_ln41_30_reg_5526;
wire   [27:0] add_ln41_31_fu_3330_p2;
reg   [27:0] add_ln41_31_reg_5531;
wire   [27:0] add_ln41_32_fu_3334_p2;
reg   [27:0] add_ln41_32_reg_5536;
wire   [4:0] select_ln33_2_fu_3338_p3;
reg   [4:0] select_ln33_2_reg_5541;
reg   [15:0] trunc_ln49_20_reg_5546;
reg   [15:0] trunc_ln49_21_reg_5551;
wire   [15:0] add_ln49_20_fu_3386_p2;
reg   [15:0] add_ln49_20_reg_5566;
reg   [15:0] trunc_ln49_22_reg_5571;
reg   [15:0] trunc_ln49_23_reg_5576;
wire   [15:0] add_ln49_22_fu_3428_p2;
reg   [15:0] add_ln49_22_reg_5586;
reg   [15:0] trunc_ln49_24_reg_5591;
reg   [15:0] trunc_ln49_25_reg_5596;
wire   [15:0] add_ln49_23_fu_3459_p2;
reg   [15:0] add_ln49_23_reg_5601;
reg   [15:0] trunc_ln49_26_reg_5606;
wire   [15:0] add_ln49_27_fu_3490_p2;
reg   [15:0] add_ln49_27_reg_5611;
wire   [15:0] or_ln23_2_fu_3503_p2;
reg   [15:0] or_ln23_2_reg_5616;
wire    ap_CS_fsm_state38;
wire  signed [29:0] sext_ln28_24_fu_3624_p1;
reg  signed [29:0] sext_ln28_24_reg_5668;
wire    ap_CS_fsm_state39;
wire  signed [29:0] sext_ln28_25_fu_3628_p1;
reg  signed [29:0] sext_ln28_25_reg_5673;
wire  signed [29:0] sext_ln28_26_fu_3632_p1;
reg  signed [29:0] sext_ln28_26_reg_5678;
wire  signed [29:0] sext_ln28_27_fu_3636_p1;
reg  signed [29:0] sext_ln28_27_reg_5683;
wire  signed [29:0] sext_ln28_28_fu_3640_p1;
reg  signed [29:0] sext_ln28_28_reg_5688;
wire  signed [29:0] sext_ln28_29_fu_3644_p1;
reg  signed [29:0] sext_ln28_29_reg_5693;
wire  signed [29:0] sext_ln28_30_fu_3648_p1;
reg  signed [29:0] sext_ln28_30_reg_5698;
wire  signed [29:0] sext_ln28_31_fu_3652_p1;
reg  signed [29:0] sext_ln28_31_reg_5703;
wire  signed [29:0] sext_ln41_21_fu_3656_p1;
reg  signed [29:0] sext_ln41_21_reg_5708;
wire   [21:0] sub_ln41_3_fu_3682_p2;
reg   [21:0] sub_ln41_3_reg_5713;
wire   [21:0] sub_ln49_3_fu_3699_p2;
reg   [21:0] sub_ln49_3_reg_5719;
wire   [27:0] tmp10_3_1_0_fu_3774_p2;
reg   [27:0] tmp10_3_1_0_reg_5725;
wire   [27:0] tmp10_3_2_0_fu_3810_p2;
reg   [27:0] tmp10_3_2_0_reg_5730;
wire   [27:0] tmp12_3_fu_3845_p2;
reg   [27:0] tmp12_3_reg_5735;
wire   [0:0] icmp_ln33_9_fu_3851_p2;
wire   [9:0] add_ln33_15_fu_3857_p2;
reg   [9:0] add_ln33_15_reg_5744;
wire   [4:0] add_ln33_3_fu_3863_p2;
reg   [4:0] add_ln33_3_reg_5749;
wire   [0:0] icmp_ln34_9_fu_3869_p2;
reg   [0:0] icmp_ln34_9_reg_5754;
wire   [4:0] out_w_0_3_mid2_fu_3875_p3;
reg   [4:0] out_w_0_3_mid2_reg_5762;
wire   [21:0] tmp_3_0_0_mid1_fu_3887_p2;
reg   [21:0] tmp_3_0_0_mid1_reg_5769;
wire   [27:0] tmp10_3_0_0_mid2_fu_3922_p3;
reg   [27:0] tmp10_3_0_0_mid2_reg_5775;
wire   [21:0] tmp11_3_mid1_fu_3930_p2;
reg   [21:0] tmp11_3_mid1_reg_5782;
wire   [27:0] tmp10_3_1_0_mid2_fu_3970_p3;
reg   [27:0] tmp10_3_1_0_mid2_reg_5788;
wire   [27:0] tmp10_3_2_0_mid2_fu_4011_p3;
reg   [27:0] tmp10_3_2_0_mid2_reg_5795;
wire   [27:0] zext_ln41_53_fu_4051_p1;
reg   [27:0] zext_ln41_53_reg_5802;
wire   [4:0] add_ln41_34_fu_4068_p2;
reg   [4:0] add_ln41_34_reg_5813;
wire   [27:0] zext_ln41_54_fu_4073_p1;
reg   [27:0] zext_ln41_54_reg_5818;
wire   [27:0] add_ln49_3_fu_4091_p2;
reg   [27:0] add_ln49_3_reg_5829;
reg   [27:0] add_ln49_3_reg_5829_pp3_iter1_reg;
wire   [27:0] zext_ln41_55_fu_4102_p1;
reg   [27:0] zext_ln41_55_reg_5834;
reg   [15:0] trunc_ln49_27_reg_5850;
reg   [15:0] trunc_ln49_28_reg_5855;
wire   [27:0] add_ln41_41_fu_4185_p2;
reg   [27:0] add_ln41_41_reg_5870;
wire   [27:0] add_ln41_42_fu_4189_p2;
reg   [27:0] add_ln41_42_reg_5875;
wire   [27:0] add_ln41_43_fu_4193_p2;
reg   [27:0] add_ln41_43_reg_5880;
wire   [4:0] select_ln33_3_fu_4197_p3;
reg   [4:0] select_ln33_3_reg_5885;
reg   [15:0] trunc_ln49_29_reg_5890;
reg   [15:0] trunc_ln49_30_reg_5895;
wire   [15:0] add_ln49_28_fu_4245_p2;
reg   [15:0] add_ln49_28_reg_5910;
reg   [15:0] trunc_ln49_31_reg_5915;
reg   [15:0] trunc_ln49_32_reg_5920;
wire   [15:0] add_ln49_30_fu_4287_p2;
reg   [15:0] add_ln49_30_reg_5930;
reg   [15:0] trunc_ln49_33_reg_5935;
reg   [15:0] trunc_ln49_34_reg_5940;
wire   [15:0] add_ln49_31_fu_4318_p2;
reg   [15:0] add_ln49_31_reg_5945;
reg   [15:0] trunc_ln49_35_reg_5950;
wire   [15:0] add_ln49_35_fu_4349_p2;
reg   [15:0] add_ln49_35_reg_5955;
wire   [15:0] add_ln23_fu_4362_p2;
wire    ap_CS_fsm_state50;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state16;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state28;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state40;
wire    ap_block_pp3_stage4_subdone;
reg   [15:0] out_d_0_0_reg_759;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_775_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_out_h_0_0_phi_fu_786_p4;
reg   [4:0] ap_phi_mux_out_w_0_0_phi_fu_798_p4;
reg   [9:0] ap_phi_mux_indvar_flatten6_phi_fu_809_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] ap_phi_mux_out_h_0_1_phi_fu_820_p4;
reg   [4:0] ap_phi_mux_out_w_0_1_phi_fu_832_p4;
reg   [9:0] ap_phi_mux_indvar_flatten13_phi_fu_843_p4;
wire    ap_block_pp2_stage0;
reg   [4:0] ap_phi_mux_out_h_0_2_phi_fu_854_p4;
reg   [4:0] ap_phi_mux_out_w_0_2_phi_fu_866_p4;
reg   [9:0] ap_phi_mux_indvar_flatten20_phi_fu_877_p4;
wire    ap_block_pp3_stage0;
reg   [4:0] ap_phi_mux_out_h_0_3_phi_fu_888_p4;
reg   [4:0] ap_phi_mux_out_w_0_3_phi_fu_900_p4;
wire   [63:0] zext_ln28_4_fu_945_p1;
wire   [63:0] zext_ln28_5_fu_956_p1;
wire   [63:0] zext_ln28_6_fu_967_p1;
wire   [63:0] zext_ln28_7_fu_978_p1;
wire   [63:0] zext_ln28_8_fu_989_p1;
wire   [63:0] zext_ln28_9_fu_1000_p1;
wire   [63:0] zext_ln28_10_fu_1011_p1;
wire   [63:0] zext_ln28_11_fu_1022_p1;
wire   [63:0] zext_ln28_12_fu_1033_p1;
wire   [63:0] zext_ln41_5_fu_1480_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln41_7_fu_1503_p1;
wire   [63:0] zext_ln41_9_fu_1532_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln41_10_fu_1545_p1;
wire   [63:0] zext_ln41_11_fu_1584_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln41_12_fu_1597_p1;
wire   [63:0] zext_ln41_13_fu_1649_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln41_14_fu_1657_p1;
wire   [63:0] zext_ln41_15_fu_1695_p1;
wire   [63:0] zext_ln49_fu_1774_p1;
wire   [63:0] zext_ln28_13_fu_1813_p1;
wire   [63:0] zext_ln28_14_fu_1824_p1;
wire   [63:0] zext_ln28_15_fu_1835_p1;
wire   [63:0] zext_ln28_16_fu_1846_p1;
wire   [63:0] zext_ln28_17_fu_1857_p1;
wire   [63:0] zext_ln28_18_fu_1868_p1;
wire   [63:0] zext_ln28_19_fu_1879_p1;
wire   [63:0] zext_ln28_20_fu_1890_p1;
wire   [63:0] zext_ln28_21_fu_1901_p1;
wire   [63:0] zext_ln41_17_fu_2345_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln41_18_fu_2368_p1;
wire   [63:0] zext_ln41_19_fu_2397_p1;
wire    ap_block_pp1_stage2;
wire   [63:0] zext_ln41_20_fu_2410_p1;
wire   [63:0] zext_ln41_21_fu_2449_p1;
wire    ap_block_pp1_stage3;
wire   [63:0] zext_ln41_22_fu_2462_p1;
wire   [63:0] zext_ln41_23_fu_2514_p1;
wire    ap_block_pp1_stage4;
wire   [63:0] zext_ln41_24_fu_2522_p1;
wire   [63:0] zext_ln41_25_fu_2560_p1;
wire   [63:0] zext_ln49_1_fu_2639_p1;
wire   [63:0] zext_ln28_22_fu_2672_p1;
wire   [63:0] zext_ln28_23_fu_2683_p1;
wire   [63:0] zext_ln28_24_fu_2694_p1;
wire   [63:0] zext_ln28_25_fu_2705_p1;
wire   [63:0] zext_ln28_26_fu_2716_p1;
wire   [63:0] zext_ln28_27_fu_2727_p1;
wire   [63:0] zext_ln28_28_fu_2738_p1;
wire   [63:0] zext_ln28_29_fu_2749_p1;
wire   [63:0] zext_ln28_30_fu_2760_p1;
wire   [63:0] zext_ln41_26_fu_3204_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] zext_ln41_27_fu_3227_p1;
wire   [63:0] zext_ln41_28_fu_3256_p1;
wire    ap_block_pp2_stage2;
wire   [63:0] zext_ln41_29_fu_3269_p1;
wire   [63:0] zext_ln41_30_fu_3308_p1;
wire    ap_block_pp2_stage3;
wire   [63:0] zext_ln41_31_fu_3321_p1;
wire   [63:0] zext_ln41_32_fu_3373_p1;
wire    ap_block_pp2_stage4;
wire   [63:0] zext_ln41_33_fu_3381_p1;
wire   [63:0] zext_ln41_34_fu_3419_p1;
wire   [63:0] zext_ln49_2_fu_3498_p1;
wire   [63:0] zext_ln28_31_fu_3531_p1;
wire   [63:0] zext_ln28_32_fu_3542_p1;
wire   [63:0] zext_ln28_33_fu_3553_p1;
wire   [63:0] zext_ln28_34_fu_3564_p1;
wire   [63:0] zext_ln28_35_fu_3575_p1;
wire   [63:0] zext_ln28_36_fu_3586_p1;
wire   [63:0] zext_ln28_37_fu_3597_p1;
wire   [63:0] zext_ln28_38_fu_3608_p1;
wire   [63:0] zext_ln28_39_fu_3619_p1;
wire   [63:0] zext_ln41_35_fu_4063_p1;
wire    ap_block_pp3_stage1;
wire   [63:0] zext_ln41_36_fu_4086_p1;
wire   [63:0] zext_ln41_37_fu_4115_p1;
wire    ap_block_pp3_stage2;
wire   [63:0] zext_ln41_38_fu_4128_p1;
wire   [63:0] zext_ln41_39_fu_4167_p1;
wire    ap_block_pp3_stage3;
wire   [63:0] zext_ln41_40_fu_4180_p1;
wire   [63:0] zext_ln41_41_fu_4232_p1;
wire    ap_block_pp3_stage4;
wire   [63:0] zext_ln41_42_fu_4240_p1;
wire   [63:0] zext_ln41_43_fu_4278_p1;
wire   [63:0] zext_ln49_3_fu_4357_p1;
wire   [18:0] shl_ln_fu_927_p3;
wire   [19:0] zext_ln28_fu_923_p1;
wire   [19:0] zext_ln28_44_fu_935_p1;
wire   [19:0] add_ln28_fu_939_p2;
wire   [19:0] or_ln28_fu_950_p2;
wire   [19:0] or_ln28_1_fu_961_p2;
wire   [19:0] or_ln28_2_fu_972_p2;
wire   [19:0] add_ln28_1_fu_983_p2;
wire   [19:0] add_ln28_2_fu_994_p2;
wire   [19:0] add_ln28_3_fu_1005_p2;
wire   [19:0] add_ln28_4_fu_1016_p2;
wire   [19:0] add_ln28_5_fu_1027_p2;
wire   [20:0] shl_ln4_fu_1074_p3;
wire   [16:0] shl_ln41_1_fu_1086_p3;
wire   [21:0] zext_ln41_fu_1082_p1;
wire   [21:0] zext_ln41_1_fu_1094_p1;
wire   [17:0] shl_ln5_fu_1104_p3;
wire   [21:0] zext_ln49_4_fu_1112_p1;
wire   [21:0] zext_ln41_cast_fu_1122_p1;
wire   [21:0] tmp_0_0_0_fu_1126_p2;
wire   [26:0] p_shl_fu_1131_p3;
wire   [22:0] p_shl1_fu_1143_p3;
wire  signed [27:0] p_shl46_cast_fu_1139_p1;
wire  signed [27:0] p_shl47_cast_fu_1151_p1;
wire   [21:0] tmp_0_1_0_fu_1161_p2;
wire   [26:0] p_shl2_fu_1167_p3;
wire   [22:0] p_shl3_fu_1179_p3;
wire  signed [27:0] p_shl44_cast_fu_1175_p1;
wire  signed [27:0] p_shl45_cast_fu_1187_p1;
wire   [21:0] tmp_0_2_0_fu_1197_p2;
wire   [26:0] p_shl4_fu_1203_p3;
wire   [22:0] p_shl5_fu_1215_p3;
wire  signed [27:0] p_shl42_cast_fu_1211_p1;
wire  signed [27:0] p_shl43_cast_fu_1223_p1;
wire   [21:0] tmp11_0_fu_1233_p2;
wire   [26:0] p_shl6_fu_1238_p3;
wire   [23:0] p_shl7_fu_1250_p3;
wire  signed [27:0] p_shl40_cast_fu_1246_p1;
wire  signed [27:0] p_shl41_cast_fu_1258_p1;
wire   [21:0] zext_ln41_cast_mid1_fu_1300_p1;
wire   [26:0] p_shl46_mid1_fu_1309_p3;
wire   [22:0] p_shl47_mid1_fu_1321_p3;
wire  signed [27:0] p_shl46_cast_mid1_fu_1317_p1;
wire  signed [27:0] p_shl47_cast_mid1_fu_1329_p1;
wire   [27:0] tmp10_0_0_0_mid1_fu_1333_p2;
wire   [27:0] tmp10_0_0_0_fu_1155_p2;
wire   [21:0] tmp_0_1_0_mid1_fu_1352_p2;
wire   [26:0] p_shl44_mid1_fu_1357_p3;
wire   [22:0] p_shl45_mid1_fu_1369_p3;
wire  signed [27:0] p_shl44_cast_mid1_fu_1365_p1;
wire  signed [27:0] p_shl45_cast_mid1_fu_1377_p1;
wire   [27:0] tmp10_0_1_0_mid1_fu_1381_p2;
wire   [21:0] tmp_0_2_0_mid1_fu_1393_p2;
wire   [26:0] p_shl42_mid1_fu_1398_p3;
wire   [22:0] p_shl43_mid1_fu_1410_p3;
wire  signed [27:0] p_shl42_cast_mid1_fu_1406_p1;
wire  signed [27:0] p_shl43_cast_mid1_fu_1418_p1;
wire   [27:0] tmp10_0_2_0_mid1_fu_1422_p2;
wire   [26:0] p_shl40_mid1_fu_1434_p3;
wire   [23:0] p_shl41_mid1_fu_1445_p3;
wire  signed [27:0] p_shl40_cast_mid1_fu_1441_p1;
wire  signed [27:0] p_shl41_cast_mid1_fu_1452_p1;
wire   [27:0] tmp12_0_mid1_fu_1456_p2;
wire   [27:0] add_ln41_fu_1471_p2;
wire  signed [31:0] sext_ln41_2_fu_1476_p1;
wire   [27:0] add_ln41_2_fu_1494_p2;
wire  signed [31:0] sext_ln41_4_fu_1499_p1;
wire   [27:0] tmp12_0_mid2_fu_1462_p3;
wire   [4:0] add_ln41_3_fu_1514_p2;
wire   [27:0] add_ln41_4_fu_1523_p2;
wire  signed [31:0] sext_ln41_6_fu_1528_p1;
wire   [27:0] add_ln41_5_fu_1537_p2;
wire  signed [31:0] sext_ln41_8_fu_1541_p1;
wire  signed [29:0] mul_ln41_fu_4368_p2;
wire  signed [29:0] mul_ln41_1_fu_4374_p2;
wire   [27:0] add_ln41_6_fu_1576_p2;
wire  signed [31:0] sext_ln41_10_fu_1580_p1;
wire   [27:0] add_ln41_7_fu_1589_p2;
wire  signed [31:0] sext_ln41_12_fu_1593_p1;
wire  signed [29:0] mul_ln41_2_fu_4380_p2;
wire  signed [29:0] mul_ln41_3_fu_4386_p2;
wire  signed [31:0] sext_ln41_14_fu_1646_p1;
wire  signed [31:0] sext_ln41_16_fu_1654_p1;
wire  signed [29:0] mul_ln41_4_fu_4392_p2;
wire  signed [29:0] mul_ln41_5_fu_4398_p2;
wire  signed [31:0] sext_ln41_18_fu_1692_p1;
wire   [15:0] add_ln49_4_fu_1700_p2;
wire  signed [29:0] mul_ln41_6_fu_4404_p2;
wire  signed [29:0] mul_ln41_7_fu_4410_p2;
wire  signed [29:0] mul_ln41_8_fu_4416_p2;
wire   [15:0] add_ln49_7_fu_1752_p2;
wire   [15:0] add_ln49_8_fu_1756_p2;
wire   [15:0] add_ln49_9_fu_1761_p2;
wire  signed [31:0] sext_ln49_fu_1771_p1;
wire   [18:0] shl_ln28_1_fu_1795_p3;
wire   [19:0] zext_ln28_45_fu_1791_p1;
wire   [19:0] zext_ln28_50_fu_1803_p1;
wire   [19:0] add_ln28_6_fu_1807_p2;
wire   [19:0] add_ln28_7_fu_1818_p2;
wire   [19:0] or_ln28_3_fu_1829_p2;
wire   [19:0] add_ln28_8_fu_1840_p2;
wire   [19:0] add_ln28_9_fu_1851_p2;
wire   [19:0] add_ln28_10_fu_1862_p2;
wire   [19:0] add_ln28_11_fu_1873_p2;
wire   [19:0] add_ln28_12_fu_1884_p2;
wire   [19:0] add_ln28_13_fu_1895_p2;
wire   [20:0] shl_ln41_2_fu_1942_p3;
wire   [16:0] shl_ln41_3_fu_1953_p3;
wire   [21:0] zext_ln41_2_fu_1949_p1;
wire   [21:0] zext_ln41_3_fu_1960_p1;
wire   [17:0] shl_ln49_1_fu_1970_p3;
wire   [21:0] zext_ln49_5_fu_1977_p1;
wire   [21:0] zext_ln41_2_cast_fu_1987_p1;
wire   [21:0] tmp_1_0_0_fu_1991_p2;
wire   [26:0] p_shl8_fu_1996_p3;
wire   [22:0] p_shl9_fu_2008_p3;
wire  signed [27:0] p_shl58_cast_fu_2004_p1;
wire  signed [27:0] p_shl59_cast_fu_2016_p1;
wire   [21:0] tmp_1_1_0_fu_2026_p2;
wire   [26:0] p_shl10_fu_2032_p3;
wire   [22:0] p_shl11_fu_2044_p3;
wire  signed [27:0] p_shl56_cast_fu_2040_p1;
wire  signed [27:0] p_shl57_cast_fu_2052_p1;
wire   [21:0] tmp_1_2_0_fu_2062_p2;
wire   [26:0] p_shl12_fu_2068_p3;
wire   [22:0] p_shl13_fu_2080_p3;
wire  signed [27:0] p_shl54_cast_fu_2076_p1;
wire  signed [27:0] p_shl55_cast_fu_2088_p1;
wire   [21:0] tmp11_1_fu_2098_p2;
wire   [26:0] p_shl14_fu_2103_p3;
wire   [23:0] p_shl15_fu_2115_p3;
wire  signed [27:0] p_shl52_cast_fu_2111_p1;
wire  signed [27:0] p_shl53_cast_fu_2123_p1;
wire   [21:0] zext_ln41_2_cast_mid_fu_2165_p1;
wire   [26:0] p_shl58_mid1_fu_2174_p3;
wire   [22:0] p_shl59_mid1_fu_2186_p3;
wire  signed [27:0] p_shl58_cast_mid1_fu_2182_p1;
wire  signed [27:0] p_shl59_cast_mid1_fu_2194_p1;
wire   [27:0] tmp10_1_0_0_mid1_fu_2198_p2;
wire   [27:0] tmp10_1_0_0_fu_2020_p2;
wire   [21:0] tmp_1_1_0_mid1_fu_2217_p2;
wire   [26:0] p_shl56_mid1_fu_2222_p3;
wire   [22:0] p_shl57_mid1_fu_2234_p3;
wire  signed [27:0] p_shl56_cast_mid1_fu_2230_p1;
wire  signed [27:0] p_shl57_cast_mid1_fu_2242_p1;
wire   [27:0] tmp10_1_1_0_mid1_fu_2246_p2;
wire   [21:0] tmp_1_2_0_mid1_fu_2258_p2;
wire   [26:0] p_shl54_mid1_fu_2263_p3;
wire   [22:0] p_shl55_mid1_fu_2275_p3;
wire  signed [27:0] p_shl54_cast_mid1_fu_2271_p1;
wire  signed [27:0] p_shl55_cast_mid1_fu_2283_p1;
wire   [27:0] tmp10_1_2_0_mid1_fu_2287_p2;
wire   [26:0] p_shl52_mid1_fu_2299_p3;
wire   [23:0] p_shl53_mid1_fu_2310_p3;
wire  signed [27:0] p_shl52_cast_mid1_fu_2306_p1;
wire  signed [27:0] p_shl53_cast_mid1_fu_2317_p1;
wire   [27:0] tmp12_1_mid1_fu_2321_p2;
wire   [27:0] add_ln41_11_fu_2336_p2;
wire  signed [31:0] sext_ln41_22_fu_2341_p1;
wire   [27:0] add_ln41_13_fu_2359_p2;
wire  signed [31:0] sext_ln41_24_fu_2364_p1;
wire   [27:0] tmp12_1_mid2_fu_2327_p3;
wire   [4:0] add_ln41_14_fu_2379_p2;
wire   [27:0] add_ln41_15_fu_2388_p2;
wire  signed [31:0] sext_ln41_26_fu_2393_p1;
wire   [27:0] add_ln41_16_fu_2402_p2;
wire  signed [31:0] sext_ln41_28_fu_2406_p1;
wire  signed [29:0] mul_ln41_9_fu_4422_p2;
wire  signed [29:0] mul_ln41_10_fu_4428_p2;
wire   [27:0] add_ln41_17_fu_2441_p2;
wire  signed [31:0] sext_ln41_30_fu_2445_p1;
wire   [27:0] add_ln41_18_fu_2454_p2;
wire  signed [31:0] sext_ln41_32_fu_2458_p1;
wire  signed [29:0] mul_ln41_11_fu_4434_p2;
wire  signed [29:0] mul_ln41_12_fu_4440_p2;
wire  signed [31:0] sext_ln41_34_fu_2511_p1;
wire  signed [31:0] sext_ln41_36_fu_2519_p1;
wire  signed [29:0] mul_ln41_13_fu_4446_p2;
wire  signed [29:0] mul_ln41_14_fu_4452_p2;
wire  signed [31:0] sext_ln41_38_fu_2557_p1;
wire   [15:0] add_ln49_13_fu_2565_p2;
wire  signed [29:0] mul_ln41_15_fu_4458_p2;
wire  signed [29:0] mul_ln41_16_fu_4464_p2;
wire  signed [29:0] mul_ln41_17_fu_4470_p2;
wire   [15:0] add_ln49_16_fu_2617_p2;
wire   [15:0] add_ln49_17_fu_2621_p2;
wire   [15:0] add_ln49_18_fu_2626_p2;
wire  signed [31:0] sext_ln49_1_fu_2636_p1;
wire   [18:0] shl_ln28_2_fu_2654_p3;
wire   [19:0] zext_ln28_51_fu_2650_p1;
wire   [19:0] zext_ln28_56_fu_2662_p1;
wire   [19:0] add_ln28_14_fu_2666_p2;
wire   [19:0] or_ln28_4_fu_2677_p2;
wire   [19:0] add_ln28_15_fu_2688_p2;
wire   [19:0] add_ln28_16_fu_2699_p2;
wire   [19:0] add_ln28_17_fu_2710_p2;
wire   [19:0] add_ln28_18_fu_2721_p2;
wire   [19:0] add_ln28_19_fu_2732_p2;
wire   [19:0] add_ln28_20_fu_2743_p2;
wire   [19:0] add_ln28_21_fu_2754_p2;
wire   [20:0] shl_ln41_4_fu_2801_p3;
wire   [16:0] shl_ln41_5_fu_2812_p3;
wire   [21:0] zext_ln41_16_fu_2808_p1;
wire   [21:0] zext_ln41_44_fu_2819_p1;
wire   [17:0] shl_ln49_2_fu_2829_p3;
wire   [21:0] zext_ln49_6_fu_2836_p1;
wire   [21:0] zext_ln41_4_cast_fu_2846_p1;
wire   [21:0] tmp_2_0_0_fu_2850_p2;
wire   [26:0] p_shl16_fu_2855_p3;
wire   [22:0] p_shl17_fu_2867_p3;
wire  signed [27:0] p_shl70_cast_fu_2863_p1;
wire  signed [27:0] p_shl71_cast_fu_2875_p1;
wire   [21:0] tmp_2_1_0_fu_2885_p2;
wire   [26:0] p_shl18_fu_2891_p3;
wire   [22:0] p_shl19_fu_2903_p3;
wire  signed [27:0] p_shl68_cast_fu_2899_p1;
wire  signed [27:0] p_shl69_cast_fu_2911_p1;
wire   [21:0] tmp_2_2_0_fu_2921_p2;
wire   [26:0] p_shl20_fu_2927_p3;
wire   [22:0] p_shl21_fu_2939_p3;
wire  signed [27:0] p_shl66_cast_fu_2935_p1;
wire  signed [27:0] p_shl67_cast_fu_2947_p1;
wire   [21:0] tmp11_2_fu_2957_p2;
wire   [26:0] p_shl22_fu_2962_p3;
wire   [23:0] p_shl23_fu_2974_p3;
wire  signed [27:0] p_shl64_cast_fu_2970_p1;
wire  signed [27:0] p_shl65_cast_fu_2982_p1;
wire   [21:0] zext_ln41_4_cast_mid_fu_3024_p1;
wire   [26:0] p_shl70_mid1_fu_3033_p3;
wire   [22:0] p_shl71_mid1_fu_3045_p3;
wire  signed [27:0] p_shl70_cast_mid1_fu_3041_p1;
wire  signed [27:0] p_shl71_cast_mid1_fu_3053_p1;
wire   [27:0] tmp10_2_0_0_mid1_fu_3057_p2;
wire   [27:0] tmp10_2_0_0_fu_2879_p2;
wire   [21:0] tmp_2_1_0_mid1_fu_3076_p2;
wire   [26:0] p_shl68_mid1_fu_3081_p3;
wire   [22:0] p_shl69_mid1_fu_3093_p3;
wire  signed [27:0] p_shl68_cast_mid1_fu_3089_p1;
wire  signed [27:0] p_shl69_cast_mid1_fu_3101_p1;
wire   [27:0] tmp10_2_1_0_mid1_fu_3105_p2;
wire   [21:0] tmp_2_2_0_mid1_fu_3117_p2;
wire   [26:0] p_shl66_mid1_fu_3122_p3;
wire   [22:0] p_shl67_mid1_fu_3134_p3;
wire  signed [27:0] p_shl66_cast_mid1_fu_3130_p1;
wire  signed [27:0] p_shl67_cast_mid1_fu_3142_p1;
wire   [27:0] tmp10_2_2_0_mid1_fu_3146_p2;
wire   [26:0] p_shl64_mid1_fu_3158_p3;
wire   [23:0] p_shl65_mid1_fu_3169_p3;
wire  signed [27:0] p_shl64_cast_mid1_fu_3165_p1;
wire  signed [27:0] p_shl65_cast_mid1_fu_3176_p1;
wire   [27:0] tmp12_2_mid1_fu_3180_p2;
wire   [27:0] add_ln41_22_fu_3195_p2;
wire  signed [31:0] sext_ln41_40_fu_3200_p1;
wire   [27:0] add_ln41_24_fu_3218_p2;
wire  signed [31:0] sext_ln41_42_fu_3223_p1;
wire   [27:0] tmp12_2_mid2_fu_3186_p3;
wire   [4:0] add_ln41_25_fu_3238_p2;
wire   [27:0] add_ln41_26_fu_3247_p2;
wire  signed [31:0] sext_ln41_44_fu_3252_p1;
wire   [27:0] add_ln41_27_fu_3261_p2;
wire  signed [31:0] sext_ln41_46_fu_3265_p1;
wire  signed [29:0] mul_ln41_18_fu_4476_p2;
wire  signed [29:0] mul_ln41_19_fu_4482_p2;
wire   [27:0] add_ln41_28_fu_3300_p2;
wire  signed [31:0] sext_ln41_48_fu_3304_p1;
wire   [27:0] add_ln41_29_fu_3313_p2;
wire  signed [31:0] sext_ln41_50_fu_3317_p1;
wire  signed [29:0] mul_ln41_20_fu_4488_p2;
wire  signed [29:0] mul_ln41_21_fu_4494_p2;
wire  signed [31:0] sext_ln41_52_fu_3370_p1;
wire  signed [31:0] sext_ln41_54_fu_3378_p1;
wire  signed [29:0] mul_ln41_22_fu_4500_p2;
wire  signed [29:0] mul_ln41_23_fu_4506_p2;
wire  signed [31:0] sext_ln41_56_fu_3416_p1;
wire   [15:0] add_ln49_21_fu_3424_p2;
wire  signed [29:0] mul_ln41_24_fu_4512_p2;
wire  signed [29:0] mul_ln41_25_fu_4518_p2;
wire  signed [29:0] mul_ln41_26_fu_4524_p2;
wire   [15:0] add_ln49_24_fu_3476_p2;
wire   [15:0] add_ln49_25_fu_3480_p2;
wire   [15:0] add_ln49_26_fu_3485_p2;
wire  signed [31:0] sext_ln49_2_fu_3495_p1;
wire   [18:0] shl_ln28_3_fu_3513_p3;
wire   [19:0] zext_ln28_57_fu_3509_p1;
wire   [19:0] zext_ln28_62_fu_3521_p1;
wire   [19:0] add_ln28_22_fu_3525_p2;
wire   [19:0] add_ln28_23_fu_3536_p2;
wire   [19:0] add_ln28_24_fu_3547_p2;
wire   [19:0] add_ln28_25_fu_3558_p2;
wire   [19:0] add_ln28_26_fu_3569_p2;
wire   [19:0] add_ln28_27_fu_3580_p2;
wire   [19:0] add_ln28_28_fu_3591_p2;
wire   [19:0] add_ln28_29_fu_3602_p2;
wire   [19:0] add_ln28_30_fu_3613_p2;
wire   [20:0] shl_ln41_6_fu_3660_p3;
wire   [16:0] shl_ln41_7_fu_3671_p3;
wire   [21:0] zext_ln41_45_fu_3667_p1;
wire   [21:0] zext_ln41_46_fu_3678_p1;
wire   [17:0] shl_ln49_3_fu_3688_p3;
wire   [21:0] zext_ln49_7_fu_3695_p1;
wire   [21:0] zext_ln41_6_cast_fu_3705_p1;
wire   [21:0] tmp_3_0_0_fu_3709_p2;
wire   [26:0] p_shl24_fu_3714_p3;
wire   [22:0] p_shl25_fu_3726_p3;
wire  signed [27:0] p_shl82_cast_fu_3722_p1;
wire  signed [27:0] p_shl83_cast_fu_3734_p1;
wire   [21:0] tmp_3_1_0_fu_3744_p2;
wire   [26:0] p_shl26_fu_3750_p3;
wire   [22:0] p_shl27_fu_3762_p3;
wire  signed [27:0] p_shl80_cast_fu_3758_p1;
wire  signed [27:0] p_shl81_cast_fu_3770_p1;
wire   [21:0] tmp_3_2_0_fu_3780_p2;
wire   [26:0] p_shl28_fu_3786_p3;
wire   [22:0] p_shl29_fu_3798_p3;
wire  signed [27:0] p_shl78_cast_fu_3794_p1;
wire  signed [27:0] p_shl79_cast_fu_3806_p1;
wire   [21:0] tmp11_3_fu_3816_p2;
wire   [26:0] p_shl30_fu_3821_p3;
wire   [23:0] p_shl31_fu_3833_p3;
wire  signed [27:0] p_shl76_cast_fu_3829_p1;
wire  signed [27:0] p_shl77_cast_fu_3841_p1;
wire   [21:0] zext_ln41_6_cast_mid_fu_3883_p1;
wire   [26:0] p_shl82_mid1_fu_3892_p3;
wire   [22:0] p_shl83_mid1_fu_3904_p3;
wire  signed [27:0] p_shl82_cast_mid1_fu_3900_p1;
wire  signed [27:0] p_shl83_cast_mid1_fu_3912_p1;
wire   [27:0] tmp10_3_0_0_mid1_fu_3916_p2;
wire   [27:0] tmp10_3_0_0_fu_3738_p2;
wire   [21:0] tmp_3_1_0_mid1_fu_3935_p2;
wire   [26:0] p_shl80_mid1_fu_3940_p3;
wire   [22:0] p_shl81_mid1_fu_3952_p3;
wire  signed [27:0] p_shl80_cast_mid1_fu_3948_p1;
wire  signed [27:0] p_shl81_cast_mid1_fu_3960_p1;
wire   [27:0] tmp10_3_1_0_mid1_fu_3964_p2;
wire   [21:0] tmp_3_2_0_mid1_fu_3976_p2;
wire   [26:0] p_shl78_mid1_fu_3981_p3;
wire   [22:0] p_shl79_mid1_fu_3993_p3;
wire  signed [27:0] p_shl78_cast_mid1_fu_3989_p1;
wire  signed [27:0] p_shl79_cast_mid1_fu_4001_p1;
wire   [27:0] tmp10_3_2_0_mid1_fu_4005_p2;
wire   [26:0] p_shl76_mid1_fu_4017_p3;
wire   [23:0] p_shl77_mid1_fu_4028_p3;
wire  signed [27:0] p_shl76_cast_mid1_fu_4024_p1;
wire  signed [27:0] p_shl77_cast_mid1_fu_4035_p1;
wire   [27:0] tmp12_3_mid1_fu_4039_p2;
wire   [27:0] add_ln41_33_fu_4054_p2;
wire  signed [31:0] sext_ln41_58_fu_4059_p1;
wire   [27:0] add_ln41_35_fu_4077_p2;
wire  signed [31:0] sext_ln41_60_fu_4082_p1;
wire   [27:0] tmp12_3_mid2_fu_4045_p3;
wire   [4:0] add_ln41_36_fu_4097_p2;
wire   [27:0] add_ln41_37_fu_4106_p2;
wire  signed [31:0] sext_ln41_62_fu_4111_p1;
wire   [27:0] add_ln41_38_fu_4120_p2;
wire  signed [31:0] sext_ln41_64_fu_4124_p1;
wire  signed [29:0] mul_ln41_27_fu_4530_p2;
wire  signed [29:0] mul_ln41_28_fu_4536_p2;
wire   [27:0] add_ln41_39_fu_4159_p2;
wire  signed [31:0] sext_ln41_66_fu_4163_p1;
wire   [27:0] add_ln41_40_fu_4172_p2;
wire  signed [31:0] sext_ln41_68_fu_4176_p1;
wire  signed [29:0] mul_ln41_29_fu_4542_p2;
wire  signed [29:0] mul_ln41_30_fu_4548_p2;
wire  signed [31:0] sext_ln41_70_fu_4229_p1;
wire  signed [31:0] sext_ln41_72_fu_4237_p1;
wire  signed [29:0] mul_ln41_31_fu_4554_p2;
wire  signed [29:0] mul_ln41_32_fu_4560_p2;
wire  signed [31:0] sext_ln41_74_fu_4275_p1;
wire   [15:0] add_ln49_29_fu_4283_p2;
wire  signed [29:0] mul_ln41_33_fu_4566_p2;
wire  signed [29:0] mul_ln41_34_fu_4572_p2;
wire  signed [29:0] mul_ln41_35_fu_4578_p2;
wire   [15:0] add_ln49_32_fu_4335_p2;
wire   [15:0] add_ln49_33_fu_4339_p2;
wire   [15:0] add_ln49_34_fu_4344_p2;
wire  signed [31:0] sext_ln49_3_fu_4354_p1;
wire  signed [14:0] mul_ln41_fu_4368_p1;
wire  signed [14:0] mul_ln41_1_fu_4374_p1;
wire  signed [14:0] mul_ln41_2_fu_4380_p1;
wire  signed [14:0] mul_ln41_3_fu_4386_p1;
wire  signed [14:0] mul_ln41_4_fu_4392_p1;
wire  signed [14:0] mul_ln41_5_fu_4398_p1;
wire  signed [14:0] mul_ln41_6_fu_4404_p1;
wire  signed [14:0] mul_ln41_7_fu_4410_p1;
wire  signed [14:0] mul_ln41_8_fu_4416_p1;
wire  signed [14:0] mul_ln41_9_fu_4422_p1;
wire  signed [14:0] mul_ln41_10_fu_4428_p1;
wire  signed [14:0] mul_ln41_11_fu_4434_p1;
wire  signed [14:0] mul_ln41_12_fu_4440_p1;
wire  signed [14:0] mul_ln41_13_fu_4446_p1;
wire  signed [14:0] mul_ln41_14_fu_4452_p1;
wire  signed [14:0] mul_ln41_15_fu_4458_p1;
wire  signed [14:0] mul_ln41_16_fu_4464_p1;
wire  signed [14:0] mul_ln41_17_fu_4470_p1;
wire  signed [14:0] mul_ln41_18_fu_4476_p1;
wire  signed [14:0] mul_ln41_19_fu_4482_p1;
wire  signed [14:0] mul_ln41_20_fu_4488_p1;
wire  signed [14:0] mul_ln41_21_fu_4494_p1;
wire  signed [14:0] mul_ln41_22_fu_4500_p1;
wire  signed [14:0] mul_ln41_23_fu_4506_p1;
wire  signed [14:0] mul_ln41_24_fu_4512_p1;
wire  signed [14:0] mul_ln41_25_fu_4518_p1;
wire  signed [14:0] mul_ln41_26_fu_4524_p1;
wire  signed [14:0] mul_ln41_27_fu_4530_p1;
wire  signed [14:0] mul_ln41_28_fu_4536_p1;
wire  signed [14:0] mul_ln41_29_fu_4542_p1;
wire  signed [14:0] mul_ln41_30_fu_4548_p1;
wire  signed [14:0] mul_ln41_31_fu_4554_p1;
wire  signed [14:0] mul_ln41_32_fu_4560_p1;
wire  signed [14:0] mul_ln41_33_fu_4566_p1;
wire  signed [14:0] mul_ln41_34_fu_4572_p1;
wire  signed [14:0] mul_ln41_35_fu_4578_p1;
reg   [29:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

depthwise_conv2d_fix_SeparableConv2D_0_w_s #(
    .DataWidth( 15 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
SeparableConv2D_0_w_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_0_w_s_address0),
    .ce0(SeparableConv2D_0_w_s_ce0),
    .q0(SeparableConv2D_0_w_s_q0),
    .address1(SeparableConv2D_0_w_s_address1),
    .ce1(SeparableConv2D_0_w_s_ce1),
    .q1(SeparableConv2D_0_w_s_q1),
    .address2(SeparableConv2D_0_w_s_address2),
    .ce2(SeparableConv2D_0_w_s_ce2),
    .q2(SeparableConv2D_0_w_s_q2),
    .address3(SeparableConv2D_0_w_s_address3),
    .ce3(SeparableConv2D_0_w_s_ce3),
    .q3(SeparableConv2D_0_w_s_q3),
    .address4(SeparableConv2D_0_w_s_address4),
    .ce4(SeparableConv2D_0_w_s_ce4),
    .q4(SeparableConv2D_0_w_s_q4),
    .address5(SeparableConv2D_0_w_s_address5),
    .ce5(SeparableConv2D_0_w_s_ce5),
    .q5(SeparableConv2D_0_w_s_q5),
    .address6(SeparableConv2D_0_w_s_address6),
    .ce6(SeparableConv2D_0_w_s_ce6),
    .q6(SeparableConv2D_0_w_s_q6),
    .address7(SeparableConv2D_0_w_s_address7),
    .ce7(SeparableConv2D_0_w_s_ce7),
    .q7(SeparableConv2D_0_w_s_q7),
    .address8(SeparableConv2D_0_w_s_address8),
    .ce8(SeparableConv2D_0_w_s_ce8),
    .q8(SeparableConv2D_0_w_s_q8)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U6(
    .din0(reg_907),
    .din1(mul_ln41_fu_4368_p1),
    .dout(mul_ln41_fu_4368_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U7(
    .din0(reg_912),
    .din1(mul_ln41_1_fu_4374_p1),
    .dout(mul_ln41_1_fu_4374_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U8(
    .din0(reg_907),
    .din1(mul_ln41_2_fu_4380_p1),
    .dout(mul_ln41_2_fu_4380_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U9(
    .din0(reg_912),
    .din1(mul_ln41_3_fu_4386_p1),
    .dout(mul_ln41_3_fu_4386_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U10(
    .din0(reg_907),
    .din1(mul_ln41_4_fu_4392_p1),
    .dout(mul_ln41_4_fu_4392_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U11(
    .din0(reg_912),
    .din1(mul_ln41_5_fu_4398_p1),
    .dout(mul_ln41_5_fu_4398_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U12(
    .din0(reg_907),
    .din1(mul_ln41_6_fu_4404_p1),
    .dout(mul_ln41_6_fu_4404_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U13(
    .din0(reg_912),
    .din1(mul_ln41_7_fu_4410_p1),
    .dout(mul_ln41_7_fu_4410_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U14(
    .din0(reg_907),
    .din1(mul_ln41_8_fu_4416_p1),
    .dout(mul_ln41_8_fu_4416_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U15(
    .din0(reg_907),
    .din1(mul_ln41_9_fu_4422_p1),
    .dout(mul_ln41_9_fu_4422_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U16(
    .din0(reg_912),
    .din1(mul_ln41_10_fu_4428_p1),
    .dout(mul_ln41_10_fu_4428_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U17(
    .din0(reg_907),
    .din1(mul_ln41_11_fu_4434_p1),
    .dout(mul_ln41_11_fu_4434_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U18(
    .din0(reg_912),
    .din1(mul_ln41_12_fu_4440_p1),
    .dout(mul_ln41_12_fu_4440_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U19(
    .din0(reg_907),
    .din1(mul_ln41_13_fu_4446_p1),
    .dout(mul_ln41_13_fu_4446_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U20(
    .din0(reg_912),
    .din1(mul_ln41_14_fu_4452_p1),
    .dout(mul_ln41_14_fu_4452_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U21(
    .din0(reg_907),
    .din1(mul_ln41_15_fu_4458_p1),
    .dout(mul_ln41_15_fu_4458_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U22(
    .din0(reg_912),
    .din1(mul_ln41_16_fu_4464_p1),
    .dout(mul_ln41_16_fu_4464_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U23(
    .din0(reg_907),
    .din1(mul_ln41_17_fu_4470_p1),
    .dout(mul_ln41_17_fu_4470_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U24(
    .din0(reg_907),
    .din1(mul_ln41_18_fu_4476_p1),
    .dout(mul_ln41_18_fu_4476_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U25(
    .din0(reg_912),
    .din1(mul_ln41_19_fu_4482_p1),
    .dout(mul_ln41_19_fu_4482_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U26(
    .din0(reg_907),
    .din1(mul_ln41_20_fu_4488_p1),
    .dout(mul_ln41_20_fu_4488_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U27(
    .din0(reg_912),
    .din1(mul_ln41_21_fu_4494_p1),
    .dout(mul_ln41_21_fu_4494_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U28(
    .din0(reg_907),
    .din1(mul_ln41_22_fu_4500_p1),
    .dout(mul_ln41_22_fu_4500_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U29(
    .din0(reg_912),
    .din1(mul_ln41_23_fu_4506_p1),
    .dout(mul_ln41_23_fu_4506_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U30(
    .din0(reg_907),
    .din1(mul_ln41_24_fu_4512_p1),
    .dout(mul_ln41_24_fu_4512_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U31(
    .din0(reg_912),
    .din1(mul_ln41_25_fu_4518_p1),
    .dout(mul_ln41_25_fu_4518_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U32(
    .din0(reg_907),
    .din1(mul_ln41_26_fu_4524_p1),
    .dout(mul_ln41_26_fu_4524_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U33(
    .din0(reg_907),
    .din1(mul_ln41_27_fu_4530_p1),
    .dout(mul_ln41_27_fu_4530_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U34(
    .din0(reg_912),
    .din1(mul_ln41_28_fu_4536_p1),
    .dout(mul_ln41_28_fu_4536_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U35(
    .din0(reg_907),
    .din1(mul_ln41_29_fu_4542_p1),
    .dout(mul_ln41_29_fu_4542_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U36(
    .din0(reg_912),
    .din1(mul_ln41_30_fu_4548_p1),
    .dout(mul_ln41_30_fu_4548_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U37(
    .din0(reg_907),
    .din1(mul_ln41_31_fu_4554_p1),
    .dout(mul_ln41_31_fu_4554_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U38(
    .din0(reg_912),
    .din1(mul_ln41_32_fu_4560_p1),
    .dout(mul_ln41_32_fu_4560_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U39(
    .din0(reg_907),
    .din1(mul_ln41_33_fu_4566_p1),
    .dout(mul_ln41_33_fu_4566_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U40(
    .din0(reg_912),
    .din1(mul_ln41_34_fu_4572_p1),
    .dout(mul_ln41_34_fu_4572_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U41(
    .din0(reg_907),
    .din1(mul_ln41_35_fu_4578_p1),
    .dout(mul_ln41_35_fu_4578_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state28) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_subdone))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state40) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4_subdone))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        indvar_flatten13_reg_839 <= add_ln33_14_reg_5400;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten13_reg_839 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        indvar_flatten20_reg_873 <= add_ln33_15_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten20_reg_873 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        indvar_flatten6_reg_805 <= add_ln33_13_reg_5056;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten6_reg_805 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        indvar_flatten_reg_771 <= add_ln33_12_reg_4709;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_771 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        out_d_0_0_reg_759 <= add_ln23_fu_4362_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_d_0_0_reg_759 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        out_h_0_0_reg_782 <= select_ln33_reg_4850;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_0_0_reg_782 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        out_h_0_1_reg_816 <= select_ln33_1_reg_5197;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_h_0_1_reg_816 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        out_h_0_2_reg_850 <= select_ln33_2_reg_5541;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_h_0_2_reg_850 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        out_h_0_3_reg_884 <= select_ln33_3_reg_5885;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_h_0_3_reg_884 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        out_w_0_0_reg_794 <= add_ln41_1_reg_4778;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_w_0_0_reg_794 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        out_w_0_1_reg_828 <= add_ln41_12_reg_5125;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_w_0_1_reg_828 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        out_w_0_2_reg_862 <= add_ln41_23_reg_5469;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_w_0_2_reg_862 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        out_w_0_3_reg_896 <= add_ln41_34_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_w_0_3_reg_896 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln33_9_reg_5740_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln33_7_reg_5052_pp1_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln33_reg_4705 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln33_reg_4705 == 1'd0)))) begin
        reg_907 <= input_r_q1;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln33_8_reg_5396_pp2_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln33_reg_4705_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_907 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln33_8_reg_5396 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln33_reg_4705 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln33_reg_4705 == 1'd0)))) begin
        reg_912 <= input_r_q0;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln33_9_reg_5740 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln33_7_reg_5052 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_912 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln33_12_reg_4709 <= add_ln33_12_fu_1274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln33_13_reg_5056 <= add_ln33_13_fu_2139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        add_ln33_14_reg_5400 <= add_ln33_14_fu_2998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        add_ln33_15_reg_5744 <= add_ln33_15_fu_3857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_fu_2133_p2 == 1'd0))) begin
        add_ln33_1_reg_5061 <= add_ln33_1_fu_2145_p2;
        icmp_ln34_7_reg_5066 <= icmp_ln34_7_fu_2151_p2;
        out_w_0_1_mid2_reg_5074 <= out_w_0_1_mid2_fu_2157_p3;
        tmp10_1_0_0_mid2_reg_5087[27 : 1] <= tmp10_1_0_0_mid2_fu_2204_p3[27 : 1];
        tmp11_1_mid1_reg_5094 <= tmp11_1_mid1_fu_2212_p2;
        tmp_1_0_0_mid1_reg_5081 <= tmp_1_0_0_mid1_fu_2169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_fu_2992_p2 == 1'd0))) begin
        add_ln33_2_reg_5405 <= add_ln33_2_fu_3004_p2;
        icmp_ln34_8_reg_5410 <= icmp_ln34_8_fu_3010_p2;
        out_w_0_2_mid2_reg_5418 <= out_w_0_2_mid2_fu_3016_p3;
        tmp10_2_0_0_mid2_reg_5431[27 : 1] <= tmp10_2_0_0_mid2_fu_3063_p3[27 : 1];
        tmp11_2_mid1_reg_5438 <= tmp11_2_mid1_fu_3071_p2;
        tmp_2_0_0_mid1_reg_5425 <= tmp_2_0_0_mid1_fu_3028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_fu_3851_p2 == 1'd0))) begin
        add_ln33_3_reg_5749 <= add_ln33_3_fu_3863_p2;
        icmp_ln34_9_reg_5754 <= icmp_ln34_9_fu_3869_p2;
        out_w_0_3_mid2_reg_5762 <= out_w_0_3_mid2_fu_3875_p3;
        tmp10_3_0_0_mid2_reg_5775[27 : 1] <= tmp10_3_0_0_mid2_fu_3922_p3[27 : 1];
        tmp11_3_mid1_reg_5782 <= tmp11_3_mid1_fu_3930_p2;
        tmp_3_0_0_mid1_reg_5769 <= tmp_3_0_0_mid1_fu_3887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_1268_p2 == 1'd0))) begin
        add_ln33_reg_4714 <= add_ln33_fu_1280_p2;
        icmp_ln34_reg_4719 <= icmp_ln34_fu_1286_p2;
        out_w_0_0_mid2_reg_4727 <= out_w_0_0_mid2_fu_1292_p3;
        tmp10_0_0_0_mid2_reg_4740[27 : 1] <= tmp10_0_0_0_mid2_fu_1339_p3[27 : 1];
        tmp11_0_mid1_reg_4747 <= tmp11_0_mid1_fu_1347_p2;
        tmp_0_0_0_mid1_reg_4734 <= tmp_0_0_0_mid1_fu_1304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        add_ln41_10_reg_4845 <= add_ln41_10_fu_1610_p2;
        add_ln41_8_reg_4835 <= add_ln41_8_fu_1602_p2;
        add_ln41_9_reg_4840 <= add_ln41_9_fu_1606_p2;
        trunc_ln49_1_reg_4820 <= {{mul_ln41_1_fu_4374_p2[29:14]}};
        trunc_ln_reg_4815 <= {{mul_ln41_fu_4368_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        add_ln41_12_reg_5125 <= add_ln41_12_fu_2350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        add_ln41_19_reg_5182 <= add_ln41_19_fu_2467_p2;
        add_ln41_20_reg_5187 <= add_ln41_20_fu_2471_p2;
        add_ln41_21_reg_5192 <= add_ln41_21_fu_2475_p2;
        trunc_ln49_10_reg_5167 <= {{mul_ln41_10_fu_4428_p2[29:14]}};
        trunc_ln49_9_reg_5162 <= {{mul_ln41_9_fu_4422_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln33_reg_4705 == 1'd0))) begin
        add_ln41_1_reg_4778 <= add_ln41_1_fu_1485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        add_ln41_23_reg_5469 <= add_ln41_23_fu_3209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        add_ln41_30_reg_5526 <= add_ln41_30_fu_3326_p2;
        add_ln41_31_reg_5531 <= add_ln41_31_fu_3330_p2;
        add_ln41_32_reg_5536 <= add_ln41_32_fu_3334_p2;
        trunc_ln49_18_reg_5506 <= {{mul_ln41_18_fu_4476_p2[29:14]}};
        trunc_ln49_19_reg_5511 <= {{mul_ln41_19_fu_4482_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        add_ln41_34_reg_5813 <= add_ln41_34_fu_4068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        add_ln41_41_reg_5870 <= add_ln41_41_fu_4185_p2;
        add_ln41_42_reg_5875 <= add_ln41_42_fu_4189_p2;
        add_ln41_43_reg_5880 <= add_ln41_43_fu_4193_p2;
        trunc_ln49_27_reg_5850 <= {{mul_ln41_27_fu_4530_p2[29:14]}};
        trunc_ln49_28_reg_5855 <= {{mul_ln41_28_fu_4536_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln33_reg_4705_pp0_iter1_reg == 1'd0))) begin
        add_ln49_10_reg_4920 <= add_ln49_10_fu_1766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln33_reg_4705 == 1'd0))) begin
        add_ln49_11_reg_4794 <= add_ln49_11_fu_1508_p2;
        tmp10_0_1_0_mid2_reg_4753[27 : 1] <= tmp10_0_1_0_mid2_fu_1387_p3[27 : 1];
        tmp10_0_2_0_mid2_reg_4760[27 : 1] <= tmp10_0_2_0_mid2_fu_1428_p3[27 : 1];
        zext_ln41_4_reg_4767[4 : 0] <= zext_ln41_4_fu_1468_p1[4 : 0];
        zext_ln41_6_reg_4783[4 : 0] <= zext_ln41_6_fu_1490_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln49_11_reg_4794_pp0_iter1_reg <= add_ln49_11_reg_4794;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        add_ln49_12_reg_5222 <= add_ln49_12_fu_2527_p2;
        trunc_ln49_11_reg_5202 <= {{mul_ln41_11_fu_4434_p2[29:14]}};
        trunc_ln49_12_reg_5207 <= {{mul_ln41_12_fu_4440_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        add_ln49_14_reg_5242 <= add_ln49_14_fu_2569_p2;
        trunc_ln49_13_reg_5227 <= {{mul_ln41_13_fu_4446_p2[29:14]}};
        trunc_ln49_14_reg_5232 <= {{mul_ln41_14_fu_4452_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln33_7_reg_5052_pp1_iter1_reg == 1'd0))) begin
        add_ln49_15_reg_5257 <= add_ln49_15_fu_2600_p2;
        trunc_ln49_15_reg_5247 <= {{mul_ln41_15_fu_4458_p2[29:14]}};
        trunc_ln49_16_reg_5252 <= {{mul_ln41_16_fu_4464_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln33_7_reg_5052_pp1_iter1_reg == 1'd0))) begin
        add_ln49_19_reg_5267 <= add_ln49_19_fu_2631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        add_ln49_1_reg_5141 <= add_ln49_1_fu_2373_p2;
        tmp10_1_1_0_mid2_reg_5100[27 : 1] <= tmp10_1_1_0_mid2_fu_2252_p3[27 : 1];
        tmp10_1_2_0_mid2_reg_5107[27 : 1] <= tmp10_1_2_0_mid2_fu_2293_p3[27 : 1];
        zext_ln41_47_reg_5114[4 : 0] <= zext_ln41_47_fu_2333_p1[4 : 0];
        zext_ln41_48_reg_5130[4 : 0] <= zext_ln41_48_fu_2355_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln49_1_reg_5141_pp1_iter1_reg <= add_ln49_1_reg_5141;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        add_ln49_20_reg_5566 <= add_ln49_20_fu_3386_p2;
        trunc_ln49_20_reg_5546 <= {{mul_ln41_20_fu_4488_p2[29:14]}};
        trunc_ln49_21_reg_5551 <= {{mul_ln41_21_fu_4494_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        add_ln49_22_reg_5586 <= add_ln49_22_fu_3428_p2;
        trunc_ln49_22_reg_5571 <= {{mul_ln41_22_fu_4500_p2[29:14]}};
        trunc_ln49_23_reg_5576 <= {{mul_ln41_23_fu_4506_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln33_8_reg_5396_pp2_iter1_reg == 1'd0))) begin
        add_ln49_23_reg_5601 <= add_ln49_23_fu_3459_p2;
        trunc_ln49_24_reg_5591 <= {{mul_ln41_24_fu_4512_p2[29:14]}};
        trunc_ln49_25_reg_5596 <= {{mul_ln41_25_fu_4518_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln33_8_reg_5396_pp2_iter1_reg == 1'd0))) begin
        add_ln49_27_reg_5611 <= add_ln49_27_fu_3490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        add_ln49_28_reg_5910 <= add_ln49_28_fu_4245_p2;
        trunc_ln49_29_reg_5890 <= {{mul_ln41_29_fu_4542_p2[29:14]}};
        trunc_ln49_30_reg_5895 <= {{mul_ln41_30_fu_4548_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        add_ln49_2_reg_5485 <= add_ln49_2_fu_3232_p2;
        tmp10_2_1_0_mid2_reg_5444[27 : 1] <= tmp10_2_1_0_mid2_fu_3111_p3[27 : 1];
        tmp10_2_2_0_mid2_reg_5451[27 : 1] <= tmp10_2_2_0_mid2_fu_3152_p3[27 : 1];
        zext_ln41_50_reg_5458[4 : 0] <= zext_ln41_50_fu_3192_p1[4 : 0];
        zext_ln41_51_reg_5474[4 : 0] <= zext_ln41_51_fu_3214_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        add_ln49_2_reg_5485_pp2_iter1_reg <= add_ln49_2_reg_5485;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        add_ln49_30_reg_5930 <= add_ln49_30_fu_4287_p2;
        trunc_ln49_31_reg_5915 <= {{mul_ln41_31_fu_4554_p2[29:14]}};
        trunc_ln49_32_reg_5920 <= {{mul_ln41_32_fu_4560_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln33_9_reg_5740_pp3_iter1_reg == 1'd0))) begin
        add_ln49_31_reg_5945 <= add_ln49_31_fu_4318_p2;
        trunc_ln49_33_reg_5935 <= {{mul_ln41_33_fu_4566_p2[29:14]}};
        trunc_ln49_34_reg_5940 <= {{mul_ln41_34_fu_4572_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln33_9_reg_5740_pp3_iter1_reg == 1'd0))) begin
        add_ln49_35_reg_5955 <= add_ln49_35_fu_4349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        add_ln49_3_reg_5829 <= add_ln49_3_fu_4091_p2;
        tmp10_3_1_0_mid2_reg_5788[27 : 1] <= tmp10_3_1_0_mid2_fu_3970_p3[27 : 1];
        tmp10_3_2_0_mid2_reg_5795[27 : 1] <= tmp10_3_2_0_mid2_fu_4011_p3[27 : 1];
        zext_ln41_53_reg_5802[4 : 0] <= zext_ln41_53_fu_4051_p1[4 : 0];
        zext_ln41_54_reg_5818[4 : 0] <= zext_ln41_54_fu_4073_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        add_ln49_3_reg_5829_pp3_iter1_reg <= add_ln49_3_reg_5829;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        add_ln49_5_reg_4895 <= add_ln49_5_fu_1704_p2;
        trunc_ln49_4_reg_4880 <= {{mul_ln41_4_fu_4392_p2[29:14]}};
        trunc_ln49_5_reg_4885 <= {{mul_ln41_5_fu_4398_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln33_reg_4705_pp0_iter1_reg == 1'd0))) begin
        add_ln49_6_reg_4910 <= add_ln49_6_fu_1735_p2;
        trunc_ln49_6_reg_4900 <= {{mul_ln41_6_fu_4404_p2[29:14]}};
        trunc_ln49_7_reg_4905 <= {{mul_ln41_7_fu_4410_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        add_ln49_reg_4875 <= add_ln49_fu_1662_p2;
        trunc_ln49_2_reg_4855 <= {{mul_ln41_2_fu_4380_p2[29:14]}};
        trunc_ln49_3_reg_4860 <= {{mul_ln41_3_fu_4386_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln23_reg_4584 <= icmp_ln23_fu_917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln33_7_reg_5052 <= icmp_ln33_7_fu_2133_p2;
        icmp_ln33_7_reg_5052_pp1_iter1_reg <= icmp_ln33_7_reg_5052;
        tmp10_1_1_0_reg_5037[27 : 1] <= tmp10_1_1_0_fu_2056_p2[27 : 1];
        tmp10_1_2_0_reg_5042[27 : 1] <= tmp10_1_2_0_fu_2092_p2[27 : 1];
        tmp12_1_reg_5047[27 : 2] <= tmp12_1_fu_2127_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln33_8_reg_5396 <= icmp_ln33_8_fu_2992_p2;
        icmp_ln33_8_reg_5396_pp2_iter1_reg <= icmp_ln33_8_reg_5396;
        tmp10_2_1_0_reg_5381[27 : 1] <= tmp10_2_1_0_fu_2915_p2[27 : 1];
        tmp10_2_2_0_reg_5386[27 : 1] <= tmp10_2_2_0_fu_2951_p2[27 : 1];
        tmp12_2_reg_5391[27 : 2] <= tmp12_2_fu_2986_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln33_9_reg_5740 <= icmp_ln33_9_fu_3851_p2;
        icmp_ln33_9_reg_5740_pp3_iter1_reg <= icmp_ln33_9_reg_5740;
        tmp10_3_1_0_reg_5725[27 : 1] <= tmp10_3_1_0_fu_3774_p2[27 : 1];
        tmp10_3_2_0_reg_5730[27 : 1] <= tmp10_3_2_0_fu_3810_p2[27 : 1];
        tmp12_3_reg_5735[27 : 2] <= tmp12_3_fu_3845_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln33_reg_4705 <= icmp_ln33_fu_1268_p2;
        icmp_ln33_reg_4705_pp0_iter1_reg <= icmp_ln33_reg_4705;
        tmp10_0_1_0_reg_4690[27 : 1] <= tmp10_0_1_0_fu_1191_p2[27 : 1];
        tmp10_0_2_0_reg_4695[27 : 1] <= tmp10_0_2_0_fu_1227_p2[27 : 1];
        tmp12_0_reg_4700[27 : 2] <= tmp12_0_fu_1262_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        or_ln23_1_reg_5272[0] <= or_ln23_1_fu_2644_p2[0];
or_ln23_1_reg_5272[15 : 2] <= or_ln23_1_fu_2644_p2[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        or_ln23_2_reg_5616[15 : 2] <= or_ln23_2_fu_3503_p2[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln23_reg_4584 == 1'd0))) begin
        or_ln23_reg_4925[15 : 1] <= or_ln23_fu_1779_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        select_ln33_1_reg_5197 <= select_ln33_1_fu_2479_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        select_ln33_2_reg_5541 <= select_ln33_2_fu_3338_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        select_ln33_3_reg_5885 <= select_ln33_3_fu_4197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln33_reg_4705 == 1'd0))) begin
        select_ln33_reg_4850 <= select_ln33_fu_1614_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sext_ln28_10_reg_4990 <= sext_ln28_10_fu_1914_p1;
        sext_ln28_11_reg_4995 <= sext_ln28_11_fu_1918_p1;
        sext_ln28_12_reg_5000 <= sext_ln28_12_fu_1922_p1;
        sext_ln28_13_reg_5005 <= sext_ln28_13_fu_1926_p1;
        sext_ln28_14_reg_5010 <= sext_ln28_14_fu_1930_p1;
        sext_ln28_15_reg_5015 <= sext_ln28_15_fu_1934_p1;
        sext_ln28_8_reg_4980 <= sext_ln28_8_fu_1906_p1;
        sext_ln28_9_reg_4985 <= sext_ln28_9_fu_1910_p1;
        sext_ln41_1_reg_5020 <= sext_ln41_1_fu_1938_p1;
        sub_ln41_1_reg_5025[21 : 2] <= sub_ln41_1_fu_1964_p2[21 : 2];
        sub_ln49_1_reg_5031[21 : 3] <= sub_ln49_1_fu_1981_p2[21 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sext_ln28_16_reg_5324 <= sext_ln28_16_fu_2765_p1;
        sext_ln28_17_reg_5329 <= sext_ln28_17_fu_2769_p1;
        sext_ln28_18_reg_5334 <= sext_ln28_18_fu_2773_p1;
        sext_ln28_19_reg_5339 <= sext_ln28_19_fu_2777_p1;
        sext_ln28_20_reg_5344 <= sext_ln28_20_fu_2781_p1;
        sext_ln28_21_reg_5349 <= sext_ln28_21_fu_2785_p1;
        sext_ln28_22_reg_5354 <= sext_ln28_22_fu_2789_p1;
        sext_ln28_23_reg_5359 <= sext_ln28_23_fu_2793_p1;
        sext_ln41_20_reg_5364 <= sext_ln41_20_fu_2797_p1;
        sub_ln41_2_reg_5369[21 : 1] <= sub_ln41_2_fu_2823_p2[21 : 1];
        sub_ln49_2_reg_5375[21 : 2] <= sub_ln49_2_fu_2840_p2[21 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln28_1_reg_4638 <= sext_ln28_1_fu_1042_p1;
        sext_ln28_2_reg_4643 <= sext_ln28_2_fu_1046_p1;
        sext_ln28_3_reg_4648 <= sext_ln28_3_fu_1050_p1;
        sext_ln28_4_reg_4653 <= sext_ln28_4_fu_1054_p1;
        sext_ln28_5_reg_4658 <= sext_ln28_5_fu_1058_p1;
        sext_ln28_6_reg_4663 <= sext_ln28_6_fu_1062_p1;
        sext_ln28_7_reg_4668 <= sext_ln28_7_fu_1066_p1;
        sext_ln28_reg_4633 <= sext_ln28_fu_1038_p1;
        sext_ln41_reg_4673 <= sext_ln41_fu_1070_p1;
        sub_ln41_reg_4678[21 : 1] <= sub_ln41_fu_1098_p2[21 : 1];
        sub_ln49_reg_4684[21 : 2] <= sub_ln49_fu_1116_p2[21 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        sext_ln28_24_reg_5668 <= sext_ln28_24_fu_3624_p1;
        sext_ln28_25_reg_5673 <= sext_ln28_25_fu_3628_p1;
        sext_ln28_26_reg_5678 <= sext_ln28_26_fu_3632_p1;
        sext_ln28_27_reg_5683 <= sext_ln28_27_fu_3636_p1;
        sext_ln28_28_reg_5688 <= sext_ln28_28_fu_3640_p1;
        sext_ln28_29_reg_5693 <= sext_ln28_29_fu_3644_p1;
        sext_ln28_30_reg_5698 <= sext_ln28_30_fu_3648_p1;
        sext_ln28_31_reg_5703 <= sext_ln28_31_fu_3652_p1;
        sext_ln41_21_reg_5708 <= sext_ln41_21_fu_3656_p1;
        sub_ln41_3_reg_5713[21 : 3] <= sub_ln41_3_fu_3682_p2[21 : 3];
        sub_ln49_3_reg_5719[21 : 4] <= sub_ln49_3_fu_3699_p2[21 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln33_7_reg_5052_pp1_iter1_reg == 1'd0))) begin
        trunc_ln49_17_reg_5262 <= {{mul_ln41_17_fu_4470_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln33_8_reg_5396_pp2_iter1_reg == 1'd0))) begin
        trunc_ln49_26_reg_5606 <= {{mul_ln41_26_fu_4524_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln33_9_reg_5740_pp3_iter1_reg == 1'd0))) begin
        trunc_ln49_35_reg_5950 <= {{mul_ln41_35_fu_4578_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln33_reg_4705_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln49_8_reg_4915 <= {{mul_ln41_8_fu_4416_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln33_7_reg_5052 == 1'd0))) begin
        zext_ln41_49_reg_5146[4 : 0] <= zext_ln41_49_fu_2384_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln33_8_reg_5396 == 1'd0))) begin
        zext_ln41_52_reg_5490[4 : 0] <= zext_ln41_52_fu_3243_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln33_9_reg_5740 == 1'd0))) begin
        zext_ln41_55_reg_5834[4 : 0] <= zext_ln41_55_fu_4102_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        zext_ln41_8_reg_4799[4 : 0] <= zext_ln41_8_fu_1519_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_31_fu_3531_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_22_fu_2672_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_13_fu_1813_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_4_fu_945_p1;
    end else begin
        SeparableConv2D_0_w_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_32_fu_3542_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_23_fu_2683_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_14_fu_1824_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_5_fu_956_p1;
    end else begin
        SeparableConv2D_0_w_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_33_fu_3553_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_24_fu_2694_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_15_fu_1835_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_6_fu_967_p1;
    end else begin
        SeparableConv2D_0_w_s_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_34_fu_3564_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_25_fu_2705_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_16_fu_1846_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_7_fu_978_p1;
    end else begin
        SeparableConv2D_0_w_s_address3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_35_fu_3575_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_26_fu_2716_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_17_fu_1857_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_8_fu_989_p1;
    end else begin
        SeparableConv2D_0_w_s_address4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_36_fu_3586_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_27_fu_2727_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_18_fu_1868_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_9_fu_1000_p1;
    end else begin
        SeparableConv2D_0_w_s_address5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_37_fu_3597_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_28_fu_2738_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_19_fu_1879_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_10_fu_1011_p1;
    end else begin
        SeparableConv2D_0_w_s_address6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_38_fu_3608_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_29_fu_2749_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_20_fu_1890_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_11_fu_1022_p1;
    end else begin
        SeparableConv2D_0_w_s_address7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_39_fu_3619_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_30_fu_2760_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_21_fu_1901_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_12_fu_1033_p1;
    end else begin
        SeparableConv2D_0_w_s_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce1 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce2 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce3 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce4 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce5 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce6 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce7 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce8 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln33_fu_1268_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln33_7_fu_2133_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln33_8_fu_2992_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln33_9_fu_3851_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state40 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state40 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & ((icmp_ln23_1_fu_1785_p2 == 1'd1) | (icmp_ln23_reg_4584 == 1'd1))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_843_p4 = add_ln33_14_reg_5400;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_843_p4 = indvar_flatten13_reg_839;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_indvar_flatten20_phi_fu_877_p4 = add_ln33_15_reg_5744;
    end else begin
        ap_phi_mux_indvar_flatten20_phi_fu_877_p4 = indvar_flatten20_reg_873;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten6_phi_fu_809_p4 = add_ln33_13_reg_5056;
    end else begin
        ap_phi_mux_indvar_flatten6_phi_fu_809_p4 = indvar_flatten6_reg_805;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_775_p4 = add_ln33_12_reg_4709;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_775_p4 = indvar_flatten_reg_771;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_out_h_0_0_phi_fu_786_p4 = select_ln33_reg_4850;
    end else begin
        ap_phi_mux_out_h_0_0_phi_fu_786_p4 = out_h_0_0_reg_782;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_out_h_0_1_phi_fu_820_p4 = select_ln33_1_reg_5197;
    end else begin
        ap_phi_mux_out_h_0_1_phi_fu_820_p4 = out_h_0_1_reg_816;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_out_h_0_2_phi_fu_854_p4 = select_ln33_2_reg_5541;
    end else begin
        ap_phi_mux_out_h_0_2_phi_fu_854_p4 = out_h_0_2_reg_850;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_out_h_0_3_phi_fu_888_p4 = select_ln33_3_reg_5885;
    end else begin
        ap_phi_mux_out_h_0_3_phi_fu_888_p4 = out_h_0_3_reg_884;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln33_reg_4705 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_out_w_0_0_phi_fu_798_p4 = add_ln41_1_reg_4778;
    end else begin
        ap_phi_mux_out_w_0_0_phi_fu_798_p4 = out_w_0_0_reg_794;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln33_7_reg_5052 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_out_w_0_1_phi_fu_832_p4 = add_ln41_12_reg_5125;
    end else begin
        ap_phi_mux_out_w_0_1_phi_fu_832_p4 = out_w_0_1_reg_828;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln33_8_reg_5396 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_out_w_0_2_phi_fu_866_p4 = add_ln41_23_reg_5469;
    end else begin
        ap_phi_mux_out_w_0_2_phi_fu_866_p4 = out_w_0_2_reg_862;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln33_9_reg_5740 == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_out_w_0_3_phi_fu_900_p4 = add_ln41_34_reg_5813;
    end else begin
        ap_phi_mux_out_w_0_3_phi_fu_900_p4 = out_w_0_3_reg_896;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln23_1_fu_1785_p2 == 1'd1) | (icmp_ln23_reg_4584 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4))) begin
        input_r_address0 = zext_ln41_41_fu_4232_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        input_r_address0 = zext_ln41_39_fu_4167_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2))) begin
        input_r_address0 = zext_ln41_37_fu_4115_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        input_r_address0 = zext_ln41_35_fu_4063_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        input_r_address0 = zext_ln41_34_fu_3419_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4))) begin
        input_r_address0 = zext_ln41_33_fu_3381_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        input_r_address0 = zext_ln41_31_fu_3321_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
        input_r_address0 = zext_ln41_29_fu_3269_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        input_r_address0 = zext_ln41_27_fu_3227_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        input_r_address0 = zext_ln41_23_fu_2514_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        input_r_address0 = zext_ln41_21_fu_2449_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        input_r_address0 = zext_ln41_19_fu_2397_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        input_r_address0 = zext_ln41_17_fu_2345_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address0 = zext_ln41_15_fu_1695_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        input_r_address0 = zext_ln41_14_fu_1657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        input_r_address0 = zext_ln41_12_fu_1597_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        input_r_address0 = zext_ln41_10_fu_1545_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address0 = zext_ln41_5_fu_1480_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        input_r_address1 = zext_ln41_43_fu_4278_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4))) begin
        input_r_address1 = zext_ln41_42_fu_4240_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        input_r_address1 = zext_ln41_40_fu_4180_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2))) begin
        input_r_address1 = zext_ln41_38_fu_4128_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        input_r_address1 = zext_ln41_36_fu_4086_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4))) begin
        input_r_address1 = zext_ln41_32_fu_3373_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        input_r_address1 = zext_ln41_30_fu_3308_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
        input_r_address1 = zext_ln41_28_fu_3256_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        input_r_address1 = zext_ln41_26_fu_3204_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        input_r_address1 = zext_ln41_25_fu_2560_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        input_r_address1 = zext_ln41_24_fu_2522_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3))) begin
        input_r_address1 = zext_ln41_22_fu_2462_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        input_r_address1 = zext_ln41_20_fu_2410_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        input_r_address1 = zext_ln41_18_fu_2368_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        input_r_address1 = zext_ln41_13_fu_1649_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        input_r_address1 = zext_ln41_11_fu_1584_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        input_r_address1 = zext_ln41_9_fu_1532_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address1 = zext_ln41_7_fu_1503_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        output_r_address0 = zext_ln49_3_fu_4357_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        output_r_address0 = zext_ln49_2_fu_3498_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        output_r_address0 = zext_ln49_1_fu_2639_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        output_r_address0 = zext_ln49_fu_1774_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        output_r_d0 = add_ln49_35_reg_5955;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        output_r_d0 = add_ln49_27_reg_5611;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4))) begin
        output_r_d0 = add_ln49_19_reg_5267;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        output_r_d0 = add_ln49_10_reg_4920;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln33_9_reg_5740_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln33_8_reg_5396_pp2_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln33_7_reg_5052_pp1_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln33_reg_4705_pp0_iter1_reg == 1'd0)))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln23_fu_917_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln33_fu_1268_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln33_fu_1268_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln23_1_fu_1785_p2 == 1'd1) | (icmp_ln23_reg_4584 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln33_7_fu_2133_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((icmp_ln33_7_fu_2133_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone)) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln33_8_fu_2992_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((icmp_ln33_8_fu_2992_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_subdone)) & (1'b0 == ap_block_pp2_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln33_9_fu_3851_p2 == 1'd1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln33_9_fu_3851_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((~((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4_subdone)) & (1'b0 == ap_block_pp3_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_4362_p2 = (out_d_0_0_reg_759 + 16'd4);

assign add_ln28_10_fu_1862_p2 = (add_ln28_6_fu_1807_p2 + 20'd5);

assign add_ln28_11_fu_1873_p2 = (add_ln28_6_fu_1807_p2 + 20'd6);

assign add_ln28_12_fu_1884_p2 = (add_ln28_6_fu_1807_p2 + 20'd7);

assign add_ln28_13_fu_1895_p2 = (add_ln28_6_fu_1807_p2 + 20'd8);

assign add_ln28_14_fu_2666_p2 = (zext_ln28_51_fu_2650_p1 + zext_ln28_56_fu_2662_p1);

assign add_ln28_15_fu_2688_p2 = (add_ln28_14_fu_2666_p2 + 20'd2);

assign add_ln28_16_fu_2699_p2 = (add_ln28_14_fu_2666_p2 + 20'd3);

assign add_ln28_17_fu_2710_p2 = (add_ln28_14_fu_2666_p2 + 20'd4);

assign add_ln28_18_fu_2721_p2 = (add_ln28_14_fu_2666_p2 + 20'd5);

assign add_ln28_19_fu_2732_p2 = (add_ln28_14_fu_2666_p2 + 20'd6);

assign add_ln28_1_fu_983_p2 = (add_ln28_fu_939_p2 + 20'd4);

assign add_ln28_20_fu_2743_p2 = (add_ln28_14_fu_2666_p2 + 20'd7);

assign add_ln28_21_fu_2754_p2 = (add_ln28_14_fu_2666_p2 + 20'd8);

assign add_ln28_22_fu_3525_p2 = (zext_ln28_57_fu_3509_p1 + zext_ln28_62_fu_3521_p1);

assign add_ln28_23_fu_3536_p2 = (add_ln28_22_fu_3525_p2 + 20'd1);

assign add_ln28_24_fu_3547_p2 = (add_ln28_22_fu_3525_p2 + 20'd2);

assign add_ln28_25_fu_3558_p2 = (add_ln28_22_fu_3525_p2 + 20'd3);

assign add_ln28_26_fu_3569_p2 = (add_ln28_22_fu_3525_p2 + 20'd4);

assign add_ln28_27_fu_3580_p2 = (add_ln28_22_fu_3525_p2 + 20'd5);

assign add_ln28_28_fu_3591_p2 = (add_ln28_22_fu_3525_p2 + 20'd6);

assign add_ln28_29_fu_3602_p2 = (add_ln28_22_fu_3525_p2 + 20'd7);

assign add_ln28_2_fu_994_p2 = (add_ln28_fu_939_p2 + 20'd5);

assign add_ln28_30_fu_3613_p2 = (add_ln28_22_fu_3525_p2 + 20'd8);

assign add_ln28_3_fu_1005_p2 = (add_ln28_fu_939_p2 + 20'd6);

assign add_ln28_4_fu_1016_p2 = (add_ln28_fu_939_p2 + 20'd7);

assign add_ln28_5_fu_1027_p2 = (add_ln28_fu_939_p2 + 20'd8);

assign add_ln28_6_fu_1807_p2 = (zext_ln28_45_fu_1791_p1 + zext_ln28_50_fu_1803_p1);

assign add_ln28_7_fu_1818_p2 = (add_ln28_6_fu_1807_p2 + 20'd1);

assign add_ln28_8_fu_1840_p2 = (add_ln28_6_fu_1807_p2 + 20'd3);

assign add_ln28_9_fu_1851_p2 = (add_ln28_6_fu_1807_p2 + 20'd4);

assign add_ln28_fu_939_p2 = (zext_ln28_fu_923_p1 + zext_ln28_44_fu_935_p1);

assign add_ln33_12_fu_1274_p2 = (ap_phi_mux_indvar_flatten_phi_fu_775_p4 + 10'd1);

assign add_ln33_13_fu_2139_p2 = (ap_phi_mux_indvar_flatten6_phi_fu_809_p4 + 10'd1);

assign add_ln33_14_fu_2998_p2 = (ap_phi_mux_indvar_flatten13_phi_fu_843_p4 + 10'd1);

assign add_ln33_15_fu_3857_p2 = (ap_phi_mux_indvar_flatten20_phi_fu_877_p4 + 10'd1);

assign add_ln33_1_fu_2145_p2 = (ap_phi_mux_out_h_0_1_phi_fu_820_p4 + 5'd1);

assign add_ln33_2_fu_3004_p2 = (ap_phi_mux_out_h_0_2_phi_fu_854_p4 + 5'd1);

assign add_ln33_3_fu_3863_p2 = (ap_phi_mux_out_h_0_3_phi_fu_888_p4 + 5'd1);

assign add_ln33_fu_1280_p2 = (ap_phi_mux_out_h_0_0_phi_fu_786_p4 + 5'd1);

assign add_ln41_10_fu_1610_p2 = (tmp10_0_2_0_mid2_reg_4760 + zext_ln41_8_reg_4799);

assign add_ln41_11_fu_2336_p2 = (zext_ln41_47_fu_2333_p1 + tmp10_1_0_0_mid2_reg_5087);

assign add_ln41_12_fu_2350_p2 = (out_w_0_1_mid2_reg_5074 + 5'd1);

assign add_ln41_13_fu_2359_p2 = (tmp10_1_0_0_mid2_reg_5087 + zext_ln41_48_fu_2355_p1);

assign add_ln41_14_fu_2379_p2 = (out_w_0_1_mid2_reg_5074 + 5'd2);

assign add_ln41_15_fu_2388_p2 = (tmp10_1_0_0_mid2_reg_5087 + zext_ln41_49_fu_2384_p1);

assign add_ln41_16_fu_2402_p2 = (zext_ln41_47_reg_5114 + tmp10_1_1_0_mid2_reg_5100);

assign add_ln41_17_fu_2441_p2 = (tmp10_1_1_0_mid2_reg_5100 + zext_ln41_48_reg_5130);

assign add_ln41_18_fu_2454_p2 = (tmp10_1_1_0_mid2_reg_5100 + zext_ln41_49_reg_5146);

assign add_ln41_19_fu_2467_p2 = (zext_ln41_47_reg_5114 + tmp10_1_2_0_mid2_reg_5107);

assign add_ln41_1_fu_1485_p2 = (out_w_0_0_mid2_reg_4727 + 5'd1);

assign add_ln41_20_fu_2471_p2 = (tmp10_1_2_0_mid2_reg_5107 + zext_ln41_48_reg_5130);

assign add_ln41_21_fu_2475_p2 = (tmp10_1_2_0_mid2_reg_5107 + zext_ln41_49_reg_5146);

assign add_ln41_22_fu_3195_p2 = (zext_ln41_50_fu_3192_p1 + tmp10_2_0_0_mid2_reg_5431);

assign add_ln41_23_fu_3209_p2 = (out_w_0_2_mid2_reg_5418 + 5'd1);

assign add_ln41_24_fu_3218_p2 = (tmp10_2_0_0_mid2_reg_5431 + zext_ln41_51_fu_3214_p1);

assign add_ln41_25_fu_3238_p2 = (out_w_0_2_mid2_reg_5418 + 5'd2);

assign add_ln41_26_fu_3247_p2 = (tmp10_2_0_0_mid2_reg_5431 + zext_ln41_52_fu_3243_p1);

assign add_ln41_27_fu_3261_p2 = (zext_ln41_50_reg_5458 + tmp10_2_1_0_mid2_reg_5444);

assign add_ln41_28_fu_3300_p2 = (tmp10_2_1_0_mid2_reg_5444 + zext_ln41_51_reg_5474);

assign add_ln41_29_fu_3313_p2 = (tmp10_2_1_0_mid2_reg_5444 + zext_ln41_52_reg_5490);

assign add_ln41_2_fu_1494_p2 = (tmp10_0_0_0_mid2_reg_4740 + zext_ln41_6_fu_1490_p1);

assign add_ln41_30_fu_3326_p2 = (zext_ln41_50_reg_5458 + tmp10_2_2_0_mid2_reg_5451);

assign add_ln41_31_fu_3330_p2 = (tmp10_2_2_0_mid2_reg_5451 + zext_ln41_51_reg_5474);

assign add_ln41_32_fu_3334_p2 = (tmp10_2_2_0_mid2_reg_5451 + zext_ln41_52_reg_5490);

assign add_ln41_33_fu_4054_p2 = (zext_ln41_53_fu_4051_p1 + tmp10_3_0_0_mid2_reg_5775);

assign add_ln41_34_fu_4068_p2 = (out_w_0_3_mid2_reg_5762 + 5'd1);

assign add_ln41_35_fu_4077_p2 = (tmp10_3_0_0_mid2_reg_5775 + zext_ln41_54_fu_4073_p1);

assign add_ln41_36_fu_4097_p2 = (out_w_0_3_mid2_reg_5762 + 5'd2);

assign add_ln41_37_fu_4106_p2 = (tmp10_3_0_0_mid2_reg_5775 + zext_ln41_55_fu_4102_p1);

assign add_ln41_38_fu_4120_p2 = (zext_ln41_53_reg_5802 + tmp10_3_1_0_mid2_reg_5788);

assign add_ln41_39_fu_4159_p2 = (tmp10_3_1_0_mid2_reg_5788 + zext_ln41_54_reg_5818);

assign add_ln41_3_fu_1514_p2 = (out_w_0_0_mid2_reg_4727 + 5'd2);

assign add_ln41_40_fu_4172_p2 = (tmp10_3_1_0_mid2_reg_5788 + zext_ln41_55_reg_5834);

assign add_ln41_41_fu_4185_p2 = (zext_ln41_53_reg_5802 + tmp10_3_2_0_mid2_reg_5795);

assign add_ln41_42_fu_4189_p2 = (tmp10_3_2_0_mid2_reg_5795 + zext_ln41_54_reg_5818);

assign add_ln41_43_fu_4193_p2 = (tmp10_3_2_0_mid2_reg_5795 + zext_ln41_55_reg_5834);

assign add_ln41_4_fu_1523_p2 = (tmp10_0_0_0_mid2_reg_4740 + zext_ln41_8_fu_1519_p1);

assign add_ln41_5_fu_1537_p2 = (zext_ln41_4_reg_4767 + tmp10_0_1_0_mid2_reg_4753);

assign add_ln41_6_fu_1576_p2 = (tmp10_0_1_0_mid2_reg_4753 + zext_ln41_6_reg_4783);

assign add_ln41_7_fu_1589_p2 = (tmp10_0_1_0_mid2_reg_4753 + zext_ln41_8_reg_4799);

assign add_ln41_8_fu_1602_p2 = (zext_ln41_4_reg_4767 + tmp10_0_2_0_mid2_reg_4760);

assign add_ln41_9_fu_1606_p2 = (tmp10_0_2_0_mid2_reg_4760 + zext_ln41_6_reg_4783);

assign add_ln41_fu_1471_p2 = (zext_ln41_4_fu_1468_p1 + tmp10_0_0_0_mid2_reg_4740);

assign add_ln49_10_fu_1766_p2 = (add_ln49_5_reg_4895 + add_ln49_9_fu_1761_p2);

assign add_ln49_11_fu_1508_p2 = (zext_ln41_4_fu_1468_p1 + tmp12_0_mid2_fu_1462_p3);

assign add_ln49_12_fu_2527_p2 = (trunc_ln49_9_reg_5162 + trunc_ln49_10_reg_5167);

assign add_ln49_13_fu_2565_p2 = (trunc_ln49_12_reg_5207 + trunc_ln49_11_reg_5202);

assign add_ln49_14_fu_2569_p2 = (add_ln49_12_reg_5222 + add_ln49_13_fu_2565_p2);

assign add_ln49_15_fu_2600_p2 = (trunc_ln49_14_reg_5232 + trunc_ln49_13_reg_5227);

assign add_ln49_16_fu_2617_p2 = (trunc_ln49_17_reg_5262 + trunc_ln49_16_reg_5252);

assign add_ln49_17_fu_2621_p2 = (trunc_ln49_15_reg_5247 + add_ln49_16_fu_2617_p2);

assign add_ln49_18_fu_2626_p2 = (add_ln49_15_reg_5257 + add_ln49_17_fu_2621_p2);

assign add_ln49_19_fu_2631_p2 = (add_ln49_14_reg_5242 + add_ln49_18_fu_2626_p2);

assign add_ln49_1_fu_2373_p2 = (zext_ln41_47_fu_2333_p1 + tmp12_1_mid2_fu_2327_p3);

assign add_ln49_20_fu_3386_p2 = (trunc_ln49_18_reg_5506 + trunc_ln49_19_reg_5511);

assign add_ln49_21_fu_3424_p2 = (trunc_ln49_21_reg_5551 + trunc_ln49_20_reg_5546);

assign add_ln49_22_fu_3428_p2 = (add_ln49_20_reg_5566 + add_ln49_21_fu_3424_p2);

assign add_ln49_23_fu_3459_p2 = (trunc_ln49_23_reg_5576 + trunc_ln49_22_reg_5571);

assign add_ln49_24_fu_3476_p2 = (trunc_ln49_26_reg_5606 + trunc_ln49_25_reg_5596);

assign add_ln49_25_fu_3480_p2 = (trunc_ln49_24_reg_5591 + add_ln49_24_fu_3476_p2);

assign add_ln49_26_fu_3485_p2 = (add_ln49_23_reg_5601 + add_ln49_25_fu_3480_p2);

assign add_ln49_27_fu_3490_p2 = (add_ln49_22_reg_5586 + add_ln49_26_fu_3485_p2);

assign add_ln49_28_fu_4245_p2 = (trunc_ln49_27_reg_5850 + trunc_ln49_28_reg_5855);

assign add_ln49_29_fu_4283_p2 = (trunc_ln49_30_reg_5895 + trunc_ln49_29_reg_5890);

assign add_ln49_2_fu_3232_p2 = (zext_ln41_50_fu_3192_p1 + tmp12_2_mid2_fu_3186_p3);

assign add_ln49_30_fu_4287_p2 = (add_ln49_28_reg_5910 + add_ln49_29_fu_4283_p2);

assign add_ln49_31_fu_4318_p2 = (trunc_ln49_32_reg_5920 + trunc_ln49_31_reg_5915);

assign add_ln49_32_fu_4335_p2 = (trunc_ln49_35_reg_5950 + trunc_ln49_34_reg_5940);

assign add_ln49_33_fu_4339_p2 = (trunc_ln49_33_reg_5935 + add_ln49_32_fu_4335_p2);

assign add_ln49_34_fu_4344_p2 = (add_ln49_31_reg_5945 + add_ln49_33_fu_4339_p2);

assign add_ln49_35_fu_4349_p2 = (add_ln49_30_reg_5930 + add_ln49_34_fu_4344_p2);

assign add_ln49_3_fu_4091_p2 = (zext_ln41_53_fu_4051_p1 + tmp12_3_mid2_fu_4045_p3);

assign add_ln49_4_fu_1700_p2 = (trunc_ln49_3_reg_4860 + trunc_ln49_2_reg_4855);

assign add_ln49_5_fu_1704_p2 = (add_ln49_reg_4875 + add_ln49_4_fu_1700_p2);

assign add_ln49_6_fu_1735_p2 = (trunc_ln49_5_reg_4885 + trunc_ln49_4_reg_4880);

assign add_ln49_7_fu_1752_p2 = (trunc_ln49_8_reg_4915 + trunc_ln49_7_reg_4905);

assign add_ln49_8_fu_1756_p2 = (trunc_ln49_6_reg_4900 + add_ln49_7_fu_1752_p2);

assign add_ln49_9_fu_1761_p2 = (add_ln49_6_reg_4910 + add_ln49_8_fu_1756_p2);

assign add_ln49_fu_1662_p2 = (trunc_ln_reg_4815 + trunc_ln49_1_reg_4820);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd29];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp3_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign icmp_ln23_1_fu_1785_p2 = ((or_ln23_fu_1779_p2 == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_917_p2 = ((out_d_0_0_reg_759 == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln33_7_fu_2133_p2 = ((ap_phi_mux_indvar_flatten6_phi_fu_809_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln33_8_fu_2992_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_843_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln33_9_fu_3851_p2 = ((ap_phi_mux_indvar_flatten20_phi_fu_877_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1268_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_775_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln34_7_fu_2151_p2 = ((ap_phi_mux_out_w_0_1_phi_fu_832_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln34_8_fu_3010_p2 = ((ap_phi_mux_out_w_0_2_phi_fu_866_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln34_9_fu_3869_p2 = ((ap_phi_mux_out_w_0_3_phi_fu_900_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_1286_p2 = ((ap_phi_mux_out_w_0_0_phi_fu_798_p4 == 5'd28) ? 1'b1 : 1'b0);

assign mul_ln41_10_fu_4428_p1 = sext_ln28_9_reg_4985;

assign mul_ln41_11_fu_4434_p1 = sext_ln28_10_reg_4990;

assign mul_ln41_12_fu_4440_p1 = sext_ln28_11_reg_4995;

assign mul_ln41_13_fu_4446_p1 = sext_ln28_12_reg_5000;

assign mul_ln41_14_fu_4452_p1 = sext_ln28_13_reg_5005;

assign mul_ln41_15_fu_4458_p1 = sext_ln28_14_reg_5010;

assign mul_ln41_16_fu_4464_p1 = sext_ln28_15_reg_5015;

assign mul_ln41_17_fu_4470_p1 = sext_ln41_1_reg_5020;

assign mul_ln41_18_fu_4476_p1 = sext_ln28_16_reg_5324;

assign mul_ln41_19_fu_4482_p1 = sext_ln28_17_reg_5329;

assign mul_ln41_1_fu_4374_p1 = sext_ln28_1_reg_4638;

assign mul_ln41_20_fu_4488_p1 = sext_ln28_18_reg_5334;

assign mul_ln41_21_fu_4494_p1 = sext_ln28_19_reg_5339;

assign mul_ln41_22_fu_4500_p1 = sext_ln28_20_reg_5344;

assign mul_ln41_23_fu_4506_p1 = sext_ln28_21_reg_5349;

assign mul_ln41_24_fu_4512_p1 = sext_ln28_22_reg_5354;

assign mul_ln41_25_fu_4518_p1 = sext_ln28_23_reg_5359;

assign mul_ln41_26_fu_4524_p1 = sext_ln41_20_reg_5364;

assign mul_ln41_27_fu_4530_p1 = sext_ln28_24_reg_5668;

assign mul_ln41_28_fu_4536_p1 = sext_ln28_25_reg_5673;

assign mul_ln41_29_fu_4542_p1 = sext_ln28_26_reg_5678;

assign mul_ln41_2_fu_4380_p1 = sext_ln28_2_reg_4643;

assign mul_ln41_30_fu_4548_p1 = sext_ln28_27_reg_5683;

assign mul_ln41_31_fu_4554_p1 = sext_ln28_28_reg_5688;

assign mul_ln41_32_fu_4560_p1 = sext_ln28_29_reg_5693;

assign mul_ln41_33_fu_4566_p1 = sext_ln28_30_reg_5698;

assign mul_ln41_34_fu_4572_p1 = sext_ln28_31_reg_5703;

assign mul_ln41_35_fu_4578_p1 = sext_ln41_21_reg_5708;

assign mul_ln41_3_fu_4386_p1 = sext_ln28_3_reg_4648;

assign mul_ln41_4_fu_4392_p1 = sext_ln28_4_reg_4653;

assign mul_ln41_5_fu_4398_p1 = sext_ln28_5_reg_4658;

assign mul_ln41_6_fu_4404_p1 = sext_ln28_6_reg_4663;

assign mul_ln41_7_fu_4410_p1 = sext_ln28_7_reg_4668;

assign mul_ln41_8_fu_4416_p1 = sext_ln41_reg_4673;

assign mul_ln41_9_fu_4422_p1 = sext_ln28_8_reg_4980;

assign mul_ln41_fu_4368_p1 = sext_ln28_reg_4633;

assign or_ln23_1_fu_2644_p2 = (out_d_0_0_reg_759 | 16'd2);

assign or_ln23_2_fu_3503_p2 = (out_d_0_0_reg_759 | 16'd3);

assign or_ln23_fu_1779_p2 = (out_d_0_0_reg_759 | 16'd1);

assign or_ln28_1_fu_961_p2 = (20'd2 | add_ln28_fu_939_p2);

assign or_ln28_2_fu_972_p2 = (20'd3 | add_ln28_fu_939_p2);

assign or_ln28_3_fu_1829_p2 = (20'd2 | add_ln28_6_fu_1807_p2);

assign or_ln28_4_fu_2677_p2 = (20'd1 | add_ln28_14_fu_2666_p2);

assign or_ln28_fu_950_p2 = (20'd1 | add_ln28_fu_939_p2);

assign out_w_0_0_mid2_fu_1292_p3 = ((icmp_ln34_fu_1286_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_out_w_0_0_phi_fu_798_p4);

assign out_w_0_1_mid2_fu_2157_p3 = ((icmp_ln34_7_fu_2151_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_out_w_0_1_phi_fu_832_p4);

assign out_w_0_2_mid2_fu_3016_p3 = ((icmp_ln34_8_fu_3010_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_out_w_0_2_phi_fu_866_p4);

assign out_w_0_3_mid2_fu_3875_p3 = ((icmp_ln34_9_fu_3869_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_out_w_0_3_phi_fu_900_p4);

assign p_shl10_fu_2032_p3 = {{tmp_1_1_0_fu_2026_p2}, {5'd0}};

assign p_shl11_fu_2044_p3 = {{tmp_1_1_0_fu_2026_p2}, {1'd0}};

assign p_shl12_fu_2068_p3 = {{tmp_1_2_0_fu_2062_p2}, {5'd0}};

assign p_shl13_fu_2080_p3 = {{tmp_1_2_0_fu_2062_p2}, {1'd0}};

assign p_shl14_fu_2103_p3 = {{tmp11_1_fu_2098_p2}, {5'd0}};

assign p_shl15_fu_2115_p3 = {{tmp11_1_fu_2098_p2}, {2'd0}};

assign p_shl16_fu_2855_p3 = {{tmp_2_0_0_fu_2850_p2}, {5'd0}};

assign p_shl17_fu_2867_p3 = {{tmp_2_0_0_fu_2850_p2}, {1'd0}};

assign p_shl18_fu_2891_p3 = {{tmp_2_1_0_fu_2885_p2}, {5'd0}};

assign p_shl19_fu_2903_p3 = {{tmp_2_1_0_fu_2885_p2}, {1'd0}};

assign p_shl1_fu_1143_p3 = {{tmp_0_0_0_fu_1126_p2}, {1'd0}};

assign p_shl20_fu_2927_p3 = {{tmp_2_2_0_fu_2921_p2}, {5'd0}};

assign p_shl21_fu_2939_p3 = {{tmp_2_2_0_fu_2921_p2}, {1'd0}};

assign p_shl22_fu_2962_p3 = {{tmp11_2_fu_2957_p2}, {5'd0}};

assign p_shl23_fu_2974_p3 = {{tmp11_2_fu_2957_p2}, {2'd0}};

assign p_shl24_fu_3714_p3 = {{tmp_3_0_0_fu_3709_p2}, {5'd0}};

assign p_shl25_fu_3726_p3 = {{tmp_3_0_0_fu_3709_p2}, {1'd0}};

assign p_shl26_fu_3750_p3 = {{tmp_3_1_0_fu_3744_p2}, {5'd0}};

assign p_shl27_fu_3762_p3 = {{tmp_3_1_0_fu_3744_p2}, {1'd0}};

assign p_shl28_fu_3786_p3 = {{tmp_3_2_0_fu_3780_p2}, {5'd0}};

assign p_shl29_fu_3798_p3 = {{tmp_3_2_0_fu_3780_p2}, {1'd0}};

assign p_shl2_fu_1167_p3 = {{tmp_0_1_0_fu_1161_p2}, {5'd0}};

assign p_shl30_fu_3821_p3 = {{tmp11_3_fu_3816_p2}, {5'd0}};

assign p_shl31_fu_3833_p3 = {{tmp11_3_fu_3816_p2}, {2'd0}};

assign p_shl3_fu_1179_p3 = {{tmp_0_1_0_fu_1161_p2}, {1'd0}};

assign p_shl40_cast_fu_1246_p1 = $signed(p_shl6_fu_1238_p3);

assign p_shl40_cast_mid1_fu_1441_p1 = $signed(p_shl40_mid1_fu_1434_p3);

assign p_shl40_mid1_fu_1434_p3 = {{tmp11_0_mid1_reg_4747}, {5'd0}};

assign p_shl41_cast_fu_1258_p1 = $signed(p_shl7_fu_1250_p3);

assign p_shl41_cast_mid1_fu_1452_p1 = $signed(p_shl41_mid1_fu_1445_p3);

assign p_shl41_mid1_fu_1445_p3 = {{tmp11_0_mid1_reg_4747}, {2'd0}};

assign p_shl42_cast_fu_1211_p1 = $signed(p_shl4_fu_1203_p3);

assign p_shl42_cast_mid1_fu_1406_p1 = $signed(p_shl42_mid1_fu_1398_p3);

assign p_shl42_mid1_fu_1398_p3 = {{tmp_0_2_0_mid1_fu_1393_p2}, {5'd0}};

assign p_shl43_cast_fu_1223_p1 = $signed(p_shl5_fu_1215_p3);

assign p_shl43_cast_mid1_fu_1418_p1 = $signed(p_shl43_mid1_fu_1410_p3);

assign p_shl43_mid1_fu_1410_p3 = {{tmp_0_2_0_mid1_fu_1393_p2}, {1'd0}};

assign p_shl44_cast_fu_1175_p1 = $signed(p_shl2_fu_1167_p3);

assign p_shl44_cast_mid1_fu_1365_p1 = $signed(p_shl44_mid1_fu_1357_p3);

assign p_shl44_mid1_fu_1357_p3 = {{tmp_0_1_0_mid1_fu_1352_p2}, {5'd0}};

assign p_shl45_cast_fu_1187_p1 = $signed(p_shl3_fu_1179_p3);

assign p_shl45_cast_mid1_fu_1377_p1 = $signed(p_shl45_mid1_fu_1369_p3);

assign p_shl45_mid1_fu_1369_p3 = {{tmp_0_1_0_mid1_fu_1352_p2}, {1'd0}};

assign p_shl46_cast_fu_1139_p1 = $signed(p_shl_fu_1131_p3);

assign p_shl46_cast_mid1_fu_1317_p1 = $signed(p_shl46_mid1_fu_1309_p3);

assign p_shl46_mid1_fu_1309_p3 = {{tmp_0_0_0_mid1_fu_1304_p2}, {5'd0}};

assign p_shl47_cast_fu_1151_p1 = $signed(p_shl1_fu_1143_p3);

assign p_shl47_cast_mid1_fu_1329_p1 = $signed(p_shl47_mid1_fu_1321_p3);

assign p_shl47_mid1_fu_1321_p3 = {{tmp_0_0_0_mid1_fu_1304_p2}, {1'd0}};

assign p_shl4_fu_1203_p3 = {{tmp_0_2_0_fu_1197_p2}, {5'd0}};

assign p_shl52_cast_fu_2111_p1 = $signed(p_shl14_fu_2103_p3);

assign p_shl52_cast_mid1_fu_2306_p1 = $signed(p_shl52_mid1_fu_2299_p3);

assign p_shl52_mid1_fu_2299_p3 = {{tmp11_1_mid1_reg_5094}, {5'd0}};

assign p_shl53_cast_fu_2123_p1 = $signed(p_shl15_fu_2115_p3);

assign p_shl53_cast_mid1_fu_2317_p1 = $signed(p_shl53_mid1_fu_2310_p3);

assign p_shl53_mid1_fu_2310_p3 = {{tmp11_1_mid1_reg_5094}, {2'd0}};

assign p_shl54_cast_fu_2076_p1 = $signed(p_shl12_fu_2068_p3);

assign p_shl54_cast_mid1_fu_2271_p1 = $signed(p_shl54_mid1_fu_2263_p3);

assign p_shl54_mid1_fu_2263_p3 = {{tmp_1_2_0_mid1_fu_2258_p2}, {5'd0}};

assign p_shl55_cast_fu_2088_p1 = $signed(p_shl13_fu_2080_p3);

assign p_shl55_cast_mid1_fu_2283_p1 = $signed(p_shl55_mid1_fu_2275_p3);

assign p_shl55_mid1_fu_2275_p3 = {{tmp_1_2_0_mid1_fu_2258_p2}, {1'd0}};

assign p_shl56_cast_fu_2040_p1 = $signed(p_shl10_fu_2032_p3);

assign p_shl56_cast_mid1_fu_2230_p1 = $signed(p_shl56_mid1_fu_2222_p3);

assign p_shl56_mid1_fu_2222_p3 = {{tmp_1_1_0_mid1_fu_2217_p2}, {5'd0}};

assign p_shl57_cast_fu_2052_p1 = $signed(p_shl11_fu_2044_p3);

assign p_shl57_cast_mid1_fu_2242_p1 = $signed(p_shl57_mid1_fu_2234_p3);

assign p_shl57_mid1_fu_2234_p3 = {{tmp_1_1_0_mid1_fu_2217_p2}, {1'd0}};

assign p_shl58_cast_fu_2004_p1 = $signed(p_shl8_fu_1996_p3);

assign p_shl58_cast_mid1_fu_2182_p1 = $signed(p_shl58_mid1_fu_2174_p3);

assign p_shl58_mid1_fu_2174_p3 = {{tmp_1_0_0_mid1_fu_2169_p2}, {5'd0}};

assign p_shl59_cast_fu_2016_p1 = $signed(p_shl9_fu_2008_p3);

assign p_shl59_cast_mid1_fu_2194_p1 = $signed(p_shl59_mid1_fu_2186_p3);

assign p_shl59_mid1_fu_2186_p3 = {{tmp_1_0_0_mid1_fu_2169_p2}, {1'd0}};

assign p_shl5_fu_1215_p3 = {{tmp_0_2_0_fu_1197_p2}, {1'd0}};

assign p_shl64_cast_fu_2970_p1 = $signed(p_shl22_fu_2962_p3);

assign p_shl64_cast_mid1_fu_3165_p1 = $signed(p_shl64_mid1_fu_3158_p3);

assign p_shl64_mid1_fu_3158_p3 = {{tmp11_2_mid1_reg_5438}, {5'd0}};

assign p_shl65_cast_fu_2982_p1 = $signed(p_shl23_fu_2974_p3);

assign p_shl65_cast_mid1_fu_3176_p1 = $signed(p_shl65_mid1_fu_3169_p3);

assign p_shl65_mid1_fu_3169_p3 = {{tmp11_2_mid1_reg_5438}, {2'd0}};

assign p_shl66_cast_fu_2935_p1 = $signed(p_shl20_fu_2927_p3);

assign p_shl66_cast_mid1_fu_3130_p1 = $signed(p_shl66_mid1_fu_3122_p3);

assign p_shl66_mid1_fu_3122_p3 = {{tmp_2_2_0_mid1_fu_3117_p2}, {5'd0}};

assign p_shl67_cast_fu_2947_p1 = $signed(p_shl21_fu_2939_p3);

assign p_shl67_cast_mid1_fu_3142_p1 = $signed(p_shl67_mid1_fu_3134_p3);

assign p_shl67_mid1_fu_3134_p3 = {{tmp_2_2_0_mid1_fu_3117_p2}, {1'd0}};

assign p_shl68_cast_fu_2899_p1 = $signed(p_shl18_fu_2891_p3);

assign p_shl68_cast_mid1_fu_3089_p1 = $signed(p_shl68_mid1_fu_3081_p3);

assign p_shl68_mid1_fu_3081_p3 = {{tmp_2_1_0_mid1_fu_3076_p2}, {5'd0}};

assign p_shl69_cast_fu_2911_p1 = $signed(p_shl19_fu_2903_p3);

assign p_shl69_cast_mid1_fu_3101_p1 = $signed(p_shl69_mid1_fu_3093_p3);

assign p_shl69_mid1_fu_3093_p3 = {{tmp_2_1_0_mid1_fu_3076_p2}, {1'd0}};

assign p_shl6_fu_1238_p3 = {{tmp11_0_fu_1233_p2}, {5'd0}};

assign p_shl70_cast_fu_2863_p1 = $signed(p_shl16_fu_2855_p3);

assign p_shl70_cast_mid1_fu_3041_p1 = $signed(p_shl70_mid1_fu_3033_p3);

assign p_shl70_mid1_fu_3033_p3 = {{tmp_2_0_0_mid1_fu_3028_p2}, {5'd0}};

assign p_shl71_cast_fu_2875_p1 = $signed(p_shl17_fu_2867_p3);

assign p_shl71_cast_mid1_fu_3053_p1 = $signed(p_shl71_mid1_fu_3045_p3);

assign p_shl71_mid1_fu_3045_p3 = {{tmp_2_0_0_mid1_fu_3028_p2}, {1'd0}};

assign p_shl76_cast_fu_3829_p1 = $signed(p_shl30_fu_3821_p3);

assign p_shl76_cast_mid1_fu_4024_p1 = $signed(p_shl76_mid1_fu_4017_p3);

assign p_shl76_mid1_fu_4017_p3 = {{tmp11_3_mid1_reg_5782}, {5'd0}};

assign p_shl77_cast_fu_3841_p1 = $signed(p_shl31_fu_3833_p3);

assign p_shl77_cast_mid1_fu_4035_p1 = $signed(p_shl77_mid1_fu_4028_p3);

assign p_shl77_mid1_fu_4028_p3 = {{tmp11_3_mid1_reg_5782}, {2'd0}};

assign p_shl78_cast_fu_3794_p1 = $signed(p_shl28_fu_3786_p3);

assign p_shl78_cast_mid1_fu_3989_p1 = $signed(p_shl78_mid1_fu_3981_p3);

assign p_shl78_mid1_fu_3981_p3 = {{tmp_3_2_0_mid1_fu_3976_p2}, {5'd0}};

assign p_shl79_cast_fu_3806_p1 = $signed(p_shl29_fu_3798_p3);

assign p_shl79_cast_mid1_fu_4001_p1 = $signed(p_shl79_mid1_fu_3993_p3);

assign p_shl79_mid1_fu_3993_p3 = {{tmp_3_2_0_mid1_fu_3976_p2}, {1'd0}};

assign p_shl7_fu_1250_p3 = {{tmp11_0_fu_1233_p2}, {2'd0}};

assign p_shl80_cast_fu_3758_p1 = $signed(p_shl26_fu_3750_p3);

assign p_shl80_cast_mid1_fu_3948_p1 = $signed(p_shl80_mid1_fu_3940_p3);

assign p_shl80_mid1_fu_3940_p3 = {{tmp_3_1_0_mid1_fu_3935_p2}, {5'd0}};

assign p_shl81_cast_fu_3770_p1 = $signed(p_shl27_fu_3762_p3);

assign p_shl81_cast_mid1_fu_3960_p1 = $signed(p_shl81_mid1_fu_3952_p3);

assign p_shl81_mid1_fu_3952_p3 = {{tmp_3_1_0_mid1_fu_3935_p2}, {1'd0}};

assign p_shl82_cast_fu_3722_p1 = $signed(p_shl24_fu_3714_p3);

assign p_shl82_cast_mid1_fu_3900_p1 = $signed(p_shl82_mid1_fu_3892_p3);

assign p_shl82_mid1_fu_3892_p3 = {{tmp_3_0_0_mid1_fu_3887_p2}, {5'd0}};

assign p_shl83_cast_fu_3734_p1 = $signed(p_shl25_fu_3726_p3);

assign p_shl83_cast_mid1_fu_3912_p1 = $signed(p_shl83_mid1_fu_3904_p3);

assign p_shl83_mid1_fu_3904_p3 = {{tmp_3_0_0_mid1_fu_3887_p2}, {1'd0}};

assign p_shl8_fu_1996_p3 = {{tmp_1_0_0_fu_1991_p2}, {5'd0}};

assign p_shl9_fu_2008_p3 = {{tmp_1_0_0_fu_1991_p2}, {1'd0}};

assign p_shl_fu_1131_p3 = {{tmp_0_0_0_fu_1126_p2}, {5'd0}};

assign select_ln33_1_fu_2479_p3 = ((icmp_ln34_7_reg_5066[0:0] === 1'b1) ? add_ln33_1_reg_5061 : out_h_0_1_reg_816);

assign select_ln33_2_fu_3338_p3 = ((icmp_ln34_8_reg_5410[0:0] === 1'b1) ? add_ln33_2_reg_5405 : out_h_0_2_reg_850);

assign select_ln33_3_fu_4197_p3 = ((icmp_ln34_9_reg_5754[0:0] === 1'b1) ? add_ln33_3_reg_5749 : out_h_0_3_reg_884);

assign select_ln33_fu_1614_p3 = ((icmp_ln34_reg_4719[0:0] === 1'b1) ? add_ln33_reg_4714 : out_h_0_0_reg_782);

assign sext_ln28_10_fu_1914_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_11_fu_1918_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_12_fu_1922_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_13_fu_1926_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_14_fu_1930_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_15_fu_1934_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_16_fu_2765_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln28_17_fu_2769_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_18_fu_2773_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_19_fu_2777_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_1_fu_1042_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_20_fu_2781_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_21_fu_2785_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_22_fu_2789_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_23_fu_2793_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_24_fu_3624_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln28_25_fu_3628_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_26_fu_3632_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_27_fu_3636_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_28_fu_3640_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_29_fu_3644_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_2_fu_1046_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_30_fu_3648_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_31_fu_3652_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_3_fu_1050_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_4_fu_1054_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_5_fu_1058_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_6_fu_1062_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_7_fu_1066_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_8_fu_1906_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln28_9_fu_1910_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_fu_1038_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln41_10_fu_1580_p1 = $signed(add_ln41_6_fu_1576_p2);

assign sext_ln41_12_fu_1593_p1 = $signed(add_ln41_7_fu_1589_p2);

assign sext_ln41_14_fu_1646_p1 = $signed(add_ln41_8_reg_4835);

assign sext_ln41_16_fu_1654_p1 = $signed(add_ln41_9_reg_4840);

assign sext_ln41_18_fu_1692_p1 = $signed(add_ln41_10_reg_4845);

assign sext_ln41_1_fu_1938_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln41_20_fu_2797_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln41_21_fu_3656_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln41_22_fu_2341_p1 = $signed(add_ln41_11_fu_2336_p2);

assign sext_ln41_24_fu_2364_p1 = $signed(add_ln41_13_fu_2359_p2);

assign sext_ln41_26_fu_2393_p1 = $signed(add_ln41_15_fu_2388_p2);

assign sext_ln41_28_fu_2406_p1 = $signed(add_ln41_16_fu_2402_p2);

assign sext_ln41_2_fu_1476_p1 = $signed(add_ln41_fu_1471_p2);

assign sext_ln41_30_fu_2445_p1 = $signed(add_ln41_17_fu_2441_p2);

assign sext_ln41_32_fu_2458_p1 = $signed(add_ln41_18_fu_2454_p2);

assign sext_ln41_34_fu_2511_p1 = $signed(add_ln41_19_reg_5182);

assign sext_ln41_36_fu_2519_p1 = $signed(add_ln41_20_reg_5187);

assign sext_ln41_38_fu_2557_p1 = $signed(add_ln41_21_reg_5192);

assign sext_ln41_40_fu_3200_p1 = $signed(add_ln41_22_fu_3195_p2);

assign sext_ln41_42_fu_3223_p1 = $signed(add_ln41_24_fu_3218_p2);

assign sext_ln41_44_fu_3252_p1 = $signed(add_ln41_26_fu_3247_p2);

assign sext_ln41_46_fu_3265_p1 = $signed(add_ln41_27_fu_3261_p2);

assign sext_ln41_48_fu_3304_p1 = $signed(add_ln41_28_fu_3300_p2);

assign sext_ln41_4_fu_1499_p1 = $signed(add_ln41_2_fu_1494_p2);

assign sext_ln41_50_fu_3317_p1 = $signed(add_ln41_29_fu_3313_p2);

assign sext_ln41_52_fu_3370_p1 = $signed(add_ln41_30_reg_5526);

assign sext_ln41_54_fu_3378_p1 = $signed(add_ln41_31_reg_5531);

assign sext_ln41_56_fu_3416_p1 = $signed(add_ln41_32_reg_5536);

assign sext_ln41_58_fu_4059_p1 = $signed(add_ln41_33_fu_4054_p2);

assign sext_ln41_60_fu_4082_p1 = $signed(add_ln41_35_fu_4077_p2);

assign sext_ln41_62_fu_4111_p1 = $signed(add_ln41_37_fu_4106_p2);

assign sext_ln41_64_fu_4124_p1 = $signed(add_ln41_38_fu_4120_p2);

assign sext_ln41_66_fu_4163_p1 = $signed(add_ln41_39_fu_4159_p2);

assign sext_ln41_68_fu_4176_p1 = $signed(add_ln41_40_fu_4172_p2);

assign sext_ln41_6_fu_1528_p1 = $signed(add_ln41_4_fu_1523_p2);

assign sext_ln41_70_fu_4229_p1 = $signed(add_ln41_41_reg_5870);

assign sext_ln41_72_fu_4237_p1 = $signed(add_ln41_42_reg_5875);

assign sext_ln41_74_fu_4275_p1 = $signed(add_ln41_43_reg_5880);

assign sext_ln41_8_fu_1541_p1 = $signed(add_ln41_5_fu_1537_p2);

assign sext_ln41_fu_1070_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln49_1_fu_2636_p1 = $signed(add_ln49_1_reg_5141_pp1_iter1_reg);

assign sext_ln49_2_fu_3495_p1 = $signed(add_ln49_2_reg_5485_pp2_iter1_reg);

assign sext_ln49_3_fu_4354_p1 = $signed(add_ln49_3_reg_5829_pp3_iter1_reg);

assign sext_ln49_fu_1771_p1 = $signed(add_ln49_11_reg_4794_pp0_iter1_reg);

assign shl_ln28_1_fu_1795_p3 = {{or_ln23_fu_1779_p2}, {3'd0}};

assign shl_ln28_2_fu_2654_p3 = {{or_ln23_1_fu_2644_p2}, {3'd0}};

assign shl_ln28_3_fu_3513_p3 = {{or_ln23_2_fu_3503_p2}, {3'd0}};

assign shl_ln41_1_fu_1086_p3 = {{out_d_0_0_reg_759}, {1'd0}};

assign shl_ln41_2_fu_1942_p3 = {{or_ln23_reg_4925}, {5'd0}};

assign shl_ln41_3_fu_1953_p3 = {{or_ln23_reg_4925}, {1'd0}};

assign shl_ln41_4_fu_2801_p3 = {{or_ln23_1_reg_5272}, {5'd0}};

assign shl_ln41_5_fu_2812_p3 = {{or_ln23_1_reg_5272}, {1'd0}};

assign shl_ln41_6_fu_3660_p3 = {{or_ln23_2_reg_5616}, {5'd0}};

assign shl_ln41_7_fu_3671_p3 = {{or_ln23_2_reg_5616}, {1'd0}};

assign shl_ln49_1_fu_1970_p3 = {{or_ln23_reg_4925}, {2'd0}};

assign shl_ln49_2_fu_2829_p3 = {{or_ln23_1_reg_5272}, {2'd0}};

assign shl_ln49_3_fu_3688_p3 = {{or_ln23_2_reg_5616}, {2'd0}};

assign shl_ln4_fu_1074_p3 = {{out_d_0_0_reg_759}, {5'd0}};

assign shl_ln5_fu_1104_p3 = {{out_d_0_0_reg_759}, {2'd0}};

assign shl_ln_fu_927_p3 = {{out_d_0_0_reg_759}, {3'd0}};

assign sub_ln41_1_fu_1964_p2 = (zext_ln41_2_fu_1949_p1 - zext_ln41_3_fu_1960_p1);

assign sub_ln41_2_fu_2823_p2 = (zext_ln41_16_fu_2808_p1 - zext_ln41_44_fu_2819_p1);

assign sub_ln41_3_fu_3682_p2 = (zext_ln41_45_fu_3667_p1 - zext_ln41_46_fu_3678_p1);

assign sub_ln41_fu_1098_p2 = (zext_ln41_fu_1082_p1 - zext_ln41_1_fu_1094_p1);

assign sub_ln49_1_fu_1981_p2 = (zext_ln41_2_fu_1949_p1 - zext_ln49_5_fu_1977_p1);

assign sub_ln49_2_fu_2840_p2 = (zext_ln41_16_fu_2808_p1 - zext_ln49_6_fu_2836_p1);

assign sub_ln49_3_fu_3699_p2 = (zext_ln41_45_fu_3667_p1 - zext_ln49_7_fu_3695_p1);

assign sub_ln49_fu_1116_p2 = (zext_ln41_fu_1082_p1 - zext_ln49_4_fu_1112_p1);

assign tmp10_0_0_0_fu_1155_p2 = ($signed(p_shl46_cast_fu_1139_p1) - $signed(p_shl47_cast_fu_1151_p1));

assign tmp10_0_0_0_mid1_fu_1333_p2 = ($signed(p_shl46_cast_mid1_fu_1317_p1) - $signed(p_shl47_cast_mid1_fu_1329_p1));

assign tmp10_0_0_0_mid2_fu_1339_p3 = ((icmp_ln34_fu_1286_p2[0:0] === 1'b1) ? tmp10_0_0_0_mid1_fu_1333_p2 : tmp10_0_0_0_fu_1155_p2);

assign tmp10_0_1_0_fu_1191_p2 = ($signed(p_shl44_cast_fu_1175_p1) - $signed(p_shl45_cast_fu_1187_p1));

assign tmp10_0_1_0_mid1_fu_1381_p2 = ($signed(p_shl44_cast_mid1_fu_1365_p1) - $signed(p_shl45_cast_mid1_fu_1377_p1));

assign tmp10_0_1_0_mid2_fu_1387_p3 = ((icmp_ln34_reg_4719[0:0] === 1'b1) ? tmp10_0_1_0_mid1_fu_1381_p2 : tmp10_0_1_0_reg_4690);

assign tmp10_0_2_0_fu_1227_p2 = ($signed(p_shl42_cast_fu_1211_p1) - $signed(p_shl43_cast_fu_1223_p1));

assign tmp10_0_2_0_mid1_fu_1422_p2 = ($signed(p_shl42_cast_mid1_fu_1406_p1) - $signed(p_shl43_cast_mid1_fu_1418_p1));

assign tmp10_0_2_0_mid2_fu_1428_p3 = ((icmp_ln34_reg_4719[0:0] === 1'b1) ? tmp10_0_2_0_mid1_fu_1422_p2 : tmp10_0_2_0_reg_4695);

assign tmp10_1_0_0_fu_2020_p2 = ($signed(p_shl58_cast_fu_2004_p1) - $signed(p_shl59_cast_fu_2016_p1));

assign tmp10_1_0_0_mid1_fu_2198_p2 = ($signed(p_shl58_cast_mid1_fu_2182_p1) - $signed(p_shl59_cast_mid1_fu_2194_p1));

assign tmp10_1_0_0_mid2_fu_2204_p3 = ((icmp_ln34_7_fu_2151_p2[0:0] === 1'b1) ? tmp10_1_0_0_mid1_fu_2198_p2 : tmp10_1_0_0_fu_2020_p2);

assign tmp10_1_1_0_fu_2056_p2 = ($signed(p_shl56_cast_fu_2040_p1) - $signed(p_shl57_cast_fu_2052_p1));

assign tmp10_1_1_0_mid1_fu_2246_p2 = ($signed(p_shl56_cast_mid1_fu_2230_p1) - $signed(p_shl57_cast_mid1_fu_2242_p1));

assign tmp10_1_1_0_mid2_fu_2252_p3 = ((icmp_ln34_7_reg_5066[0:0] === 1'b1) ? tmp10_1_1_0_mid1_fu_2246_p2 : tmp10_1_1_0_reg_5037);

assign tmp10_1_2_0_fu_2092_p2 = ($signed(p_shl54_cast_fu_2076_p1) - $signed(p_shl55_cast_fu_2088_p1));

assign tmp10_1_2_0_mid1_fu_2287_p2 = ($signed(p_shl54_cast_mid1_fu_2271_p1) - $signed(p_shl55_cast_mid1_fu_2283_p1));

assign tmp10_1_2_0_mid2_fu_2293_p3 = ((icmp_ln34_7_reg_5066[0:0] === 1'b1) ? tmp10_1_2_0_mid1_fu_2287_p2 : tmp10_1_2_0_reg_5042);

assign tmp10_2_0_0_fu_2879_p2 = ($signed(p_shl70_cast_fu_2863_p1) - $signed(p_shl71_cast_fu_2875_p1));

assign tmp10_2_0_0_mid1_fu_3057_p2 = ($signed(p_shl70_cast_mid1_fu_3041_p1) - $signed(p_shl71_cast_mid1_fu_3053_p1));

assign tmp10_2_0_0_mid2_fu_3063_p3 = ((icmp_ln34_8_fu_3010_p2[0:0] === 1'b1) ? tmp10_2_0_0_mid1_fu_3057_p2 : tmp10_2_0_0_fu_2879_p2);

assign tmp10_2_1_0_fu_2915_p2 = ($signed(p_shl68_cast_fu_2899_p1) - $signed(p_shl69_cast_fu_2911_p1));

assign tmp10_2_1_0_mid1_fu_3105_p2 = ($signed(p_shl68_cast_mid1_fu_3089_p1) - $signed(p_shl69_cast_mid1_fu_3101_p1));

assign tmp10_2_1_0_mid2_fu_3111_p3 = ((icmp_ln34_8_reg_5410[0:0] === 1'b1) ? tmp10_2_1_0_mid1_fu_3105_p2 : tmp10_2_1_0_reg_5381);

assign tmp10_2_2_0_fu_2951_p2 = ($signed(p_shl66_cast_fu_2935_p1) - $signed(p_shl67_cast_fu_2947_p1));

assign tmp10_2_2_0_mid1_fu_3146_p2 = ($signed(p_shl66_cast_mid1_fu_3130_p1) - $signed(p_shl67_cast_mid1_fu_3142_p1));

assign tmp10_2_2_0_mid2_fu_3152_p3 = ((icmp_ln34_8_reg_5410[0:0] === 1'b1) ? tmp10_2_2_0_mid1_fu_3146_p2 : tmp10_2_2_0_reg_5386);

assign tmp10_3_0_0_fu_3738_p2 = ($signed(p_shl82_cast_fu_3722_p1) - $signed(p_shl83_cast_fu_3734_p1));

assign tmp10_3_0_0_mid1_fu_3916_p2 = ($signed(p_shl82_cast_mid1_fu_3900_p1) - $signed(p_shl83_cast_mid1_fu_3912_p1));

assign tmp10_3_0_0_mid2_fu_3922_p3 = ((icmp_ln34_9_fu_3869_p2[0:0] === 1'b1) ? tmp10_3_0_0_mid1_fu_3916_p2 : tmp10_3_0_0_fu_3738_p2);

assign tmp10_3_1_0_fu_3774_p2 = ($signed(p_shl80_cast_fu_3758_p1) - $signed(p_shl81_cast_fu_3770_p1));

assign tmp10_3_1_0_mid1_fu_3964_p2 = ($signed(p_shl80_cast_mid1_fu_3948_p1) - $signed(p_shl81_cast_mid1_fu_3960_p1));

assign tmp10_3_1_0_mid2_fu_3970_p3 = ((icmp_ln34_9_reg_5754[0:0] === 1'b1) ? tmp10_3_1_0_mid1_fu_3964_p2 : tmp10_3_1_0_reg_5725);

assign tmp10_3_2_0_fu_3810_p2 = ($signed(p_shl78_cast_fu_3794_p1) - $signed(p_shl79_cast_fu_3806_p1));

assign tmp10_3_2_0_mid1_fu_4005_p2 = ($signed(p_shl78_cast_mid1_fu_3989_p1) - $signed(p_shl79_cast_mid1_fu_4001_p1));

assign tmp10_3_2_0_mid2_fu_4011_p3 = ((icmp_ln34_9_reg_5754[0:0] === 1'b1) ? tmp10_3_2_0_mid1_fu_4005_p2 : tmp10_3_2_0_reg_5730);

assign tmp11_0_fu_1233_p2 = (zext_ln41_cast_fu_1122_p1 + sub_ln49_reg_4684);

assign tmp11_0_mid1_fu_1347_p2 = (zext_ln41_cast_mid1_fu_1300_p1 + sub_ln49_reg_4684);

assign tmp11_1_fu_2098_p2 = (zext_ln41_2_cast_fu_1987_p1 + sub_ln49_1_reg_5031);

assign tmp11_1_mid1_fu_2212_p2 = (zext_ln41_2_cast_mid_fu_2165_p1 + sub_ln49_1_reg_5031);

assign tmp11_2_fu_2957_p2 = (zext_ln41_4_cast_fu_2846_p1 + sub_ln49_2_reg_5375);

assign tmp11_2_mid1_fu_3071_p2 = (zext_ln41_4_cast_mid_fu_3024_p1 + sub_ln49_2_reg_5375);

assign tmp11_3_fu_3816_p2 = (zext_ln41_6_cast_fu_3705_p1 + sub_ln49_3_reg_5719);

assign tmp11_3_mid1_fu_3930_p2 = (zext_ln41_6_cast_mid_fu_3883_p1 + sub_ln49_3_reg_5719);

assign tmp12_0_fu_1262_p2 = ($signed(p_shl40_cast_fu_1246_p1) - $signed(p_shl41_cast_fu_1258_p1));

assign tmp12_0_mid1_fu_1456_p2 = ($signed(p_shl40_cast_mid1_fu_1441_p1) - $signed(p_shl41_cast_mid1_fu_1452_p1));

assign tmp12_0_mid2_fu_1462_p3 = ((icmp_ln34_reg_4719[0:0] === 1'b1) ? tmp12_0_mid1_fu_1456_p2 : tmp12_0_reg_4700);

assign tmp12_1_fu_2127_p2 = ($signed(p_shl52_cast_fu_2111_p1) - $signed(p_shl53_cast_fu_2123_p1));

assign tmp12_1_mid1_fu_2321_p2 = ($signed(p_shl52_cast_mid1_fu_2306_p1) - $signed(p_shl53_cast_mid1_fu_2317_p1));

assign tmp12_1_mid2_fu_2327_p3 = ((icmp_ln34_7_reg_5066[0:0] === 1'b1) ? tmp12_1_mid1_fu_2321_p2 : tmp12_1_reg_5047);

assign tmp12_2_fu_2986_p2 = ($signed(p_shl64_cast_fu_2970_p1) - $signed(p_shl65_cast_fu_2982_p1));

assign tmp12_2_mid1_fu_3180_p2 = ($signed(p_shl64_cast_mid1_fu_3165_p1) - $signed(p_shl65_cast_mid1_fu_3176_p1));

assign tmp12_2_mid2_fu_3186_p3 = ((icmp_ln34_8_reg_5410[0:0] === 1'b1) ? tmp12_2_mid1_fu_3180_p2 : tmp12_2_reg_5391);

assign tmp12_3_fu_3845_p2 = ($signed(p_shl76_cast_fu_3829_p1) - $signed(p_shl77_cast_fu_3841_p1));

assign tmp12_3_mid1_fu_4039_p2 = ($signed(p_shl76_cast_mid1_fu_4024_p1) - $signed(p_shl77_cast_mid1_fu_4035_p1));

assign tmp12_3_mid2_fu_4045_p3 = ((icmp_ln34_9_reg_5754[0:0] === 1'b1) ? tmp12_3_mid1_fu_4039_p2 : tmp12_3_reg_5735);

assign tmp_0_0_0_fu_1126_p2 = (zext_ln41_cast_fu_1122_p1 + sub_ln41_reg_4678);

assign tmp_0_0_0_mid1_fu_1304_p2 = (zext_ln41_cast_mid1_fu_1300_p1 + sub_ln41_reg_4678);

assign tmp_0_1_0_fu_1161_p2 = (tmp_0_0_0_fu_1126_p2 + 22'd1);

assign tmp_0_1_0_mid1_fu_1352_p2 = (tmp_0_0_0_mid1_reg_4734 + 22'd1);

assign tmp_0_2_0_fu_1197_p2 = (tmp_0_0_0_fu_1126_p2 + 22'd2);

assign tmp_0_2_0_mid1_fu_1393_p2 = (tmp_0_0_0_mid1_reg_4734 + 22'd2);

assign tmp_1_0_0_fu_1991_p2 = (zext_ln41_2_cast_fu_1987_p1 + sub_ln41_1_reg_5025);

assign tmp_1_0_0_mid1_fu_2169_p2 = (zext_ln41_2_cast_mid_fu_2165_p1 + sub_ln41_1_reg_5025);

assign tmp_1_1_0_fu_2026_p2 = (tmp_1_0_0_fu_1991_p2 + 22'd1);

assign tmp_1_1_0_mid1_fu_2217_p2 = (tmp_1_0_0_mid1_reg_5081 + 22'd1);

assign tmp_1_2_0_fu_2062_p2 = (tmp_1_0_0_fu_1991_p2 + 22'd2);

assign tmp_1_2_0_mid1_fu_2258_p2 = (tmp_1_0_0_mid1_reg_5081 + 22'd2);

assign tmp_2_0_0_fu_2850_p2 = (zext_ln41_4_cast_fu_2846_p1 + sub_ln41_2_reg_5369);

assign tmp_2_0_0_mid1_fu_3028_p2 = (zext_ln41_4_cast_mid_fu_3024_p1 + sub_ln41_2_reg_5369);

assign tmp_2_1_0_fu_2885_p2 = (tmp_2_0_0_fu_2850_p2 + 22'd1);

assign tmp_2_1_0_mid1_fu_3076_p2 = (tmp_2_0_0_mid1_reg_5425 + 22'd1);

assign tmp_2_2_0_fu_2921_p2 = (tmp_2_0_0_fu_2850_p2 + 22'd2);

assign tmp_2_2_0_mid1_fu_3117_p2 = (tmp_2_0_0_mid1_reg_5425 + 22'd2);

assign tmp_3_0_0_fu_3709_p2 = (zext_ln41_6_cast_fu_3705_p1 + sub_ln41_3_reg_5713);

assign tmp_3_0_0_mid1_fu_3887_p2 = (zext_ln41_6_cast_mid_fu_3883_p1 + sub_ln41_3_reg_5713);

assign tmp_3_1_0_fu_3744_p2 = (tmp_3_0_0_fu_3709_p2 + 22'd1);

assign tmp_3_1_0_mid1_fu_3935_p2 = (tmp_3_0_0_mid1_reg_5769 + 22'd1);

assign tmp_3_2_0_fu_3780_p2 = (tmp_3_0_0_fu_3709_p2 + 22'd2);

assign tmp_3_2_0_mid1_fu_3976_p2 = (tmp_3_0_0_mid1_reg_5769 + 22'd2);

assign zext_ln28_10_fu_1011_p1 = add_ln28_3_fu_1005_p2;

assign zext_ln28_11_fu_1022_p1 = add_ln28_4_fu_1016_p2;

assign zext_ln28_12_fu_1033_p1 = add_ln28_5_fu_1027_p2;

assign zext_ln28_13_fu_1813_p1 = add_ln28_6_fu_1807_p2;

assign zext_ln28_14_fu_1824_p1 = add_ln28_7_fu_1818_p2;

assign zext_ln28_15_fu_1835_p1 = or_ln28_3_fu_1829_p2;

assign zext_ln28_16_fu_1846_p1 = add_ln28_8_fu_1840_p2;

assign zext_ln28_17_fu_1857_p1 = add_ln28_9_fu_1851_p2;

assign zext_ln28_18_fu_1868_p1 = add_ln28_10_fu_1862_p2;

assign zext_ln28_19_fu_1879_p1 = add_ln28_11_fu_1873_p2;

assign zext_ln28_20_fu_1890_p1 = add_ln28_12_fu_1884_p2;

assign zext_ln28_21_fu_1901_p1 = add_ln28_13_fu_1895_p2;

assign zext_ln28_22_fu_2672_p1 = add_ln28_14_fu_2666_p2;

assign zext_ln28_23_fu_2683_p1 = or_ln28_4_fu_2677_p2;

assign zext_ln28_24_fu_2694_p1 = add_ln28_15_fu_2688_p2;

assign zext_ln28_25_fu_2705_p1 = add_ln28_16_fu_2699_p2;

assign zext_ln28_26_fu_2716_p1 = add_ln28_17_fu_2710_p2;

assign zext_ln28_27_fu_2727_p1 = add_ln28_18_fu_2721_p2;

assign zext_ln28_28_fu_2738_p1 = add_ln28_19_fu_2732_p2;

assign zext_ln28_29_fu_2749_p1 = add_ln28_20_fu_2743_p2;

assign zext_ln28_30_fu_2760_p1 = add_ln28_21_fu_2754_p2;

assign zext_ln28_31_fu_3531_p1 = add_ln28_22_fu_3525_p2;

assign zext_ln28_32_fu_3542_p1 = add_ln28_23_fu_3536_p2;

assign zext_ln28_33_fu_3553_p1 = add_ln28_24_fu_3547_p2;

assign zext_ln28_34_fu_3564_p1 = add_ln28_25_fu_3558_p2;

assign zext_ln28_35_fu_3575_p1 = add_ln28_26_fu_3569_p2;

assign zext_ln28_36_fu_3586_p1 = add_ln28_27_fu_3580_p2;

assign zext_ln28_37_fu_3597_p1 = add_ln28_28_fu_3591_p2;

assign zext_ln28_38_fu_3608_p1 = add_ln28_29_fu_3602_p2;

assign zext_ln28_39_fu_3619_p1 = add_ln28_30_fu_3613_p2;

assign zext_ln28_44_fu_935_p1 = shl_ln_fu_927_p3;

assign zext_ln28_45_fu_1791_p1 = or_ln23_fu_1779_p2;

assign zext_ln28_4_fu_945_p1 = add_ln28_fu_939_p2;

assign zext_ln28_50_fu_1803_p1 = shl_ln28_1_fu_1795_p3;

assign zext_ln28_51_fu_2650_p1 = or_ln23_1_fu_2644_p2;

assign zext_ln28_56_fu_2662_p1 = shl_ln28_2_fu_2654_p3;

assign zext_ln28_57_fu_3509_p1 = or_ln23_2_fu_3503_p2;

assign zext_ln28_5_fu_956_p1 = or_ln28_fu_950_p2;

assign zext_ln28_62_fu_3521_p1 = shl_ln28_3_fu_3513_p3;

assign zext_ln28_6_fu_967_p1 = or_ln28_1_fu_961_p2;

assign zext_ln28_7_fu_978_p1 = or_ln28_2_fu_972_p2;

assign zext_ln28_8_fu_989_p1 = add_ln28_1_fu_983_p2;

assign zext_ln28_9_fu_1000_p1 = add_ln28_2_fu_994_p2;

assign zext_ln28_fu_923_p1 = out_d_0_0_reg_759;

assign zext_ln41_10_fu_1545_p1 = $unsigned(sext_ln41_8_fu_1541_p1);

assign zext_ln41_11_fu_1584_p1 = $unsigned(sext_ln41_10_fu_1580_p1);

assign zext_ln41_12_fu_1597_p1 = $unsigned(sext_ln41_12_fu_1593_p1);

assign zext_ln41_13_fu_1649_p1 = $unsigned(sext_ln41_14_fu_1646_p1);

assign zext_ln41_14_fu_1657_p1 = $unsigned(sext_ln41_16_fu_1654_p1);

assign zext_ln41_15_fu_1695_p1 = $unsigned(sext_ln41_18_fu_1692_p1);

assign zext_ln41_16_fu_2808_p1 = shl_ln41_4_fu_2801_p3;

assign zext_ln41_17_fu_2345_p1 = $unsigned(sext_ln41_22_fu_2341_p1);

assign zext_ln41_18_fu_2368_p1 = $unsigned(sext_ln41_24_fu_2364_p1);

assign zext_ln41_19_fu_2397_p1 = $unsigned(sext_ln41_26_fu_2393_p1);

assign zext_ln41_1_fu_1094_p1 = shl_ln41_1_fu_1086_p3;

assign zext_ln41_20_fu_2410_p1 = $unsigned(sext_ln41_28_fu_2406_p1);

assign zext_ln41_21_fu_2449_p1 = $unsigned(sext_ln41_30_fu_2445_p1);

assign zext_ln41_22_fu_2462_p1 = $unsigned(sext_ln41_32_fu_2458_p1);

assign zext_ln41_23_fu_2514_p1 = $unsigned(sext_ln41_34_fu_2511_p1);

assign zext_ln41_24_fu_2522_p1 = $unsigned(sext_ln41_36_fu_2519_p1);

assign zext_ln41_25_fu_2560_p1 = $unsigned(sext_ln41_38_fu_2557_p1);

assign zext_ln41_26_fu_3204_p1 = $unsigned(sext_ln41_40_fu_3200_p1);

assign zext_ln41_27_fu_3227_p1 = $unsigned(sext_ln41_42_fu_3223_p1);

assign zext_ln41_28_fu_3256_p1 = $unsigned(sext_ln41_44_fu_3252_p1);

assign zext_ln41_29_fu_3269_p1 = $unsigned(sext_ln41_46_fu_3265_p1);

assign zext_ln41_2_cast_fu_1987_p1 = ap_phi_mux_out_h_0_1_phi_fu_820_p4;

assign zext_ln41_2_cast_mid_fu_2165_p1 = add_ln33_1_fu_2145_p2;

assign zext_ln41_2_fu_1949_p1 = shl_ln41_2_fu_1942_p3;

assign zext_ln41_30_fu_3308_p1 = $unsigned(sext_ln41_48_fu_3304_p1);

assign zext_ln41_31_fu_3321_p1 = $unsigned(sext_ln41_50_fu_3317_p1);

assign zext_ln41_32_fu_3373_p1 = $unsigned(sext_ln41_52_fu_3370_p1);

assign zext_ln41_33_fu_3381_p1 = $unsigned(sext_ln41_54_fu_3378_p1);

assign zext_ln41_34_fu_3419_p1 = $unsigned(sext_ln41_56_fu_3416_p1);

assign zext_ln41_35_fu_4063_p1 = $unsigned(sext_ln41_58_fu_4059_p1);

assign zext_ln41_36_fu_4086_p1 = $unsigned(sext_ln41_60_fu_4082_p1);

assign zext_ln41_37_fu_4115_p1 = $unsigned(sext_ln41_62_fu_4111_p1);

assign zext_ln41_38_fu_4128_p1 = $unsigned(sext_ln41_64_fu_4124_p1);

assign zext_ln41_39_fu_4167_p1 = $unsigned(sext_ln41_66_fu_4163_p1);

assign zext_ln41_3_fu_1960_p1 = shl_ln41_3_fu_1953_p3;

assign zext_ln41_40_fu_4180_p1 = $unsigned(sext_ln41_68_fu_4176_p1);

assign zext_ln41_41_fu_4232_p1 = $unsigned(sext_ln41_70_fu_4229_p1);

assign zext_ln41_42_fu_4240_p1 = $unsigned(sext_ln41_72_fu_4237_p1);

assign zext_ln41_43_fu_4278_p1 = $unsigned(sext_ln41_74_fu_4275_p1);

assign zext_ln41_44_fu_2819_p1 = shl_ln41_5_fu_2812_p3;

assign zext_ln41_45_fu_3667_p1 = shl_ln41_6_fu_3660_p3;

assign zext_ln41_46_fu_3678_p1 = shl_ln41_7_fu_3671_p3;

assign zext_ln41_47_fu_2333_p1 = out_w_0_1_mid2_reg_5074;

assign zext_ln41_48_fu_2355_p1 = add_ln41_12_fu_2350_p2;

assign zext_ln41_49_fu_2384_p1 = add_ln41_14_fu_2379_p2;

assign zext_ln41_4_cast_fu_2846_p1 = ap_phi_mux_out_h_0_2_phi_fu_854_p4;

assign zext_ln41_4_cast_mid_fu_3024_p1 = add_ln33_2_fu_3004_p2;

assign zext_ln41_4_fu_1468_p1 = out_w_0_0_mid2_reg_4727;

assign zext_ln41_50_fu_3192_p1 = out_w_0_2_mid2_reg_5418;

assign zext_ln41_51_fu_3214_p1 = add_ln41_23_fu_3209_p2;

assign zext_ln41_52_fu_3243_p1 = add_ln41_25_fu_3238_p2;

assign zext_ln41_53_fu_4051_p1 = out_w_0_3_mid2_reg_5762;

assign zext_ln41_54_fu_4073_p1 = add_ln41_34_fu_4068_p2;

assign zext_ln41_55_fu_4102_p1 = add_ln41_36_fu_4097_p2;

assign zext_ln41_5_fu_1480_p1 = $unsigned(sext_ln41_2_fu_1476_p1);

assign zext_ln41_6_cast_fu_3705_p1 = ap_phi_mux_out_h_0_3_phi_fu_888_p4;

assign zext_ln41_6_cast_mid_fu_3883_p1 = add_ln33_3_fu_3863_p2;

assign zext_ln41_6_fu_1490_p1 = add_ln41_1_fu_1485_p2;

assign zext_ln41_7_fu_1503_p1 = $unsigned(sext_ln41_4_fu_1499_p1);

assign zext_ln41_8_fu_1519_p1 = add_ln41_3_fu_1514_p2;

assign zext_ln41_9_fu_1532_p1 = $unsigned(sext_ln41_6_fu_1528_p1);

assign zext_ln41_cast_fu_1122_p1 = ap_phi_mux_out_h_0_0_phi_fu_786_p4;

assign zext_ln41_cast_mid1_fu_1300_p1 = add_ln33_fu_1280_p2;

assign zext_ln41_fu_1082_p1 = shl_ln4_fu_1074_p3;

assign zext_ln49_1_fu_2639_p1 = $unsigned(sext_ln49_1_fu_2636_p1);

assign zext_ln49_2_fu_3498_p1 = $unsigned(sext_ln49_2_fu_3495_p1);

assign zext_ln49_3_fu_4357_p1 = $unsigned(sext_ln49_3_fu_4354_p1);

assign zext_ln49_4_fu_1112_p1 = shl_ln5_fu_1104_p3;

assign zext_ln49_5_fu_1977_p1 = shl_ln49_1_fu_1970_p3;

assign zext_ln49_6_fu_2836_p1 = shl_ln49_2_fu_2829_p3;

assign zext_ln49_7_fu_3695_p1 = shl_ln49_3_fu_3688_p3;

assign zext_ln49_fu_1774_p1 = $unsigned(sext_ln49_fu_1771_p1);

always @ (posedge ap_clk) begin
    sub_ln41_reg_4678[0] <= 1'b0;
    sub_ln49_reg_4684[1:0] <= 2'b00;
    tmp10_0_1_0_reg_4690[0] <= 1'b0;
    tmp10_0_2_0_reg_4695[0] <= 1'b0;
    tmp12_0_reg_4700[1:0] <= 2'b00;
    tmp10_0_0_0_mid2_reg_4740[0] <= 1'b0;
    tmp10_0_1_0_mid2_reg_4753[0] <= 1'b0;
    tmp10_0_2_0_mid2_reg_4760[0] <= 1'b0;
    zext_ln41_4_reg_4767[27:5] <= 23'b00000000000000000000000;
    zext_ln41_6_reg_4783[27:5] <= 23'b00000000000000000000000;
    zext_ln41_8_reg_4799[27:5] <= 23'b00000000000000000000000;
    or_ln23_reg_4925[0] <= 1'b1;
    sub_ln41_1_reg_5025[1:0] <= 2'b10;
    sub_ln49_1_reg_5031[2:0] <= 3'b100;
    tmp10_1_1_0_reg_5037[0] <= 1'b0;
    tmp10_1_2_0_reg_5042[0] <= 1'b0;
    tmp12_1_reg_5047[1:0] <= 2'b00;
    tmp10_1_0_0_mid2_reg_5087[0] <= 1'b0;
    tmp10_1_1_0_mid2_reg_5100[0] <= 1'b0;
    tmp10_1_2_0_mid2_reg_5107[0] <= 1'b0;
    zext_ln41_47_reg_5114[27:5] <= 23'b00000000000000000000000;
    zext_ln41_48_reg_5130[27:5] <= 23'b00000000000000000000000;
    zext_ln41_49_reg_5146[27:5] <= 23'b00000000000000000000000;
    or_ln23_1_reg_5272[1] <= 1'b1;
    sub_ln41_2_reg_5369[0] <= 1'b0;
    sub_ln49_2_reg_5375[1:0] <= 2'b00;
    tmp10_2_1_0_reg_5381[0] <= 1'b0;
    tmp10_2_2_0_reg_5386[0] <= 1'b0;
    tmp12_2_reg_5391[1:0] <= 2'b00;
    tmp10_2_0_0_mid2_reg_5431[0] <= 1'b0;
    tmp10_2_1_0_mid2_reg_5444[0] <= 1'b0;
    tmp10_2_2_0_mid2_reg_5451[0] <= 1'b0;
    zext_ln41_50_reg_5458[27:5] <= 23'b00000000000000000000000;
    zext_ln41_51_reg_5474[27:5] <= 23'b00000000000000000000000;
    zext_ln41_52_reg_5490[27:5] <= 23'b00000000000000000000000;
    or_ln23_2_reg_5616[1:0] <= 2'b11;
    sub_ln41_3_reg_5713[2:0] <= 3'b010;
    sub_ln49_3_reg_5719[3:0] <= 4'b0100;
    tmp10_3_1_0_reg_5725[0] <= 1'b0;
    tmp10_3_2_0_reg_5730[0] <= 1'b0;
    tmp12_3_reg_5735[1:0] <= 2'b00;
    tmp10_3_0_0_mid2_reg_5775[0] <= 1'b0;
    tmp10_3_1_0_mid2_reg_5788[0] <= 1'b0;
    tmp10_3_2_0_mid2_reg_5795[0] <= 1'b0;
    zext_ln41_53_reg_5802[27:5] <= 23'b00000000000000000000000;
    zext_ln41_54_reg_5818[27:5] <= 23'b00000000000000000000000;
    zext_ln41_55_reg_5834[27:5] <= 23'b00000000000000000000000;
end

endmodule //depthwise_conv2d_fix
