-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    convInp_i_din : OUT STD_LOGIC_VECTOR (2 downto 0);
    convInp_i_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    convInp_i_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    convInp_i_full_n : IN STD_LOGIC;
    convInp_i_write : OUT STD_LOGIC;
    in_r_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    in_r_empty_n : IN STD_LOGIC;
    in_r_read : OUT STD_LOGIC;
    bound : IN STD_LOGIC_VECTOR (38 downto 0);
    inputBuf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    inputBuf_ce0 : OUT STD_LOGIC;
    inputBuf_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    inputBuf_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    inputBuf_ce1 : OUT STD_LOGIC;
    inputBuf_we1 : OUT STD_LOGIC;
    inputBuf_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    inputBuf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    inputBuf_1_ce0 : OUT STD_LOGIC;
    inputBuf_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    inputBuf_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    inputBuf_1_ce1 : OUT STD_LOGIC;
    inputBuf_1_we1 : OUT STD_LOGIC;
    inputBuf_1_d1 : OUT STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv39_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln199_reg_661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_665 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op124_write_state3 : BOOLEAN;
    signal and_ln245_reg_682 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op125_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln196_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_r_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal convInp_i_blk_n : STD_LOGIC;
    signal reg_231 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln199_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln245_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln190_fu_325_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln190_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln221_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln248_fu_561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln202_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal read_block_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln190_fu_316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_70 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_4_fu_527_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_74 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln196_fu_301_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal ofm_y_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_2_fu_390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln233_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_block_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_3_fu_382_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_2_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_block_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_block_3_fu_467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_fu_550_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_y_1_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln236_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln245_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_internal_block_2_fu_455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln264_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln197_fu_521_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0_fu_550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op52_load_state2 : BOOLEAN;
    signal ap_enable_operation_52 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op121_load_state3 : BOOLEAN;
    signal ap_enable_operation_121 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op129_store_state3 : BOOLEAN;
    signal ap_enable_operation_129 : BOOLEAN;
    signal ap_predicate_op137_store_state3 : BOOLEAN;
    signal ap_enable_operation_137 : BOOLEAN;
    signal ap_predicate_op53_load_state2 : BOOLEAN;
    signal ap_enable_operation_53 : BOOLEAN;
    signal ap_predicate_op122_load_state3 : BOOLEAN;
    signal ap_enable_operation_122 : BOOLEAN;
    signal ap_predicate_op131_store_state3 : BOOLEAN;
    signal ap_enable_operation_131 : BOOLEAN;
    signal ap_predicate_op139_store_state3 : BOOLEAN;
    signal ap_enable_operation_139 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_471 : BOOLEAN;
    signal ap_condition_474 : BOOLEAN;
    signal ap_condition_477 : BOOLEAN;
    signal ap_condition_480 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component conv1_lif_top_mux_2_1_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component conv1_lif_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_2_1_3_1_1_U1 : component conv1_lif_top_mux_2_1_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 3,
        din2_WIDTH => 1,
        dout_WIDTH => 3)
    port map (
        din0 => inputBuf_q0,
        din1 => inputBuf_1_q0,
        din2 => p_0_fu_550_p3,
        dout => p_0_fu_550_p4);

    flow_control_loop_pipe_sequential_init_U : component conv1_lif_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    counter_internal_block_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
                counter_internal_block_fu_98 <= ap_const_lv32_0;
            elsif (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0))) then 
                counter_internal_block_fu_98 <= counter_internal_block_3_fu_467_p3;
            end if; 
        end if;
    end process;

    current_block_write_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                current_block_write_fu_82 <= ap_const_lv32_0;
            elsif ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)))) then 
                current_block_write_fu_82 <= grp_fu_223_p3;
            end if; 
        end if;
    end process;

    current_line_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
                current_line_fu_94 <= ap_const_lv32_0;
            elsif ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)))) then 
                current_line_fu_94 <= grp_fu_195_p2;
            end if; 
        end if;
    end process;

    current_line_in_block_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln233_fu_356_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln215_fu_335_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
                current_line_in_block_fu_86 <= ap_const_lv32_0;
            elsif (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln233_fu_356_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln215_fu_335_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0))) then 
                current_line_in_block_fu_86 <= ofm_x_fu_350_p2;
            end if; 
        end if;
    end process;

    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_70 <= ap_const_lv7_0;
                elsif (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_70 <= i_4_fu_527_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_74 <= ap_const_lv39_0;
                elsif (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_74 <= add_ln196_fu_301_p2;
                end if;
            end if; 
        end if;
    end process;

    inp_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    inp_fu_90 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_474)) then 
                    inp_fu_90 <= inp_2_fu_480_p2;
                elsif ((ap_const_boolean_1 = ap_condition_471)) then 
                    inp_fu_90 <= inp_3_fu_382_p3;
                end if;
            end if; 
        end if;
    end process;

    ofm_y_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ofm_y_fu_78 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_471)) then 
                    ofm_y_fu_78 <= ofm_y_2_fu_390_p3;
                end if;
            end if; 
        end if;
    end process;

    read_block_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                read_block_fu_66 <= ap_const_lv32_0;
            elsif ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)))) then 
                read_block_fu_66 <= grp_fu_207_p2;
            elsif ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_201_p2 = ap_const_lv1_0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)))) then 
                read_block_fu_66 <= select_ln190_fu_316_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0))) then
                and_ln245_reg_682 <= and_ln245_fu_419_p2;
                icmp_ln215_reg_665 <= icmp_ln215_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln199_reg_661 <= icmp_ln199_fu_329_p2;
                trunc_ln190_reg_656 <= trunc_ln190_fu_325_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1)) or ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_fu_419_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0)))) then
                reg_231 <= current_line_fu_94;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln196_fu_301_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_74) + unsigned(ap_const_lv39_1));
    add_ln197_fu_521_p2 <= std_logic_vector(unsigned(i_fu_70) + unsigned(ap_const_lv7_1));
    and_ln245_fu_419_p2 <= (icmp_ln245_fu_413_p2 and icmp_ln215_fu_335_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, convInp_i_full_n, icmp_ln199_reg_661, ap_predicate_op124_write_state3, in_r_empty_n, ap_predicate_op125_read_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op125_read_state3 = ap_const_boolean_1) and (in_r_empty_n = ap_const_logic_0)) or ((in_r_empty_n = ap_const_logic_0) and (icmp_ln199_reg_661 = ap_const_lv1_1)) or ((ap_predicate_op124_write_state3 = ap_const_boolean_1) and (convInp_i_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, convInp_i_full_n, icmp_ln199_reg_661, ap_predicate_op124_write_state3, in_r_empty_n, ap_predicate_op125_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op125_read_state3 = ap_const_boolean_1) and (in_r_empty_n = ap_const_logic_0)) or ((in_r_empty_n = ap_const_logic_0) and (icmp_ln199_reg_661 = ap_const_lv1_1)) or ((ap_predicate_op124_write_state3 = ap_const_boolean_1) and (convInp_i_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, convInp_i_full_n, icmp_ln199_reg_661, ap_predicate_op124_write_state3, in_r_empty_n, ap_predicate_op125_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op125_read_state3 = ap_const_boolean_1) and (in_r_empty_n = ap_const_logic_0)) or ((in_r_empty_n = ap_const_logic_0) and (icmp_ln199_reg_661 = ap_const_lv1_1)) or ((ap_predicate_op124_write_state3 = ap_const_boolean_1) and (convInp_i_full_n = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(convInp_i_full_n, icmp_ln199_reg_661, ap_predicate_op124_write_state3, in_r_empty_n, ap_predicate_op125_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op125_read_state3 = ap_const_boolean_1) and (in_r_empty_n = ap_const_logic_0)) or ((in_r_empty_n = ap_const_logic_0) and (icmp_ln199_reg_661 = ap_const_lv1_1)) or ((ap_predicate_op124_write_state3 = ap_const_boolean_1) and (convInp_i_full_n = ap_const_logic_0)));
    end process;


    ap_condition_471_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln196_fu_296_p2, icmp_ln199_fu_329_p2, icmp_ln215_fu_335_p2, icmp_ln233_fu_356_p2)
    begin
                ap_condition_471 <= ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln233_fu_356_p2 = ap_const_lv1_1) and (icmp_ln215_fu_335_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0));
    end process;


    ap_condition_474_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln196_fu_296_p2, icmp_ln199_fu_329_p2)
    begin
                ap_condition_474 <= ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_1));
    end process;


    ap_condition_477_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln190_reg_656)
    begin
                ap_condition_477 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_1));
    end process;


    ap_condition_480_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln190_reg_656)
    begin
                ap_condition_480 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln196_fu_296_p2)
    begin
        if (((icmp_ln196_fu_296_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_121_assign_proc : process(ap_predicate_op121_load_state3)
    begin
                ap_enable_operation_121 <= (ap_predicate_op121_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_122_assign_proc : process(ap_predicate_op122_load_state3)
    begin
                ap_enable_operation_122 <= (ap_predicate_op122_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_129_assign_proc : process(ap_predicate_op129_store_state3)
    begin
                ap_enable_operation_129 <= (ap_predicate_op129_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_131_assign_proc : process(ap_predicate_op131_store_state3)
    begin
                ap_enable_operation_131 <= (ap_predicate_op131_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_137_assign_proc : process(ap_predicate_op137_store_state3)
    begin
                ap_enable_operation_137 <= (ap_predicate_op137_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_139_assign_proc : process(ap_predicate_op139_store_state3)
    begin
                ap_enable_operation_139 <= (ap_predicate_op139_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_52_assign_proc : process(ap_predicate_op52_load_state2)
    begin
                ap_enable_operation_52 <= (ap_predicate_op52_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_53_assign_proc : process(ap_predicate_op53_load_state2)
    begin
                ap_enable_operation_53 <= (ap_predicate_op53_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_predicate_op121_load_state3_assign_proc : process(icmp_ln199_reg_661, icmp_ln215_reg_665)
    begin
                ap_predicate_op121_load_state3 <= ((icmp_ln215_reg_665 = ap_const_lv1_1) and (icmp_ln199_reg_661 = ap_const_lv1_0));
    end process;


    ap_predicate_op122_load_state3_assign_proc : process(icmp_ln199_reg_661, icmp_ln215_reg_665)
    begin
                ap_predicate_op122_load_state3 <= ((icmp_ln215_reg_665 = ap_const_lv1_1) and (icmp_ln199_reg_661 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_write_state3_assign_proc : process(icmp_ln199_reg_661, icmp_ln215_reg_665)
    begin
                ap_predicate_op124_write_state3 <= ((icmp_ln215_reg_665 = ap_const_lv1_1) and (icmp_ln199_reg_661 = ap_const_lv1_0));
    end process;


    ap_predicate_op125_read_state3_assign_proc : process(icmp_ln199_reg_661, and_ln245_reg_682)
    begin
                ap_predicate_op125_read_state3 <= ((ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0));
    end process;


    ap_predicate_op129_store_state3_assign_proc : process(icmp_ln199_reg_661, and_ln245_reg_682, trunc_ln190_reg_656)
    begin
                ap_predicate_op129_store_state3 <= ((ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (trunc_ln190_reg_656 = ap_const_lv1_0));
    end process;


    ap_predicate_op131_store_state3_assign_proc : process(icmp_ln199_reg_661, and_ln245_reg_682, trunc_ln190_reg_656)
    begin
                ap_predicate_op131_store_state3 <= ((ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (trunc_ln190_reg_656 = ap_const_lv1_1));
    end process;


    ap_predicate_op137_store_state3_assign_proc : process(icmp_ln199_reg_661, trunc_ln190_reg_656)
    begin
                ap_predicate_op137_store_state3 <= ((icmp_ln199_reg_661 = ap_const_lv1_1) and (trunc_ln190_reg_656 = ap_const_lv1_0));
    end process;


    ap_predicate_op139_store_state3_assign_proc : process(icmp_ln199_reg_661, trunc_ln190_reg_656)
    begin
                ap_predicate_op139_store_state3 <= ((icmp_ln199_reg_661 = ap_const_lv1_1) and (trunc_ln190_reg_656 = ap_const_lv1_1));
    end process;


    ap_predicate_op52_load_state2_assign_proc : process(icmp_ln196_fu_296_p2, icmp_ln199_fu_329_p2, icmp_ln215_fu_335_p2)
    begin
                ap_predicate_op52_load_state2 <= ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (icmp_ln215_fu_335_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op53_load_state2_assign_proc : process(icmp_ln196_fu_296_p2, icmp_ln199_fu_329_p2, icmp_ln215_fu_335_p2)
    begin
                ap_predicate_op53_load_state2 <= ((icmp_ln196_fu_296_p2 = ap_const_lv1_0) and (icmp_ln215_fu_335_p2 = ap_const_lv1_1) and (icmp_ln199_fu_329_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    convInp_i_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, convInp_i_full_n, ap_predicate_op124_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op124_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            convInp_i_blk_n <= convInp_i_full_n;
        else 
            convInp_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    convInp_i_din <= p_0_fu_550_p4;

    convInp_i_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op124_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op124_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            convInp_i_write <= ap_const_logic_1;
        else 
            convInp_i_write <= ap_const_logic_0;
        end if; 
    end process;

    counter_internal_block_2_fu_455_p2 <= std_logic_vector(unsigned(counter_internal_block_fu_98) + unsigned(ap_const_lv32_1));
    counter_internal_block_3_fu_467_p3 <= 
        ap_const_lv32_0 when (icmp_ln264_fu_461_p2(0) = '1') else 
        counter_internal_block_2_fu_455_p2;
    grp_fu_195_p2 <= std_logic_vector(unsigned(current_line_fu_94) + unsigned(ap_const_lv32_1));
    grp_fu_201_p2 <= "1" when (grp_fu_195_p2 = ap_const_lv32_A) else "0";
    grp_fu_207_p2 <= std_logic_vector(unsigned(select_ln190_fu_316_p3) + unsigned(ap_const_lv32_1));
    grp_fu_212_p2 <= std_logic_vector(unsigned(current_block_write_fu_82) + unsigned(ap_const_lv32_1));
    grp_fu_217_p2 <= "1" when (grp_fu_212_p2 = ap_const_lv32_2) else "0";
    grp_fu_223_p3 <= 
        ap_const_lv32_0 when (grp_fu_217_p2(0) = '1') else 
        grp_fu_212_p2;
    i_4_fu_527_p3 <= 
        ap_const_lv7_1 when (icmp_ln197_fu_310_p2(0) = '1') else 
        add_ln197_fu_521_p2;
    icmp_ln196_fu_296_p2 <= "1" when (indvar_flatten_fu_74 = bound) else "0";
    icmp_ln197_fu_310_p2 <= "1" when (i_fu_70 = ap_const_lv7_6E) else "0";
    icmp_ln199_fu_329_p2 <= "1" when (unsigned(inp_fu_90) < unsigned(ap_const_lv32_A)) else "0";
    icmp_ln215_fu_335_p2 <= "1" when (unsigned(counter_internal_block_fu_98) < unsigned(ap_const_lv32_9)) else "0";
    icmp_ln233_fu_356_p2 <= "1" when (ofm_x_fu_350_p2 = ap_const_lv32_A) else "0";
    icmp_ln236_fu_376_p2 <= "1" when (ofm_y_1_fu_370_p2 = ap_const_lv32_A) else "0";
    icmp_ln245_fu_413_p2 <= "1" when (unsigned(select_ln190_fu_316_p3) < unsigned(ap_const_lv32_A)) else "0";
    icmp_ln264_fu_461_p2 <= "1" when (counter_internal_block_2_fu_455_p2 = ap_const_lv32_9) else "0";

    in_r_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, in_r_empty_n, ap_predicate_op125_read_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op125_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_r_blk_n <= in_r_empty_n;
        else 
            in_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, ap_predicate_op125_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op125_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_r_read <= ap_const_logic_1;
        else 
            in_r_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_2_fu_480_p2 <= std_logic_vector(unsigned(inp_fu_90) + unsigned(ap_const_lv32_1));
    inp_3_fu_382_p3 <= 
        ap_const_lv32_0 when (icmp_ln236_fu_376_p2(0) = '1') else 
        inp_fu_90;
    inputBuf_1_address0 <= zext_ln221_fu_344_p1(4 - 1 downto 0);

    inputBuf_1_address1_assign_proc : process(icmp_ln199_reg_661, and_ln245_reg_682, zext_ln248_fu_561_p1, zext_ln202_fu_567_p1, ap_condition_477)
    begin
        if ((ap_const_boolean_1 = ap_condition_477)) then
            if ((icmp_ln199_reg_661 = ap_const_lv1_1)) then 
                inputBuf_1_address1 <= zext_ln202_fu_567_p1(4 - 1 downto 0);
            elsif (((ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0))) then 
                inputBuf_1_address1 <= zext_ln248_fu_561_p1(4 - 1 downto 0);
            else 
                inputBuf_1_address1 <= "XXXX";
            end if;
        else 
            inputBuf_1_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputBuf_1_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, and_ln245_reg_682, ap_block_pp0_stage0_11001, trunc_ln190_reg_656)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_1)))) then 
            inputBuf_1_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_d1 <= in_r_dout;

    inputBuf_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, and_ln245_reg_682, ap_block_pp0_stage0_11001, trunc_ln190_reg_656)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_1)))) then 
            inputBuf_1_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_address0 <= zext_ln221_fu_344_p1(4 - 1 downto 0);

    inputBuf_address1_assign_proc : process(icmp_ln199_reg_661, and_ln245_reg_682, zext_ln248_fu_561_p1, zext_ln202_fu_567_p1, ap_condition_480)
    begin
        if ((ap_const_boolean_1 = ap_condition_480)) then
            if ((icmp_ln199_reg_661 = ap_const_lv1_1)) then 
                inputBuf_address1 <= zext_ln202_fu_567_p1(4 - 1 downto 0);
            elsif (((ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0))) then 
                inputBuf_address1 <= zext_ln248_fu_561_p1(4 - 1 downto 0);
            else 
                inputBuf_address1 <= "XXXX";
            end if;
        else 
            inputBuf_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputBuf_ce0 <= ap_const_logic_1;
        else 
            inputBuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, and_ln245_reg_682, ap_block_pp0_stage0_11001, trunc_ln190_reg_656)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_0)))) then 
            inputBuf_ce1 <= ap_const_logic_1;
        else 
            inputBuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_d1 <= in_r_dout;

    inputBuf_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln199_reg_661, and_ln245_reg_682, ap_block_pp0_stage0_11001, trunc_ln190_reg_656)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_682) and (icmp_ln199_reg_661 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln190_reg_656 = ap_const_lv1_0)))) then 
            inputBuf_we1 <= ap_const_logic_1;
        else 
            inputBuf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_350_p2 <= std_logic_vector(unsigned(current_line_in_block_fu_86) + unsigned(ap_const_lv32_1));
    ofm_y_1_fu_370_p2 <= std_logic_vector(unsigned(ofm_y_fu_78) + unsigned(ap_const_lv32_1));
    ofm_y_2_fu_390_p3 <= 
        ap_const_lv32_0 when (icmp_ln236_fu_376_p2(0) = '1') else 
        ofm_y_1_fu_370_p2;
    p_0_fu_550_p3 <= (trunc_ln190_reg_656 xor ap_const_lv1_1);
    select_ln190_fu_316_p3 <= 
        ap_const_lv32_0 when (icmp_ln197_fu_310_p2(0) = '1') else 
        read_block_fu_66;
    trunc_ln190_fu_325_p1 <= current_block_write_fu_82(1 - 1 downto 0);
    zext_ln202_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_231),64));
    zext_ln221_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_block_fu_86),64));
    zext_ln248_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_231),64));
end behav;
