{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1494439591474 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"microprocessador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494439591474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494439591505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494439591505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494439591552 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494439591568 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494439592037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494439592037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494439592037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494439592037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494439592037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494439592037 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494439592037 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finished " "Pin finished not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { finished } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 11 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { finished } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[0\] " "Pin saida\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[0] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[1\] " "Pin saida\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[1] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[2\] " "Pin saida\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[2] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[3\] " "Pin saida\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[3] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[4\] " "Pin saida\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[4] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[5\] " "Pin saida\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[5] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[6\] " "Pin saida\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[6] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[7\] " "Pin saida\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { saida[7] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 12 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "carryflag " "Pin carryflag not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { carryflag } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 13 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { carryflag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 9 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { reset } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 9 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[5] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[7] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[6] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "execute " "Pin execute not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { execute } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 9 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { execute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[0] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[3] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[2] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[1] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[0] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { instruction[4] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[1] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[2] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[3] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[4] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[5] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[6] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { address[7] } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 10 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494439592131 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1494439592131 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494439592240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessador.sdc " "Synopsys Design Constraints File file not found: 'microprocessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494439592240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494439592240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494439592240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|state.start " "Destination node controlador:controlador0\|state.start" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|state.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|state.decode " "Destination node controlador:controlador0\|state.decode" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|state.decode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|state.instOUT " "Destination node controlador:controlador0\|state.instOUT" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|state.instOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|state.SUB " "Destination node controlador:controlador0\|state.SUB" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|state.SUB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|state.MOV " "Destination node controlador:controlador0\|state.MOV" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|state.MOV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 9 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador:controlador0\|alucontrol\[0\]  " "Automatically promoted node controlador:controlador0\|alucontrol\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath0\|register1:regcarryflag\|out0~0 " "Destination node datapath:datapath0\|register1:regcarryflag\|out0~0" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 8 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:datapath0|register1:regcarryflag|out0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath0\|mux5to1:mux0\|Mux2~3 " "Destination node datapath:datapath0\|mux5to1:mux0\|Mux2~3" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:datapath0|mux5to1:mux0|Mux2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath0\|mux5to1:mux0\|Mux2~2 " "Destination node datapath:datapath0\|mux5to1:mux0\|Mux2~2" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 14 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:datapath0|mux5to1:mux0|Mux2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|alucontrol\[0\] " "Destination node controlador:controlador0\|alucontrol\[0\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 65 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|alucontrol[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 65 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|alucontrol[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador:controlador0\|WideOr1  " "Automatically promoted node controlador:controlador0\|WideOr1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|Mux9~0 " "Destination node controlador:controlador0\|Mux9~0" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 81 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|Mux9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|Mux9~1 " "Destination node controlador:controlador0\|Mux9~1" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 81 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|Mux9~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|Selector5~0 " "Destination node controlador:controlador0\|Selector5~0" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 67 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador:controlador0\|Mux9~2 " "Destination node controlador:controlador0\|Mux9~2" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 81 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|Mux9~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 67 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|WideOr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador:controlador0\|WideOr4~0  " "Automatically promoted node controlador:controlador0\|WideOr4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 67 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|WideOr4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador:controlador0\|WideOr5~0  " "Automatically promoted node controlador:controlador0\|WideOr5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 67 -1 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlador:controlador0|WideOr5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494439592256 ""}  } { { "d:/programs/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus/bin64/pin_planner.ppl" { reset } } } { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 9 0 0 } } { "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494439592256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494439592318 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494439592334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494439592334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494439592334 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494439592334 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 17 10 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 17 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1494439592349 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1494439592349 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1494439592349 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494439592349 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1494439592349 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1494439592349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494439592365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494439593759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494439593875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494439593875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494439595170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494439595170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494439595236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "E:/GitHub Repos/RISC-Project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494439596156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494439596156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494439596762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494439596764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494439596764 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1494439596774 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494439596776 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "finished 0 " "Pin \"finished\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[0\] 0 " "Pin \"saida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[1\] 0 " "Pin \"saida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[2\] 0 " "Pin \"saida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[3\] 0 " "Pin \"saida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[4\] 0 " "Pin \"saida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[5\] 0 " "Pin \"saida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[6\] 0 " "Pin \"saida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[7\] 0 " "Pin \"saida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "carryflag 0 " "Pin \"carryflag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1494439596781 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1494439596781 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494439596905 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494439596919 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494439597031 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494439597361 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1494439597465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitHub Repos/RISC-Project/quartus/output_files/microprocessador.fit.smsg " "Generated suppressed messages file E:/GitHub Repos/RISC-Project/quartus/output_files/microprocessador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494439597561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494439597730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 15:06:37 2017 " "Processing ended: Wed May 10 15:06:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494439597730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494439597730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494439597730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494439597730 ""}
