#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug  4 14:44:23 2021
# Process ID: 19076
# Current directory: C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2
# Command line: vivado.exe -log neorv32_ProcessorTop_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source neorv32_ProcessorTop_Test.tcl -notrace
# Log file: C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test.vdi
# Journal file: C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source neorv32_ProcessorTop_Test.tcl -notrace
Command: link_design -top neorv32_ProcessorTop_Test -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/constrs_1/new/NeoRV32.xdc]
Finished Parsing XDC File [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/constrs_1/new/NeoRV32.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 663.223 ; gain = 358.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.631 . Memory (MB): peak = 672.711 ; gain = 9.488

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12513857d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.480 ; gain = 555.770

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fa20337a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1802febf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ed4240a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ed4240a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2b55d6d2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23c36de71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1228.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1228.480 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23c36de71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1228.480 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.745 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 23c36de71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1455.926 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23c36de71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1455.926 ; gain = 227.445

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23c36de71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1455.926 ; gain = 792.703
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neorv32_ProcessorTop_Test_drc_opted.rpt -pb neorv32_ProcessorTop_Test_drc_opted.pb -rpx neorv32_ProcessorTop_Test_drc_opted.rpx
Command: report_drc -file neorv32_ProcessorTop_Test_drc_opted.rpt -pb neorv32_ProcessorTop_Test_drc_opted.pb -rpx neorv32_ProcessorTop_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[restart]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[8]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[restart]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/ADDRARDADDR[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[restart]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[restart]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d64420c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1455.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ac199c9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10cd62a60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10cd62a60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10cd62a60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16ae3c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1455.926 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1dff1b530

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d4436b39

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4436b39

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21f440815

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c980bae2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21c85915b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19b31e931

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fae4f35a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fae4f35a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fae4f35a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29351c2d8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 29351c2d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.012. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ed1263c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ed1263c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ed1263c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ed1263c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1532f0529

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1532f0529

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000
Ending Placer Task | Checksum: 10a264992

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file neorv32_ProcessorTop_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file neorv32_ProcessorTop_Test_utilization_placed.rpt -pb neorv32_ProcessorTop_Test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file neorv32_ProcessorTop_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1455.926 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a8ed2853 ConstDB: 0 ShapeSum: 6139213f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7157a8c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.926 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8c0b9ef0 NumContArr: 3b09db9c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7157a8c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7157a8c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7157a8c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1455.926 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18617e59a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.936  | TNS=0.000  | WHS=-0.225 | THS=-25.832|

Phase 2 Router Initialization | Checksum: 20f8cf1b4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d43460bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1309d1073

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14bcf2990

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 14bcf2990

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14bcf2990

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14bcf2990

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 14bcf2990

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1018e1f2d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.855  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1018e1f2d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1018e1f2d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.975458 %
  Global Horizontal Routing Utilization  = 1.3515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1073db93e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1073db93e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: afa32a4e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.926 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.855  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: afa32a4e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.926 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1455.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neorv32_ProcessorTop_Test_drc_routed.rpt -pb neorv32_ProcessorTop_Test_drc_routed.pb -rpx neorv32_ProcessorTop_Test_drc_routed.rpx
Command: report_drc -file neorv32_ProcessorTop_Test_drc_routed.rpt -pb neorv32_ProcessorTop_Test_drc_routed.pb -rpx neorv32_ProcessorTop_Test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file neorv32_ProcessorTop_Test_methodology_drc_routed.rpt -pb neorv32_ProcessorTop_Test_methodology_drc_routed.pb -rpx neorv32_ProcessorTop_Test_methodology_drc_routed.rpx
Command: report_methodology -file neorv32_ProcessorTop_Test_methodology_drc_routed.rpt -pb neorv32_ProcessorTop_Test_methodology_drc_routed.pb -rpx neorv32_ProcessorTop_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/impl_2/neorv32_ProcessorTop_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file neorv32_ProcessorTop_Test_power_routed.rpt -pb neorv32_ProcessorTop_Test_power_summary_routed.pb -rpx neorv32_ProcessorTop_Test_power_routed.rpx
Command: report_power -file neorv32_ProcessorTop_Test_power_routed.rpt -pb neorv32_ProcessorTop_Test_power_summary_routed.pb -rpx neorv32_ProcessorTop_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file neorv32_ProcessorTop_Test_route_status.rpt -pb neorv32_ProcessorTop_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file neorv32_ProcessorTop_Test_timing_summary_routed.rpt -pb neorv32_ProcessorTop_Test_timing_summary_routed.pb -rpx neorv32_ProcessorTop_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file neorv32_ProcessorTop_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file neorv32_ProcessorTop_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file neorv32_ProcessorTop_Test_bus_skew_routed.rpt -pb neorv32_ProcessorTop_Test_bus_skew_routed.pb -rpx neorv32_ProcessorTop_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 14:46:02 2021...
