{
  "module_name": "smscphy.h",
  "hash_id": "5402f098e6286c3d4d2add3aba18c5b132727c4c4112b8174038fa6e8d8ffe56",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/smscphy.h",
  "human_readable_source": " \n#ifndef __LINUX_SMSCPHY_H__\n#define __LINUX_SMSCPHY_H__\n\n#define MII_LAN83C185_ISF 29  \n#define MII_LAN83C185_IM  30  \n#define MII_LAN83C185_CTRL_STATUS 17  \n#define MII_LAN83C185_SPECIAL_MODES 18  \n\n#define MII_LAN83C185_ISF_INT1 (1<<1)  \n#define MII_LAN83C185_ISF_INT2 (1<<2)  \n#define MII_LAN83C185_ISF_INT3 (1<<3)  \n#define MII_LAN83C185_ISF_INT4 (1<<4)  \n#define MII_LAN83C185_ISF_INT5 (1<<5)  \n#define MII_LAN83C185_ISF_INT6 (1<<6)  \n#define MII_LAN83C185_ISF_INT7 (1<<7)  \n\n#define MII_LAN83C185_ISF_INT_ALL (0x0e)\n\n#define MII_LAN83C185_ISF_INT_PHYLIB_EVENTS \\\n\t(MII_LAN83C185_ISF_INT6 | MII_LAN83C185_ISF_INT4 | \\\n\t MII_LAN83C185_ISF_INT7)\n\n#define MII_LAN83C185_EDPWRDOWN (1 << 13)  \n#define MII_LAN83C185_ENERGYON  (1 << 1)   \n\n#define MII_LAN83C185_MODE_MASK      0xE0\n#define MII_LAN83C185_MODE_POWERDOWN 0xC0  \n#define MII_LAN83C185_MODE_ALL       0xE0  \n\nint smsc_phy_config_intr(struct phy_device *phydev);\nirqreturn_t smsc_phy_handle_interrupt(struct phy_device *phydev);\nint smsc_phy_config_init(struct phy_device *phydev);\nint lan87xx_read_status(struct phy_device *phydev);\nint smsc_phy_get_tunable(struct phy_device *phydev,\n\t\t\t struct ethtool_tunable *tuna, void *data);\nint smsc_phy_set_tunable(struct phy_device *phydev,\n\t\t\t struct ethtool_tunable *tuna, const void *data);\nint smsc_phy_probe(struct phy_device *phydev);\n\n#define MII_LAN874X_PHY_MMD_WOL_WUCSR\t\t0x8010\n#define MII_LAN874X_PHY_MMD_WOL_WUF_CFGA\t0x8011\n#define MII_LAN874X_PHY_MMD_WOL_WUF_CFGB\t0x8012\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK0\t0x8021\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK1\t0x8022\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK2\t0x8023\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK3\t0x8024\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK4\t0x8025\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK5\t0x8026\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK6\t0x8027\n#define MII_LAN874X_PHY_MMD_WOL_WUF_MASK7\t0x8028\n#define MII_LAN874X_PHY_MMD_WOL_RX_ADDRA\t0x8061\n#define MII_LAN874X_PHY_MMD_WOL_RX_ADDRB\t0x8062\n#define MII_LAN874X_PHY_MMD_WOL_RX_ADDRC\t0x8063\n#define MII_LAN874X_PHY_MMD_MCFGR\t\t0x8064\n\n#define MII_LAN874X_PHY_PME1_SET\t\t(2 << 13)\n#define MII_LAN874X_PHY_PME2_SET\t\t(2 << 11)\n#define MII_LAN874X_PHY_PME_SELF_CLEAR\t\tBIT(9)\n#define MII_LAN874X_PHY_WOL_PFDA_FR\t\tBIT(7)\n#define MII_LAN874X_PHY_WOL_WUFR\t\tBIT(6)\n#define MII_LAN874X_PHY_WOL_MPR\t\t\tBIT(5)\n#define MII_LAN874X_PHY_WOL_BCAST_FR\t\tBIT(4)\n#define MII_LAN874X_PHY_WOL_PFDAEN\t\tBIT(3)\n#define MII_LAN874X_PHY_WOL_WUEN\t\tBIT(2)\n#define MII_LAN874X_PHY_WOL_MPEN\t\tBIT(1)\n#define MII_LAN874X_PHY_WOL_BCSTEN\t\tBIT(0)\n\n#define MII_LAN874X_PHY_WOL_FILTER_EN\t\tBIT(15)\n#define MII_LAN874X_PHY_WOL_FILTER_MCASTTEN\tBIT(9)\n#define MII_LAN874X_PHY_WOL_FILTER_BCSTEN\tBIT(8)\n\n#define MII_LAN874X_PHY_PME_SELF_CLEAR_DELAY\t0x1000  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}