// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_process_udp_512_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ip2udpFifo_dout,
        rx_ip2udpFifo_num_data_valid,
        rx_ip2udpFifo_fifo_cap,
        rx_ip2udpFifo_empty_n,
        rx_ip2udpFifo_read,
        rx_udpMetaFifo_din,
        rx_udpMetaFifo_num_data_valid,
        rx_udpMetaFifo_fifo_cap,
        rx_udpMetaFifo_full_n,
        rx_udpMetaFifo_write,
        rx_udp2shiftFifo_din,
        rx_udp2shiftFifo_num_data_valid,
        rx_udp2shiftFifo_fifo_cap,
        rx_udp2shiftFifo_full_n,
        rx_udp2shiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rx_ip2udpFifo_dout;
input  [1:0] rx_ip2udpFifo_num_data_valid;
input  [1:0] rx_ip2udpFifo_fifo_cap;
input   rx_ip2udpFifo_empty_n;
output   rx_ip2udpFifo_read;
output  [48:0] rx_udpMetaFifo_din;
input  [1:0] rx_udpMetaFifo_num_data_valid;
input  [1:0] rx_udpMetaFifo_fifo_cap;
input   rx_udpMetaFifo_full_n;
output   rx_udpMetaFifo_write;
output  [1023:0] rx_udp2shiftFifo_din;
input  [1:0] rx_udp2shiftFifo_num_data_valid;
input  [1:0] rx_udp2shiftFifo_fifo_cap;
input   rx_udp2shiftFifo_full_n;
output   rx_udp2shiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ip2udpFifo_read;
reg rx_udpMetaFifo_write;
reg rx_udp2shiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_100_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_443;
reg   [0:0] metaWritten_2_load_reg_465;
reg    ap_predicate_op73_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_443_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_475;
reg    ap_predicate_op74_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] pu_header_ready;
reg   [15:0] pu_header_idx;
reg   [63:0] pu_header_header_V;
reg   [0:0] metaWritten_2;
reg    rx_ip2udpFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_udp2shiftFifo_blk_n;
reg    rx_udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] rx_ip2udpFifo_read_reg_447;
reg   [1023:0] rx_ip2udpFifo_read_reg_447_pp0_iter1_reg;
wire   [63:0] p_Result_s_fu_296_p2;
wire   [0:0] pu_header_ready_load_load_fu_177_p1;
wire   [0:0] metaWritten_2_load_load_fu_308_p1;
wire   [0:0] icmp_ln1065_fu_384_p2;
reg   [0:0] ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_128;
reg   [15:0] ap_phi_mux_pu_header_idx_new_0_i_phi_fu_142_p4;
wire   [15:0] add_ln67_fu_193_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_139;
reg   [0:0] ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_149;
wire   [63:0] ap_phi_reg_pp0_iter0_p_Val2_34_in_i_in_in_reg_160;
reg   [63:0] ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160;
wire   [0:0] xor_ln73_fu_318_p2;
wire   [0:0] or_ln73_fu_312_p2;
wire   [15:0] select_ln73_fu_324_p3;
wire   [0:0] or_ln73_1_fu_332_p2;
reg    ap_block_pp0_stage0_01001;
wire   [18:0] tmp_69_fu_200_p3;
wire   [25:0] zext_ln414_fu_208_p1;
wire   [0:0] trunc_ln414_fu_218_p1;
wire   [0:0] icmp_ln414_fu_212_p2;
wire   [63:0] st_fu_222_p3;
wire   [63:0] tmp_71_fu_189_p1;
wire   [63:0] select_ln414_fu_230_p3;
reg   [63:0] tmp_70_fu_238_p4;
wire   [63:0] select_ln414_12_fu_256_p3;
wire   [63:0] select_ln414_13_fu_264_p3;
wire   [63:0] or_ln414_fu_272_p2;
wire   [63:0] select_ln414_11_fu_248_p3;
wire   [63:0] xor_ln414_fu_278_p2;
wire   [63:0] and_ln414_fu_284_p2;
wire   [63:0] and_ln414_5_fu_290_p2;
wire   [0:0] currWord_last_V_fu_169_p3;
wire   [7:0] tmp_94_i_fu_366_p4;
wire   [7:0] tmp_i_277_fu_356_p4;
wire   [15:0] p_Result_11_fu_376_p3;
wire   [7:0] tmp_98_i_fu_404_p4;
wire   [7:0] tmp_fu_414_p4;
wire   [7:0] trunc_ln674_fu_400_p1;
wire   [7:0] tmp_95_i_fu_390_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_149;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pu_header_ready = 1'd0;
#0 pu_header_idx = 16'd0;
#0 pu_header_header_V = 64'd0;
#0 metaWritten_2 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_149)) begin
        if (((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (pu_header_ready_load_load_fu_177_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160 <= p_Result_s_fu_296_p2;
        end else if (((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (pu_header_ready_load_load_fu_177_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160 <= pu_header_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160 <= ap_phi_reg_pp0_iter0_p_Val2_34_in_i_in_in_reg_160;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_443 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1065_reg_475 <= icmp_ln1065_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_1_fu_332_p2 == 1'd1))) begin
        metaWritten_2 <= xor_ln73_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        metaWritten_2_load_reg_465 <= metaWritten_2;
        rx_ip2udpFifo_read_reg_447 <= rx_ip2udpFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pu_header_ready_load_load_fu_177_p1 == 1'd0))) begin
        pu_header_header_V <= p_Result_s_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_fu_312_p2 == 1'd1))) begin
        pu_header_idx <= select_ln73_fu_324_p3;
        pu_header_ready <= xor_ln73_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_read_reg_447_pp0_iter1_reg <= rx_ip2udpFifo_read_reg_447;
        tmp_i_reg_443 <= tmp_i_nbreadreq_fu_100_p3;
        tmp_i_reg_443_pp0_iter1_reg <= tmp_i_reg_443;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_100_p3 == 1'd1)) begin
        if ((metaWritten_2_load_load_fu_308_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4 = 1'd1;
        end else if ((metaWritten_2_load_load_fu_308_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4 = ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_149;
        end
    end else begin
        ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4 = ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_149;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (pu_header_ready_load_load_fu_177_p1 == 1'd0))) begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_142_p4 = add_ln67_fu_193_p2;
    end else begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_142_p4 = ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_139;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_100_p3 == 1'd1)) begin
        if ((pu_header_ready_load_load_fu_177_p1 == 1'd0)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4 = 1'd1;
        end else if ((pu_header_ready_load_load_fu_177_p1 == 1'd1)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4 = 1'd0;
        end else begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4 = ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_128;
        end
    end else begin
        ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4 = ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_blk_n = rx_ip2udpFifo_empty_n;
    end else begin
        rx_ip2udpFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_read = 1'b1;
    end else begin
        rx_ip2udpFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op74_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udp2shiftFifo_blk_n = rx_udp2shiftFifo_full_n;
    end else begin
        rx_udp2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op74_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udp2shiftFifo_write = 1'b1;
    end else begin
        rx_udp2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udpMetaFifo_blk_n = rx_udpMetaFifo_full_n;
    end else begin
        rx_udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udpMetaFifo_write = 1'b1;
    end else begin
        rx_udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_193_p2 = (pu_header_idx + 16'd1);

assign and_ln414_5_fu_290_p2 = (xor_ln414_fu_278_p2 & select_ln414_11_fu_248_p3);

assign and_ln414_fu_284_p2 = (pu_header_header_V & or_ln414_fu_272_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_100_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op73_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op74_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_149 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_149 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_34_in_i_in_in_reg_160 = 'bx;

assign ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_139 = 'bx;

assign ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_128 = 'bx;

always @ (*) begin
    ap_predicate_op73_write_state2 = ((metaWritten_2_load_reg_465 == 1'd0) & (tmp_i_reg_443 == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_write_state3 = ((icmp_ln1065_reg_475 == 1'd1) & (tmp_i_reg_443_pp0_iter1_reg == 1'd1));
end

assign currWord_last_V_fu_169_p3 = rx_ip2udpFifo_dout[1024'd576];

assign icmp_ln1065_fu_384_p2 = ((p_Result_11_fu_376_p3 == 16'd4791) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_212_p2 = ((zext_ln414_fu_208_p1 != 26'd0) ? 1'b1 : 1'b0);

assign metaWritten_2_load_load_fu_308_p1 = metaWritten_2;

assign or_ln414_fu_272_p2 = (select_ln414_13_fu_264_p3 | select_ln414_12_fu_256_p3);

assign or_ln73_1_fu_332_p2 = (currWord_last_V_fu_169_p3 | ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_152_p4);

assign or_ln73_fu_312_p2 = (currWord_last_V_fu_169_p3 | ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_131_p4);

assign p_Result_11_fu_376_p3 = {{tmp_94_i_fu_366_p4}, {tmp_i_277_fu_356_p4}};

assign p_Result_s_fu_296_p2 = (and_ln414_fu_284_p2 | and_ln414_5_fu_290_p2);

assign pu_header_ready_load_load_fu_177_p1 = pu_header_ready;

assign rx_udp2shiftFifo_din = rx_ip2udpFifo_read_reg_447_pp0_iter1_reg;

assign rx_udpMetaFifo_din = {{{{{{{icmp_ln1065_fu_384_p2}, {tmp_98_i_fu_404_p4}}, {tmp_fu_414_p4}}, {tmp_94_i_fu_366_p4}}, {tmp_i_277_fu_356_p4}}, {trunc_ln674_fu_400_p1}}, {tmp_95_i_fu_390_p4}};

assign select_ln414_11_fu_248_p3 = ((icmp_ln414_fu_212_p2[0:0] == 1'b1) ? tmp_70_fu_238_p4 : tmp_71_fu_189_p1);

assign select_ln414_12_fu_256_p3 = ((icmp_ln414_fu_212_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd0);

assign select_ln414_13_fu_264_p3 = ((icmp_ln414_fu_212_p2[0:0] == 1'b1) ? 64'd18446744073709551614 : 64'd0);

assign select_ln414_fu_230_p3 = ((icmp_ln414_fu_212_p2[0:0] == 1'b1) ? st_fu_222_p3 : tmp_71_fu_189_p1);

assign select_ln73_fu_324_p3 = ((currWord_last_V_fu_169_p3[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_pu_header_idx_new_0_i_phi_fu_142_p4);

assign st_fu_222_p3 = {{trunc_ln414_fu_218_p1}, {63'd0}};

assign tmp_69_fu_200_p3 = {{pu_header_idx}, {3'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_230_p3) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_70_fu_238_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_70_fu_238_p4[ap_tvar_int_0] = select_ln414_fu_230_p3[63 - ap_tvar_int_0];
        end
    end
end

assign tmp_71_fu_189_p1 = rx_ip2udpFifo_dout[63:0];

assign tmp_94_i_fu_366_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[23:16]}};

assign tmp_95_i_fu_390_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[15:8]}};

assign tmp_98_i_fu_404_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[39:32]}};

assign tmp_fu_414_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[47:40]}};

assign tmp_i_277_fu_356_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[31:24]}};

assign tmp_i_nbreadreq_fu_100_p3 = rx_ip2udpFifo_empty_n;

assign trunc_ln414_fu_218_p1 = rx_ip2udpFifo_dout[0:0];

assign trunc_ln674_fu_400_p1 = ap_phi_reg_pp0_iter1_p_Val2_34_in_i_in_in_reg_160[7:0];

assign xor_ln414_fu_278_p2 = (or_ln414_fu_272_p2 ^ 64'd18446744073709551615);

assign xor_ln73_fu_318_p2 = (currWord_last_V_fu_169_p3 ^ 1'd1);

assign zext_ln414_fu_208_p1 = tmp_69_fu_200_p3;

endmodule //rocev2_top_process_udp_512_4
