<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_aon_wuc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_aon_wuc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__aon__wuc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_aon_wuc_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_AON_WUC_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_AON_WUC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// AON_WUC component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// MCU Clock Management</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a7082778ee27c627795ff67f24304a283">   47</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_MCUCLK                                            0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// AUX Clock Management</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a527678bb18055e3e346adcc88d19b564">   50</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_AUXCLK                                            0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// MCU Configuration</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a224c5035142f659dbb67a20dd0d45e85">   53</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_MCUCFG                                            0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// AUX Configuration</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a1f2561563387ad1b54243daedd0d7838">   56</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_AUXCFG                                            0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// AUX Control</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a3ca81c2b15209bdd41551d93ddb52ed4">   59</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_AUXCTL                                            0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Power Status</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a974ddc1e707ea7f30246be57028e64b3">   62</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_PWRSTAT                                           0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Shutdown Control</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ad7e2a5fa543ed7283e6f120660a200cb">   65</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_SHUTDOWN                                          0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Control 0</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#adfbfb537bb2f80a9a0327d9bb19d2b79">   68</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_CTL0                                              0x00000020</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Control 1</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae533ee29047ef4b5779f66cd7ba58d99">   71</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_CTL1                                              0x00000024</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Recharge Controller Configuration</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab6c488609b4f25b0101573229bbfc42f">   74</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_RECHARGECFG                                       0x00000030</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Recharge Controller Status</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac1e8f91b84a8ee4e2149b0d10a9cf787">   77</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_RECHARGESTAT                                      0x00000034</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Oscillator Configuration</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a78b7cca137c28e04ce02e3157673bb8a">   80</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_OSCCFG                                            0x00000038</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// JTAG Configuration</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a837d36b697b01adca17ce4e4e924be66">   83</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_JTAGCFG                                           0x00000040</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// JTAG USERCODE</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aec621bc2c55ed4ab7cf8d60cdea08341">   86</a></span>&#160;<span class="preprocessor">#define AON_WUC_O_JTAGUSERCODE                                      0x00000044</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Register: AON_WUC_O_MCUCLK</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Field:     [2] RCOSC_HF_CAL_DONE</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// MCU bootcode will set this bit when RCOSC_HF is calibrated.  The FLASH can</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// not be used until this bit is set.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// 1: RCOSC_HF is calibrated to 48 MHz, allowing FLASH to power up.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// 0: RCOSC_HF is not yet calibrated, ie FLASH must not assume that the SCLK_HF</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// is safe</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a837c5aa42491e5091fd166583d7e1f56">  101</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE                            0x00000004</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae2d44c6cd5abd1c7d41bdf033bd3594c">  102</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE_BITN                                2</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab938652162549a6d4070731c9b1da2e4">  103</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE_M                          0x00000004</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#afa1f1bfd82f124094bad383de2814a56">  104</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE_S                                   2</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Field:   [1:0] PWR_DWN_SRC</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Controls the clock source for the entire MCU domain while MCU is requesting</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// powerdown.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// When MCU requests powerdown with SCLK_HF as source, then WUC will switch</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// over to this clock source during powerdown, and automatically switch back to</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// SCLK_HF when MCU is no longer requesting powerdown and system is back in</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// active mode.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// SCLK_LF                  Use SCLK_LF in Powerdown</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// NONE                     No clock in Powerdown</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a6c15384c62dc59216c02fc0d2525c301">  118</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_PWR_DWN_SRC_W                                         2</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#af9a056a711a57e1b539264453e11de6b">  119</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_PWR_DWN_SRC_M                                0x00000003</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a63fd71fbb73daf913b7cf050fc3bd591">  120</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_PWR_DWN_SRC_S                                         0</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab8a5f4dd775e593b719c15528e2153fb">  121</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_PWR_DWN_SRC_SCLK_LF                          0x00000001</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a7bb93513aef65b1fffcf4bd710afca3f">  122</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCLK_PWR_DWN_SRC_NONE                             0x00000000</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Register: AON_WUC_O_AUXCLK</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Field: [12:11] PWR_DWN_SRC</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// When AUX requests powerdown with SCLK_HF as source, then WUC will switch</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// over to this clock source during powerdown, and automatically switch back to</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// SCLK_HF when AUX system is back in active mode</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// SCLK_LF                  Use SCLK_LF in Powerdown</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// NONE                     No clock in Powerdown</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a81c5c212bb5fcb4666dcf529f0d8fd2c">  137</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_PWR_DWN_SRC_W                                         2</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a206ee3cdb87453a7d8247bbe568a6a01">  138</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_PWR_DWN_SRC_M                                0x00001800</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae7bafa230c9f88fd0b7e0c69a536064e">  139</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_PWR_DWN_SRC_S                                        11</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a095977459f68526edc66dd19bf0be205">  140</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_PWR_DWN_SRC_SCLK_LF                          0x00000800</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac24210cf321a30175c98b34121307539">  141</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_PWR_DWN_SRC_NONE                             0x00000000</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// Field:  [10:8] SCLK_HF_DIV</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// Select the AUX clock divider for SCLK_HF</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// NB: It is not supported to change the AUX clock divider while SCLK_HF is</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// active source for AUX</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// DIV256                   Divide by 256</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// DIV128                   Divide by 128</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// DIV64                    Divide by 64</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// DIV32                    Divide by 32</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// DIV16                    Divide by 16</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// DIV8                     Divide by 8</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// DIV4                     Divide by 4</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// DIV2                     Divide by 2</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0f38a5f115d281b20e7a3d01880fc408">  158</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_W                                         3</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a811b2f6cd1ec95403045b107405f2fd8">  159</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_M                                0x00000700</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a24db0bbdfe9c379f777312270a43b02c">  160</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_S                                         8</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae8d336a7be2fef0e9c57e9f1f13e3a85">  161</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV256                           0x00000700</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a5be103f94652e1ce52828b1e04b24a95">  162</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV128                           0x00000600</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9a892c30f9d57d723c962cfeb9ac1b5a">  163</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV64                            0x00000500</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a54ac6d5dfa596f6d95e340c337706821">  164</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV32                            0x00000400</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a5317841eefdeab345adca6afa12bf602">  165</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV16                            0x00000300</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a708e67eaa487590207678fcbc0287cbd">  166</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV8                             0x00000200</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aeed5b14b0b93485d3e80c6bde587d0f4">  167</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV4                             0x00000100</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a93baa9a5424f7570bca7b96cbcb6f8c3">  168</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SCLK_HF_DIV_DIV2                             0x00000000</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// Field:   [2:0] SRC</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// Selects the clock source for AUX:</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// NB: Switching the clock source is guaranteed to be glitchless</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// SCLK_LF                  LF Clock (SCLK_LF)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// SCLK_HF                  HF Clock (SCLK_HF)</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a8a79a8050b6a5214e4604f8ceab81d0b">  178</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SRC_W                                                 3</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a29021b329c70c29ef2b708f175c9fa12">  179</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SRC_M                                        0x00000007</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab5c0c752fd1371566463cf3edc03b3a5">  180</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SRC_S                                                 0</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab803647db2af2e15bc3f18c8a4a78a36">  181</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SRC_SCLK_LF                                  0x00000004</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a13ed1eff1337788769b0ca7342b982f6">  182</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCLK_SRC_SCLK_HF                                  0x00000001</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Register: AON_WUC_O_MCUCFG</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// Field:    [17] VIRT_OFF</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a8e1b201263cb32cdc5c5d5a41826faa9">  192</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_VIRT_OFF                                     0x00020000</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a4f8e496238ca6b1c53a550553699cc23">  193</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_VIRT_OFF_BITN                                        17</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a936df4a58c5f360941d5fb55aec98207">  194</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_VIRT_OFF_M                                   0x00020000</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a00229c5264eddc6f2d3a13ac03f379a0">  195</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_VIRT_OFF_S                                           17</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// Field:    [16] FIXED_WU_EN</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9ac2b48dd6e9be927e1c49b7610cf689">  200</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_FIXED_WU_EN                                  0x00010000</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aaa6bf203bc26496d4b9aa87fb675eb93">  201</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_FIXED_WU_EN_BITN                                     16</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ad518e09c291e497fd0b381272123babb">  202</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_FIXED_WU_EN_M                                0x00010000</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ace89e28676a5c252aa9bfd643cc95705">  203</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_FIXED_WU_EN_S                                        16</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// Field:   [3:0] SRAM_RET_EN</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// MCU SRAM is partitioned into 4 banks . This register controls which of the</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// banks that has retention during MCU power off</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// RET_FULL                 Retention on for all banks (SRAM:BANK0, SRAM:BANK1</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//                          ,SRAM:BANK2 and SRAM:BANK3)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// RET_LEVEL3               Retention on for SRAM:BANK0, SRAM:BANK1 and</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//                          SRAM:BANK2</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// RET_LEVEL2               Retention on for SRAM:BANK0 and SRAM:BANK1</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// RET_LEVEL1               Retention on for SRAM:BANK0</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// RET_NONE                 Retention is disabled</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#af6b08166101a91e963241ccd09aeda75">  217</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_W                                         4</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0a021b827921085cc1f43efaf550ead5">  218</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_M                                0x0000000F</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a7253d742ebe0ffaa8afa3bae41bd7789">  219</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_S                                         0</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a126e3e0920de965cdf0b03b1d494ea65">  220</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_RET_FULL                         0x0000000F</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a80bbbe40c79a7d19db70ff0e329b862b">  221</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL3                       0x00000007</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac5b399fbaa60d8d73ce24d4488e5a7da">  222</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL2                       0x00000003</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a62a74d6f8ee366511689e083601fa597">  223</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL1                       0x00000001</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9021ca1877748e14cccca95b2ea838ce">  224</a></span>&#160;<span class="preprocessor">#define AON_WUC_MCUCFG_SRAM_RET_EN_RET_NONE                         0x00000000</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Register: AON_WUC_O_AUXCFG</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// Field:     [0] RAM_RET_EN</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// This bit controls retention mode for the AUX_RAM:BANK0:</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// 0: Retention is disabled</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// 1: Retention is enabled</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// NB: If retention is disabled, the AUX_RAM will be powered off when it would</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// otherwise be put in retention mode</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a01b2fdf6a693c56879ab2c5962f26721">  240</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCFG_RAM_RET_EN                                   0x00000001</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a98a8a383e58093f319fdbc1ff2bdfaaf">  241</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCFG_RAM_RET_EN_BITN                                       0</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0867e2ed37b2ddf0524c46e0c4775fae">  242</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCFG_RAM_RET_EN_M                                 0x00000001</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a193a0cfa1ee792ca91768556c49e2289">  243</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCFG_RAM_RET_EN_S                                          0</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Register: AON_WUC_O_AUXCTL</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// Field:    [31] RESET_REQ</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// Reset request for AUX. Writing 1 to this register will assert reset to AUX.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// The reset will be held until the bit is cleared again.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// 0: AUX reset pin will be deasserted</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// 1: AUX reset pin will be asserted</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab039f000ddb987cbf5a0290a518a5cfe">  257</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_RESET_REQ                                    0x80000000</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ade85e963b7ce38e0af6fe12220794764">  258</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_RESET_REQ_BITN                                       31</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#afcab53699b32151aee01090bbb450721">  259</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_RESET_REQ_M                                  0x80000000</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac70da50213ffcc619a55f667a60b2aab">  260</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_RESET_REQ_S                                          31</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// Field:     [2] SCE_RUN_EN</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Enables (1) or disables (0) AUX_SCE execution. AUX_SCE execution will begin</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// when AUX Domain is powered and either this or AUX_SCE:CTL.CLK_EN is set.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// Setting this bit will assure that AUX_SCE execution starts as soon as AUX</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// power domain is woken up. (  AUX_SCE:CTL.CLK_EN will be reset to 0 if AUX</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// power domain has been off)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// 0: AUX_SCE execution will be disabled if AUX_SCE:CTL.CLK_EN is 0</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// 1: AUX_SCE execution is enabled.</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aa921fb8caefe355a77bc9731052c62b2">  273</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SCE_RUN_EN                                   0x00000004</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae191d0356f31483af60ba69bf585b0a4">  274</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SCE_RUN_EN_BITN                                       2</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a5cf7f0c1801f46749744258b25070c67">  275</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SCE_RUN_EN_M                                 0x00000004</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae72e20d38f655873cdaa56338f8bd9e6">  276</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SCE_RUN_EN_S                                          2</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// Field:     [1] SWEV</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Writing 1 sets the software event to the AUX domain, which can be read</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// through AUX_WUC:WUEVFLAGS.AON_SW.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// This event is normally cleared by AUX_SCE through the</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// AUX_WUC:WUEVCLR.AON_SW. It can also be cleared by writing 0 to this</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Reading 0 means that there is no outstanding software event for AUX.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// Note that it can take up to 1,5 SCLK_LF clock cycles to clear the event from</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// AUX.</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a74230295d8ac203fda24192089dcc748">  291</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SWEV                                         0x00000002</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab3e7d9b450e245593514a999a6bf807d">  292</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SWEV_BITN                                             1</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a458f43d9dbbc6938a64d030dc73a7863">  293</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SWEV_M                                       0x00000002</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9f050d880d1d62b22bd3a50685b838e2">  294</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_SWEV_S                                                1</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// Field:     [0] AUX_FORCE_ON</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// Forces the AUX domain into active mode, overriding the requests from</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// AUX_WUC:PWROFFREQ, AUX_WUC:PWRDWNREQ and AUX_WUC:MCUBUSCTL.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// Note that an ongoing AUX_WUC:PWROFFREQ will complete before this bit will</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// set the AUX domain into active mode.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// MCU must set this bit in order to access the AUX peripherals.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// The AUX domain status can be read from PWRSTAT.AUX_PD_ON</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// 0: AUX is allowed to Power Off, Power Down or Disconnect.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// 1: AUX  Power OFF, Power Down or Disconnect requests will be overruled</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac0c84b88fd9c9c8aed94a9b574d36d7e">  308</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_AUX_FORCE_ON                                 0x00000001</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ad7b7a0222300e7503669b100a711734e">  309</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_AUX_FORCE_ON_BITN                                     0</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a3bc121b0384b47bdfc9bda0134004053">  310</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_AUX_FORCE_ON_M                               0x00000001</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab4c317e11bead15a8a46f64a4db47999">  311</a></span>&#160;<span class="preprocessor">#define AON_WUC_AUXCTL_AUX_FORCE_ON_S                                        0</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Register: AON_WUC_O_PWRSTAT</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Field:     [9] AUX_PWR_DWN</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Indicates the AUX powerdown state when AUX domain is powered up.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// 0: Active mode</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// 1: AUX Powerdown request has been granted</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0b1692e7e4ac5082144c67561c167649">  324</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PWR_DWN                                 0x00000200</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a371bf795b76293ade5981c586ebb28c8">  325</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PWR_DWN_BITN                                     9</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ad59a7d3addddd43f7d3723fd0f4a31db">  326</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PWR_DWN_M                               0x00000200</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a993c2b47d3535a1adf15fe1aa2a695c2">  327</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PWR_DWN_S                                        9</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// Field:     [6] JTAG_PD_ON</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// Indicates JTAG power state:</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// 0: JTAG is powered off</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// 1: JTAG is powered on</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aba14501895f702522b286b6d1651515f">  335</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_JTAG_PD_ON                                  0x00000040</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a2e84e1c1a4883cb53a8063a3d01de972">  336</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_JTAG_PD_ON_BITN                                      6</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a49a617eb89840addf3682787bf7a6d8a">  337</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_JTAG_PD_ON_M                                0x00000040</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a8d1a7861bd82107bcc124222052f483b">  338</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_JTAG_PD_ON_S                                         6</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Field:     [5] AUX_PD_ON</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// Indicates AUX power state:</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// 0: AUX is not ready for use ( may be powered off or in power state</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// transition )</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// 1: AUX is powered on, connected to bus and ready for use,</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aa80548ba486cb070ae5b52e188ba44a9">  347</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PD_ON                                   0x00000020</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a6dcddeffdc256900af2703aeb6e684fc">  348</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PD_ON_BITN                                       5</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a40ef28d4a8bdc75db70b82cb84904355">  349</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PD_ON_M                                 0x00000020</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a41074123a51298789ea44cdf0b033b17">  350</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_PD_ON_S                                          5</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// Field:     [4] MCU_PD_ON</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Indicates MCU power state:</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// 0: MCU Power sequencing is not yet finalized and MCU_AONIF registers may not</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// be reliable</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// 1: MCU Power sequencing is finalized and all MCU_AONIF registers are</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// reliable</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a98265eafab7e41ed676fc07ea500d42f">  360</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_MCU_PD_ON                                   0x00000010</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a3b312e47d37cc00fcea2f65c57b2c9f7">  361</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_MCU_PD_ON_BITN                                       4</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab4834df61d895232461a9f3aa675c256">  362</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_MCU_PD_ON_M                                 0x00000010</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#afd9e9f66ea9766c80217def97de8ebbd">  363</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_MCU_PD_ON_S                                          4</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">// Field:     [2] AUX_BUS_CONNECTED</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// Indicates that AUX Bus is connected:</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// 0: AUX bus is not connected</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// 1: AUX bus is connected ( idle_ack = 0 )</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae27058487d5845b652202997acacc442">  371</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_BUS_CONNECTED                           0x00000004</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a1a88f1a64e474643b84e2a65b8cbb125">  372</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_BUS_CONNECTED_BITN                               2</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aae2977fb8262edd2cfc0a0ff4e0b31c8">  373</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_BUS_CONNECTED_M                         0x00000004</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a5662a39c375a955e7295a2ef20c083b3">  374</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_BUS_CONNECTED_S                                  2</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// Field:     [1] AUX_RESET_DONE</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// Indicates Reset Done from AUX:</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// 0: AUX is being reset</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// 1: AUX reset is released</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aedb2f5b1cd1db30b4c9c277bc5f05f4f">  382</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_RESET_DONE                              0x00000002</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a3fc6620693facfc4cdaa0dc9151de34f">  383</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_RESET_DONE_BITN                                  1</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a16ea2286e745b4c964df6d05914c88a1">  384</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_RESET_DONE_M                            0x00000002</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a847c7a63b2d673464baac6b7b36c0774">  385</a></span>&#160;<span class="preprocessor">#define AON_WUC_PWRSTAT_AUX_RESET_DONE_S                                     1</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// Register: AON_WUC_O_SHUTDOWN</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// Writing a 1 to this bit forces a shutdown request to be registered and all</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// I/O values to be latched - in the PAD ring, possibly enabling I/O wakeup.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// Writing 0 will cancel a registered shutdown request and open th I/O latches</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// residing in the PAD ring.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// A registered shutdown request takes effect the next time power down</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// conditions exists. At this time, the will not enter Powerdown mode, but</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// instead it will turn off all internal powersupplies, effectively putting the</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// device into Shutdown mode.</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a698e4fa1100e81ab3245092396f11df0">  403</a></span>&#160;<span class="preprocessor">#define AON_WUC_SHUTDOWN_EN                                         0x00000001</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aa2707a811e70982d698e401c4b9475d0">  404</a></span>&#160;<span class="preprocessor">#define AON_WUC_SHUTDOWN_EN_BITN                                             0</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#adeeb363065dde0f254fc7cacd08f4e0c">  405</a></span>&#160;<span class="preprocessor">#define AON_WUC_SHUTDOWN_EN_M                                       0x00000001</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a42afbe4dad24c42f6f08464522af5e4b">  406</a></span>&#160;<span class="preprocessor">#define AON_WUC_SHUTDOWN_EN_S                                                0</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// Register: AON_WUC_O_CTL0</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// Field:     [8] PWR_DWN_DIS</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// Controls whether MCU and AUX requesting to be powered off will enable a</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// transition to powerdown:</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// 0: Enabled</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// 1: Disabled</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a2df5f7424067c5ed5fcdb58ccedb5f93">  420</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_PWR_DWN_DIS                                    0x00000100</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a89e955f6746bbaccfa0e64b19da3da4c">  421</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_PWR_DWN_DIS_BITN                                        8</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a7cd4af101f77881b6dc91389531561ce">  422</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_PWR_DWN_DIS_M                                  0x00000100</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a38cf0d90b5187347a57ac2b4b8773dca">  423</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_PWR_DWN_DIS_S                                           8</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// Field:     [3] AUX_SRAM_ERASE</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a4847541f26e4980f12737597a6c8167f">  428</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_AUX_SRAM_ERASE                                 0x00000008</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a8cb2811cc08f7b88cb0cf1b8cc72d838">  429</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_AUX_SRAM_ERASE_BITN                                     3</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9fa49f270b2d3ed89d40e53ee3760a76">  430</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_AUX_SRAM_ERASE_M                               0x00000008</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a79103f77ce446143ee42d2ad42aaa86b">  431</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_AUX_SRAM_ERASE_S                                        3</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// Field:     [2] MCU_SRAM_ERASE</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a207ab8dde92c030554d378a3f8e3b313">  436</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_MCU_SRAM_ERASE                                 0x00000004</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0ec8bba0ac649649a790aac52d637120">  437</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_MCU_SRAM_ERASE_BITN                                     2</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#acc8bfcf0d8566aca0bdb17b5a6f1c0d7">  438</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_MCU_SRAM_ERASE_M                               0x00000004</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aaf73fd8d64bd12abc87c3b922fa153ec">  439</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL0_MCU_SRAM_ERASE_S                                        2</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Register: AON_WUC_O_CTL1</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// Field:     [1] MCU_RESET_SRC</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Indicates source of last MCU Voltage Domain warm reset request:</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// 0: MCU SW reset</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// 1: JTAG reset</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// This bit can only be cleared by writing a 1 to it</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a91ad19f5141601933f3aabce6cbc8cce">  454</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_RESET_SRC                                  0x00000002</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#abbe8505e16f2988834c85987b8b38d8e">  455</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_RESET_SRC_BITN                                      1</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a50ebdca5cd34b23f8516544d993848ab">  456</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_RESET_SRC_M                                0x00000002</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a4ae7992ff08526267b2601dbae46e1b4">  457</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_RESET_SRC_S                                         1</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// Field:     [0] MCU_WARM_RESET</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// Indicates type of last MCU Voltage Domain reset:</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">// 0: Last MCU reset was not a warm reset</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// 1: Last MCU reset was a warm reset (requested from MCU or JTAG as indicated</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// in MCU_RESET_SRC)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// This bit can only be cleared by writing a 1 to it</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac8d4b6e4e2f2b81e0e04c07d227b4c58">  468</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_WARM_RESET                                 0x00000001</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a08ffa95b4b36627137232659e6534267">  469</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_WARM_RESET_BITN                                     0</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a105fc7c9599e523e418059fd901f253c">  470</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_WARM_RESET_M                               0x00000001</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a12d831929e217fe3a261afca5349bb54">  471</a></span>&#160;<span class="preprocessor">#define AON_WUC_CTL1_MCU_WARM_RESET_S                                        0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Register: AON_WUC_O_RECHARGECFG</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:    [31] ADAPTIVE_EN</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Enable adaptive recharge</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Note: Recharge can be turned completely of by setting MAX_PER_E=7 and</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// MAX_PER_M=31 and this bitfield to 0</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a24498d9f60ac9431913f756a7b78a9a3">  484</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_ADAPTIVE_EN                             0x80000000</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#add80a8ee5072af9d09f67e49b76703b7">  485</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_ADAPTIVE_EN_BITN                                31</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a48c1ea88b7d59aba20beb7ad0cc4a6dd">  486</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_ADAPTIVE_EN_M                           0x80000000</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a93f633c33e80a706e0d759b31592a051">  487</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_ADAPTIVE_EN_S                                   31</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// Field: [23:20] C2</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// Gain factor for adaptive recharge algorithm</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// period_new=period * ( 1+/-(2^-C1+2^-C2) )</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// Valid values for C2 is 2 to 10</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// Note: Rounding may cause adaptive recharge not to start for very small</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// values of both Gain and Initial period. Criteria for algorithm to start is</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// MAX(PERIOD*2^-C1,PERIOD*2^-C2) &gt;= 1</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0606cf7c9e3ef90b158d3459864a4567">  499</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C2_W                                             4</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a39e224ff08c51a843ae9501eee62976c">  500</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C2_M                                    0x00F00000</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a584cc374954fa11626957da34a93141f">  501</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C2_S                                            20</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// Field: [19:16] C1</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// Gain factor for adaptive recharge algorithm</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// period_new=period * ( 1+/-(2^-C1+2^-C2) )</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// Valid values for C1 is 1 to 10</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// Note: Rounding may cause adaptive recharge not to start for very small</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// values of both Gain and Initial period. Criteria for algorithm to start is</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">// MAX(PERIOD*2^-C1,PERIOD*2^-C2) &gt;= 1</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a37da6b35c2902b7864135b2b54bdd858">  513</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C1_W                                             4</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a299aaba47bcf33787172bec511765303">  514</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C1_M                                    0x000F0000</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae4ee999f06030a23f88806ac04fd1889">  515</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_C1_S                                            16</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// Field: [15:11] MAX_PER_M</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// This register defines the maximum period that the recharge algorithm can</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">// take, i.e. it defines  the maximum number of cycles between 2 recharges.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// The maximum number of cycles is specified with a 5 bit mantissa and 3 bit</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// exponent:</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// MAXCYCLES=(MAX_PER_M*16+15)*2^MAX_PER_E</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// This field sets the mantissa of MAXCYCLES</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac9825eb0250b79028096d964e3528c18">  525</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_M_W                                      5</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a4b5b5bee65f3615a4abedc3ff0104be5">  526</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_M_M                             0x0000F800</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a4ed64a36638b6c418cc51b92c3320d07">  527</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_M_S                                     11</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// Field:  [10:8] MAX_PER_E</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// This register defines the maximum period that the recharge algorithm can</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// take, i.e. it defines  the maximum number of cycles between 2 recharges.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// The maximum number of cycles is specified with a 5 bit mantissa and 3 bit</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// exponent:</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// MAXCYCLES=(MAX_PER_M*16+15)*2^MAX_PER_E</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// This field sets the exponent MAXCYCLES</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#abd0951d9c3c8b9632d62d800e00550d6">  537</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_E_W                                      3</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a2c83859c8a839549be614214aa7b49fc">  538</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_E_M                             0x00000700</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#abf002d9fcba33b490429bddce142a6bc">  539</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_MAX_PER_E_S                                      8</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// Field:   [7:3] PER_M</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// Number of 32 KHz clocks between activation of recharge controller</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// For recharge algorithm, PERIOD is the initial period when entering powerdown</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// mode. The adaptive recharge algorithm will not change this register</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// PERIOD will effectively be a 16 bit value coded in a 5 bit mantissa and 3</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// bit exponent:</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// This field sets the Mantissa of the Period.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// PERIOD=(PER_M*16+15)*2^PER_E</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a8fa124652ef479f8e86d71644063c0dd">  550</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_M_W                                          5</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a3319c1bbbf32b0fb5e41606b0dec6b7b">  551</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_M_M                                 0x000000F8</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#acba69c39e9836c4cf3a654e0bd26d59c">  552</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_M_S                                          3</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Field:   [2:0] PER_E</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Number of 32 KHz clocks between activation of recharge controller</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// For recharge algorithm, PERIOD is the initial period when entering powerdown</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// mode. The adaptive recharge algorithm will not change this register</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// PERIOD will effectively be a 16 bit value coded in a 5 bit mantissa and 3</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// bit exponent:</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// This field sets the Exponent of the Period.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// PERIOD=(PER_M*16+15)*2^PER_E</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae48c1a7a993a791fcbed6a252d88b3be">  563</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_E_W                                          3</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab1dea4ae0ac1e92e31cd289f756ae49c">  564</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_E_M                                 0x00000007</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a36773c560438eb13a0361351b536763f">  565</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGECFG_PER_E_S                                          0</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// Register: AON_WUC_O_RECHARGESTAT</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// Field: [19:16] VDDR_SMPLS</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// The last 4 VDDR samples, bit 0 being the newest.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// The register is being updated in every recharge period with a shift left,</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// and bit 0 is updated with the last VDDR sample, ie a 1 is shiftet in in case</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// VDDR &gt; VDDR_threshold just before recharge starts. Otherwise a 0 will be</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">// shifted in.</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#acc11c68decbf03fc8e0cacf1e7af4c10">  580</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_VDDR_SMPLS_W                                    4</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae8604106cf6886d9424b33ffd7c57d2a">  581</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_VDDR_SMPLS_M                           0x000F0000</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a6a7cdbd7d6ddbc648f93ffd1b10d1608">  582</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_VDDR_SMPLS_S                                   16</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Field:  [15:0] MAX_USED_PER</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// The maximum value of recharge period seen with VDDR&gt;threshold.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">// The VDDR voltage is compared against the threshold voltage at  just before</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">// each recharge. If VDDR is above threshold, MAX_USED_PER is updated with max</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// ( current recharge peride; MAX_USED_PER )  This way MAX_USED_PER can track</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// the recharge period where VDDR is decharged to the threshold value. We can</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// therefore use the value as an indication of the leakage current during</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// recharge.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">// This bitfield is cleared to 0 when writing this register.</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a0ced42006d4d73aa082de1225d5a4e25">  596</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_MAX_USED_PER_W                                 16</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#afc41cdf2e903c13a6d2c4a10eb4a4b9d">  597</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_MAX_USED_PER_M                         0x0000FFFF</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a9e1de6ea79cbe28906983b4ac2314f4a">  598</a></span>&#160;<span class="preprocessor">#define AON_WUC_RECHARGESTAT_MAX_USED_PER_S                                  0</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Register: AON_WUC_O_OSCCFG</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// Field:   [7:3] PER_M</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// Number of 32 KHz clocks between oscillator amplitude calibrations.</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// When this counter expires, an oscillator amplitude compensation is triggered</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// immediately in Active mode. When this counter expires in Powerdown mode an</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// internal flag is set such that the amplitude compensation is postponed until</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// the next recharge occurs.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// The Period will effectively be a 16 bit value coded in a 5 bit mantissa and</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// 3 bit exponent</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// PERIOD=(PER_M*16+15)*2^PER_E</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// This field sets the mantissa</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// Note: Oscillator amplitude calibration is turned of when both this bitfield</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// and PER_E are set to 0</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ac44d90f0d061e6fba38090f1abe65c8e">  619</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_M_W                                               5</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#acd7d5e32f56c8e0d84f09bb0382e9963">  620</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_M_M                                      0x000000F8</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a33666f3da6924cbfe63dd1147235a033">  621</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_M_S                                               3</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">// Field:   [2:0] PER_E</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// Number of 32 KHz clocks between oscillator amplitude calibrations.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// When this counter expires, an oscillator amplitude compensation is triggered</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// immediately in Active mode. When this counter expires in Powerdown mode an</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// internal flag is set such that the amplitude compensation is postponed until</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// the next recharge occurs.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// The Period will effectively be a 16 bit value coded in a 5 bit mantissa and</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// 3 bit exponent</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">// PERIOD=(PER_M*16+15)*2^PER_E</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// This field sets the exponent</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// Note: Oscillator amplitude calibration is turned of when both  PER_M and</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// this bitfield are set to 0</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a521defb587ee6d0c7e51ee2cab1c69f0">  636</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_E_W                                               3</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a6a44ddf12684da13743c1d536710cad1">  637</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_E_M                                      0x00000007</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#af9a831e6c9b4a5aa2e229eb35ddb5c2f">  638</a></span>&#160;<span class="preprocessor">#define AON_WUC_OSCCFG_PER_E_S                                               0</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// Register: AON_WUC_O_JTAGCFG</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// Field:     [8] JTAG_PD_FORCE_ON</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// Controls JTAG PowerDomain power state:</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// 0: Controlled exclusively by debug subsystem. (JTAG Powerdomain will be</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// powered off unless a debugger is attached)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// 1: JTAG Power Domain is forced on, independent of debug subsystem.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// NB: The reset value causes JTAG Power Domain to be powered on by default.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// Software must clear this bit to turn off the JTAG Power Domain</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a5a776118dbacdbe57416d31605a22022">  655</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON                            0x00000100</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ad433da9543d5be1d459b0f00feb70194">  656</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON_BITN                                8</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a19c553bb11e1f07a8f2fb3c25ee39633">  657</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON_M                          0x00000100</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ae46b693d17d0e9d4b3905dc23ba52684">  658</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON_S                                   8</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// Register: AON_WUC_O_JTAGUSERCODE</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// Field:  [31:0] USER_CODE</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// 32-bit JTAG USERCODE register feeding main JTAG TAP</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// NB: This field can be locked</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#aade466de11b152edbbe8143bb54d194b">  669</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGUSERCODE_USER_CODE_W                                    32</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#a201e1aae667fa784f654e883b1ddd0a1">  670</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGUSERCODE_USER_CODE_M                            0xFFFFFFFF</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__aon__wuc_8h.html#ab69e5e4d2be9aed8e38529404a0477c8">  671</a></span>&#160;<span class="preprocessor">#define AON_WUC_JTAGUSERCODE_USER_CODE_S                                     0</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#endif // __AON_WUC__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
