// Seed: 725552008
module module_0 #(
    parameter id_1 = 32'd32,
    parameter id_2 = 32'd22
) ();
  defparam id_1.id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_9 = 1;
  wor  id_10;
  tri0 id_11;
  module_0();
  assign id_10 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  assign id_4 = 1;
  wire id_15;
  id_16(
      .id_0(~id_11), .id_1(id_14), .id_2(1), .id_3(id_10), .id_4(1)
  );
  assign id_1[1] = id_7 == 1'b0;
endmodule
