#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_dump_var_vpdg('simv: undefined symbol: vcsd_dump_var_vpdg')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vdi_dt_get_vlog_variant_size_array_info('simv: undefined symbol: vdi_dt_get_vlog_variant_size_array_info')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_dt_get_vhdl_integer_range_info('simv: undefined symbol: vhdi_dt_get_vhdl_integer_range_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_set_int_subtype('simv: undefined symbol: vhdi_set_int_subtype')
ANF: vhdi_set_fixed_point('simv: undefined symbol: vhdi_set_fixed_point')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +define+USECOLOR+SDF
 option[2]: +access+r
 option[3]: +fsdb+mda
 option[4]: +fsdbfile+huffman.fsdb
 option[5]: +maxdelays
 option[6]: -a
 option[7]: run_gate.log
 option[8]: /usr/cad/synopsys/vcs/2023.12/linux/bin/vcs1
 option[9]: -Mcc=gcc
 option[10]: -Mcplusplus=g++
 option[11]: -Masflags=--32
 option[12]: -Mcfl= -pipe -m32 -O -I/usr/cad/synopsys/vcs/2023.12/include 
 option[13]: -Mxllcflags=
 option[14]: -Mxcflags= -pipe -m32 -I/usr/cad/synopsys/vcs/2023.12/include
 option[15]: -Mldflags= -m32 -m32 -rdynamic 
 option[16]: -Mout=simv
 option[17]: -Mamsrun=
 option[18]: -Mvcsaceobjs=
 option[19]: -Mobjects= /usr/cad/synopsys/vcs/2023.12/linux/lib/libvirsim.so /usr/cad/synopsys/vcs/2023.12/linux/lib/liberrorinf.so /usr/cad/synopsys/vcs/2023.12/linux/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2023.12/linux/lib/libvfs.so 
 option[20]: -Mexternalobj=
 option[21]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2023.12/linux/lib/vcs_save_restore_new.o
 option[22]: -Mcrt0=
 option[23]: -Mcrtn=
 option[24]: -Mcsrc=
 option[25]: -Msyslibs=/usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX/pli.a /usr/cad/synopsys/vcs/2023.12/linux/lib/ctype-stubs_32.a -ldl 
 option[26]: -l
 option[27]: run_gate.log
 option[28]: -Xvcs_run_simv=1
 option[29]: +define+USECOLOR+SDF
 option[30]: +access+r
 option[31]: -debug_access
 option[32]: +vpi
 option[33]: +vcsd1
 option[34]: +itf+/usr/cad/synopsys/vcs/2023.12/linux/lib/vcsdp_lite.tab
 option[35]: +vcs+fsdbon
 option[36]: +fsdb+mda
 option[37]: +fsdbfile+huffman.fsdb
 option[38]: +maxdelays
 option[39]: -picarchive
 option[40]: -P
 option[41]: /usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX/verdi.tab
 option[42]: -fsdb
 option[43]: -gen_obj
 option[44]: tb.v
 option[45]: huffman_syn.v
 option[46]: -v
 option[47]: /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
 option[48]: -load
 option[49]: /usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release V-2023.12
Linux 4.18.0-535.el8.x86_64 #1 SMP Sun Jan 14 23:40:17 UTC 2024 x86_64
CPU cores: 20
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		262144
memorylocked		64 kbytes
maxproc		254690
======================================
(Special)Runtime environment variables:

Cannot get runtime environment variables: environ is NULL
Runtime command line arguments:
argv[0]=simv
argv[1]=+define+USECOLOR+SDF
argv[2]=+access+r
argv[3]=+fsdb+mda
argv[4]=+fsdbfile+huffman.fsdb
argv[5]=+maxdelays
argv[6]=-a
argv[7]=run_gate.log
167 profile - 100
          CPU/Mem usage: 0.040 sys,  0.140 user,  194.02M mem
168 Elapsed time:    0:00:01    Sat Mar 23 10:31:01 2024
169 User CPU time used: 0 seconds
170 System CPU time used: 0 seconds
171 pliAppInit
172 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
173 FSDB_GATE is set.
174 FSDB_RTL is set.
175 FSDB_PACKED_MODE is enabled.
176 FSDB_GATE_PACKED is enabled.
177 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
178 Enable Parallel Dumping.
179 pliAppMiscSet: New Sim Round
180 pliEntryInit
181 LIBSSCORE=found /usr/cad/synopsys/verdi/2023.12/share/PLI/lib/LINUX/libsscore_vcs202312.so through $NOVAS_HOME setting.
182 FSDB Dumper for VCS, Release Verdi_V-2023.12, Linux, 11/15/2023
183 (C) 1996 - 2023 by Synopsys, Inc.
184 DVDI_is_vir_unload_enabled is enable
185 FSDB_VCS_ENABLE_VC_TIME_CB is enable
186 sps_call_fsdbDumpvars_vd_main at 0 : Unknown source file(0)
187 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
188 *Verdi* : Create FSDB file 'huffman.fsdb'
189 [spi_vcs_vd_ppi_create_root]: no upf option
190 compile option from '/home/merg112/m11202141/IC_Contest/106_IC_Contest_Preround/Verilog_version1/simv.daidir/vcs_rebuild'.
191   "vcs '-R' 'tb.v' 'huffman_syn.v' '+define+USECOLOR+SDF' '+access+r' '+vcs+fsdbon' '+fsdb+mda' '+fsdbfile+huffman.fsdb' '-v' '/cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v' '+maxdelays' '-l' 'run_gate.log' 2>&1"
192 *Verdi* : Begin traversing the scopes, layer (0).
193 *Verdi* : Enable +mda dumping.
194 *Verdi* : End of traversing.
195 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.160 user,  290.26M mem
                   incr: 0.000 sys,  0.010 user,  7.91M mem
                   accu: 0.000 sys,  0.010 user,  7.91M mem
              accu incr: 0.000 sys,  0.010 user,  7.91M mem

          Count usage: 3680 var,  4086 idcode,  3827 callback
                 incr: 3680 var,  4086 idcode,  3827 callback
                 accu: 3680 var,  4086 idcode,  3827 callback
            accu incr: 3680 var,  4086 idcode,  3827 callback
196 Elapsed time:    0:00:01    Sat Mar 23 10:31:01 2024
197 User CPU time used: 0 seconds
198 System CPU time used: 0 seconds
199 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.160 user,  291.32M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.010 user,  8.96M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 3680 var,  4086 idcode,  3827 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 3680 var,  4086 idcode,  3827 callback
            accu incr: 0 var,  0 idcode,  0 callback
200 Elapsed time:    0:00:01    Sat Mar 23 10:31:01 2024
201 User CPU time used: 0 seconds
202 System CPU time used: 0 seconds
203 End of simulation at 2550000
204 Memory usage: 291.316 M
205 Maximum resident set size: 136 MB
206 Hard page faults: 0
207 Soft page faults: 44296
208 Elapsed time:    0:00:01    Sat Mar 23 10:31:01 2024
209 User CPU time used: 0 seconds
210 System CPU time used: 0 seconds
211 Begin FSDB profile info:
212 FSDB Writer : bc1(27053) bcn(752) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.016430) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
213 End FSDB profile info
214 FSDB closed. Name: huffman.fsdb Size: 549755934310
215 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
216                      - BlockUsed:1 Acquire:0 BufferUsed:373434
217                      - Flush:2 Expand:0 ProducerWait:0 ConsumerWait:0
218                      - MainProducerTime:0.222124430 TotalConsumerTime:0.000000000
219                      - ElapsedTime:0.126514000
220 Producer   0 profile - BlockUsed:2 Acquire:0 BufferUsed:373434
221 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
222                      - BlockUsed:2 Acquire:0 BufferUsed:373434
223 SimExit
224 Elapsed time:    0:00:01    Sat Mar 23 10:31:01 2024
225 User CPU time used: 0 seconds
226 System CPU time used: 0 seconds
227 Sim process exit
