// Seed: 1899179051
module module_0;
  generate
    assign id_1 = id_1;
  endgenerate
endmodule
module module_1;
  wire id_1 = 1;
  always id_1 = 1'b0;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
  wor id_5;
  logic [7:0][1] id_6 = id_5;
  wand id_7, id_8;
  assign id_8 = 1;
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
