"C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Src/I2Srx.sv=verilog,work,System Verilog"
"C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Src/I2Stx.sv=verilog,work,System Verilog"
"C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Src/top.sv=verilog,work,System Verilog"
"C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv=verilog,work"
