-- generated by newgenasym Fri Jul 09 10:51:03 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity CON_1125_1202G2S115T1 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC);
end CON_1125_1202G2S115T1;
