digraph "0_linux_a642fc305053cc1c6e47e4f4df327895747ab485@API" {
"1000222" [label="(Call,kvm_register_read(vcpu, VCPU_REGS_RAX))"];
"1000128" [label="(Call,kvm_rip_read(vcpu))"];
"1000119" [label="(Call,get_vmcs12(vcpu))"];
"1000114" [label="(Call,to_vmx(vcpu))"];
"1000104" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000221" [label="(Call,kvm_register_read(vcpu, VCPU_REGS_RAX) == 0xa)"];
"1000112" [label="(Call,*vmx = to_vmx(vcpu))"];
"1000269" [label="(Call,nested_vmx_exit_handled_cr(vcpu, vmcs12))"];
"1000223" [label="(Identifier,vcpu)"];
"1000229" [label="(Literal,1)"];
"1000114" [label="(Call,to_vmx(vcpu))"];
"1000227" [label="(Literal,0)"];
"1000222" [label="(Call,kvm_register_read(vcpu, VCPU_REGS_RAX))"];
"1000128" [label="(Call,kvm_rip_read(vcpu))"];
"1000225" [label="(Literal,0xa)"];
"1000279" [label="(Call,nested_vmx_exit_handled_io(vcpu, vmcs12))"];
"1000224" [label="(Identifier,VCPU_REGS_RAX)"];
"1000221" [label="(Call,kvm_register_read(vcpu, VCPU_REGS_RAX) == 0xa)"];
"1000115" [label="(Identifier,vcpu)"];
"1000129" [label="(Identifier,vcpu)"];
"1000341" [label="(MethodReturn,static bool)"];
"1000130" [label="(Identifier,exit_reason)"];
"1000104" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000220" [label="(ControlStructure,if (kvm_register_read(vcpu, VCPU_REGS_RAX) == 0xa))"];
"1000285" [label="(Call,nested_vmx_exit_handled_msr(vcpu, vmcs12, exit_reason))"];
"1000127" [label="(Call,trace_kvm_nested_vmexit(kvm_rip_read(vcpu), exit_reason,\n\t\t\t\tvmcs_readl(EXIT_QUALIFICATION),\n\t\t\t\tvmx->idt_vectoring_info,\n\t\t\t\tintr_info,\n\t\t\t\tvmcs_read32(VM_EXIT_INTR_ERROR_CODE),\n\t\t\t\tKVM_ISA_VMX))"];
"1000117" [label="(Call,*vmcs12 = get_vmcs12(vcpu))"];
"1000120" [label="(Identifier,vcpu)"];
"1000119" [label="(Call,get_vmcs12(vcpu))"];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000224"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000224" -> "1000222"  [label="AST: "];
"1000225" -> "1000222"  [label="CFG: "];
"1000222" -> "1000341"  [label="DDG: vcpu"];
"1000222" -> "1000341"  [label="DDG: VCPU_REGS_RAX"];
"1000222" -> "1000221"  [label="DDG: vcpu"];
"1000222" -> "1000221"  [label="DDG: VCPU_REGS_RAX"];
"1000128" -> "1000222"  [label="DDG: vcpu"];
"1000104" -> "1000222"  [label="DDG: vcpu"];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="CFG: "];
"1000128" -> "1000341"  [label="DDG: vcpu"];
"1000128" -> "1000127"  [label="DDG: vcpu"];
"1000119" -> "1000128"  [label="DDG: vcpu"];
"1000104" -> "1000128"  [label="DDG: vcpu"];
"1000128" -> "1000269"  [label="DDG: vcpu"];
"1000128" -> "1000279"  [label="DDG: vcpu"];
"1000128" -> "1000285"  [label="DDG: vcpu"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000119" -> "1000117"  [label="DDG: vcpu"];
"1000114" -> "1000119"  [label="DDG: vcpu"];
"1000104" -> "1000119"  [label="DDG: vcpu"];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000115"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000114" -> "1000112"  [label="DDG: vcpu"];
"1000104" -> "1000114"  [label="DDG: vcpu"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000341"  [label="DDG: vcpu"];
"1000104" -> "1000269"  [label="DDG: vcpu"];
"1000104" -> "1000279"  [label="DDG: vcpu"];
"1000104" -> "1000285"  [label="DDG: vcpu"];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000225"  [label="CFG: "];
"1000225" -> "1000221"  [label="AST: "];
"1000227" -> "1000221"  [label="CFG: "];
"1000229" -> "1000221"  [label="CFG: "];
"1000221" -> "1000341"  [label="DDG: kvm_register_read(vcpu, VCPU_REGS_RAX) == 0xa"];
"1000221" -> "1000341"  [label="DDG: kvm_register_read(vcpu, VCPU_REGS_RAX)"];
}
