# Design01
# 2019-04-07 21:38:34Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_io "SS(0)" iocell 0 1
set_io "D_C(0)" iocell 0 0
set_io "Reset(0)" iocell 15 5
set_io "Pin_DS(0)" iocell 3 5
set_io "Pin_GS(0)" iocell 3 4
set_io "Pin_ID(0)" iocell 3 3
set_io "scl(0)" iocell 3 7
set_io "sda(0)" iocell 3 6
set_io "IRQ(0)" iocell 15 0
set_io "Pin_GS_P(0)" iocell 3 0
set_io "Pin_DS_P(0)" iocell 1 2
set_io "Pin_ID_P(0)" iocell 0 3
set_io "\emFile_1:mosi0(0)\" iocell 0 5
set_io "\emFile_1:miso0(0)\" iocell 0 6
set_io "\emFile_1:sclk0(0)\" iocell 0 7
set_io "\emFile_1:SPI0_CS(0)\" iocell 3 1
set_location "\VDAC8_DS:viDAC8\" vidaccell -1 -1 1
set_location "\VDAC8_GS:viDAC8\" vidaccell -1 -1 3
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 0
