;redcode
;assert 1
	SPL @310, 1030
	MOV 7197, <-75
	DJN -1, <4747
	DJN -1, <190
	DJN -1, <4746
	SPL @10, 1020
	SPL @310, 1030
	SPL @310, 1030
	ADD 1279, @-60
	SPL @310, 1030
	SPL @10, 1020
	MOV 8828, <-94
	ADD 1279, @-60
	DJN -1, <4746
	JMN -1001, 3
	DJN -1, <4746
	ADD -1, 190
	SPL @310, 1030
	MOV 7197, <-75
	DJN -1, <4746
	ADD 1279, @-60
	JMN -1001, 3
	JMN -1001, 3
	SPL @310, 1030
	SPL @310, 1030
	MOV 8828, <-94
	MOV 7197, <-75
	SPL @10, 1020
	SPL @310, 1030
	MOV 7197, <-75
	DJN -1, <4746
	ADD 1279, @-60
	JMN -1001, 3
	JMN -1001, 3
	SPL @310, 1030
	SPL @310, 1030
	MOV 8828, <-94
	DJN -1, <4746
	SPL @310, 1030
	DJN -1, <190
	SPL @310, 1030
	DJN -1, <4746
