library verilog;
use verilog.vl_types.all;
entity wavegen is
    port(
        y               : out    vl_logic
    );
end wavegen;
