
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/cam_data_proc.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/cam_data_proc.v' to AST representation.
Generating RTLIL representation for module `\cam_data_proc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/fifo_double_line_buffer.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/fifo_double_line_buffer.v' to AST representation.
Generating RTLIL representation for module `\fifo_double_line_buffer'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/cam_data_capt.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/cam_data_capt.v' to AST representation.
Generating RTLIL representation for module `\cam_data_capt'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/grayscale_to_rgb.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/grayscale_to_rgb.v' to AST representation.
Generating RTLIL representation for module `\grayscale_to_rgb'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sobel_mod.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sobel_mod.v' to AST representation.
Generating RTLIL representation for module `\sobel_mod'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/fifo_single_line_buffer.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/fifo_single_line_buffer.v' to AST representation.
Generating RTLIL representation for module `\fifo_single_line_buffer'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/reg_init.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/reg_init.v' to AST representation.
Generating RTLIL representation for module `\reg_init'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/vga_display.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/vga_display.v' to AST representation.
Generating RTLIL representation for module `\vga_display'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/fpga_sobel_top.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/fpga_sobel_top.v' to AST representation.
Generating RTLIL representation for module `\fpga_sobel_top'.
/openlane/designs/image_proc/src/fpga_sobel_top.v:90: Warning: Identifier `\cam_pwd_o' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sobel_kernel.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sobel_kernel.v' to AST representation.
Generating RTLIL representation for module `\sobel_kernel'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/rgb_to_grascale.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/rgb_to_grascale.v' to AST representation.
Generating RTLIL representation for module `\rgb_to_grayscale'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/camera_init.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/camera_init.v' to AST representation.
Generating RTLIL representation for module `\camera_init'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/cam_mod.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/cam_mod.v' to AST representation.
Generating RTLIL representation for module `\cam_mod'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/vga_control.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/vga_control.v' to AST representation.
Generating RTLIL representation for module `\vga_control'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sobel_calc.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sobel_calc.v' to AST representation.
Generating RTLIL representation for module `\sobel_calc'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sobel_data_buffer.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sobel_data_buffer.v' to AST representation.
Generating RTLIL representation for module `\sobel_data_buffer'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sobel_data_modulate.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sobel_data_modulate.v' to AST representation.
Generating RTLIL representation for module `\sobel_data_modulate'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /openlane/designs/image_proc/src/sccb_sender.v
Parsing SystemVerilog input from `/openlane/designs/image_proc/src/sccb_sender.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/image_proc/src/sccb_sender.v:86)
Generating RTLIL representation for module `\sccb_sender'.
Successfully finished Verilog frontend.

19. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/image_proc/runs/first_run/tmp/synthesis/hierarchy.dot'.
Dumping module fpga_sobel_top to page 1.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Used module:     \vga_display
Used module:         \vga_control
Used module:     \sobel_mod
Used module:         \grayscale_to_rgb
Used module:         \sobel_kernel
Used module:             \sobel_calc
Used module:             \sobel_data_buffer
Used module:                 \sobel_data_modulate
Used module:                 \fifo_double_line_buffer
Used module:                     \fifo_single_line_buffer
Used module:         \rgb_to_grayscale
Used module:     \cam_mod
Used module:         \cam_data_proc
Used module:         \cam_data_capt
Used module:         \camera_init
Used module:             \sccb_sender
Used module:             \reg_init
Reprocessing module sobel_kernel because instantiated module sobel_calc has become available.
Generating RTLIL representation for module `\sobel_kernel'.

20.2. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Used module:     \vga_display
Used module:         \vga_control
Used module:     \sobel_mod
Used module:         \grayscale_to_rgb
Used module:         \sobel_kernel
Used module:             \sobel_calc
Used module:             \sobel_data_buffer
Used module:                 \sobel_data_modulate
Used module:                 \fifo_double_line_buffer
Used module:                     \fifo_single_line_buffer
Used module:         \rgb_to_grayscale
Used module:     \cam_mod
Used module:         \cam_data_proc
Used module:         \cam_data_capt
Used module:         \camera_init
Used module:             \sccb_sender
Used module:             \reg_init

20.3. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Used module:     \vga_display
Used module:         \vga_control
Used module:     \sobel_mod
Used module:         \grayscale_to_rgb
Used module:         \sobel_kernel
Used module:             \sobel_calc
Used module:             \sobel_data_buffer
Used module:                 \sobel_data_modulate
Used module:                 \fifo_double_line_buffer
Used module:                     \fifo_single_line_buffer
Used module:         \rgb_to_grayscale
Used module:     \cam_mod
Used module:         \cam_data_proc
Used module:         \cam_data_capt
Used module:         \camera_init
Used module:             \sccb_sender
Used module:             \reg_init
Removed 0 unused modules.
Mapping positional arguments of cell vga_display.control (vga_control).

21. Executing TRIBUF pass.

22. Executing HIERARCHY pass (managing design hierarchy).

22.1. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Used module:     \vga_display
Used module:         \vga_control
Used module:     \sobel_mod
Used module:         \grayscale_to_rgb
Used module:         \sobel_kernel
Used module:             \sobel_calc
Used module:             \sobel_data_buffer
Used module:                 \sobel_data_modulate
Used module:                 \fifo_double_line_buffer
Used module:                     \fifo_single_line_buffer
Used module:         \rgb_to_grayscale
Used module:     \cam_mod
Used module:         \cam_data_proc
Used module:         \cam_data_capt
Used module:         \camera_init
Used module:             \sccb_sender
Used module:             \reg_init

22.2. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Used module:     \vga_display
Used module:         \vga_control
Used module:     \sobel_mod
Used module:         \grayscale_to_rgb
Used module:         \sobel_kernel
Used module:             \sobel_calc
Used module:             \sobel_data_buffer
Used module:                 \sobel_data_modulate
Used module:                 \fifo_double_line_buffer
Used module:                     \fifo_single_line_buffer
Used module:         \rgb_to_grayscale
Used module:     \cam_mod
Used module:         \cam_data_proc
Used module:         \cam_data_capt
Used module:         \camera_init
Used module:             \sccb_sender
Used module:             \reg_init
Removed 0 unused modules.

23. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:214$259 in module sobel_data_modulate.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258 in module sobel_data_modulate.
Marked 11 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218 in module sobel_data_modulate.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210 in module sobel_data_modulate.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:106$207 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:98$204 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:90$202 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:82$197 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:74$192 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185 in module sobel_calc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178 in module sobel_calc.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/vga_control.v:28$173 in module vga_control.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149 in module rgb_to_grayscale.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sccb_sender.v:73$291 in module sccb_sender.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sccb_sender.v:64$285 in module sccb_sender.
Marked 9 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sccb_sender.v:31$272 in module sccb_sender.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/sccb_sender.v:14$264 in module sccb_sender.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148 in module fpga_sobel_top.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/vga_display.v:23$138 in module vga_display.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/reg_init.v:11$132 in module reg_init.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:67$126 in module fifo_single_line_buffer.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112 in module fifo_single_line_buffer.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:46$106 in module fifo_single_line_buffer.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101 in module grayscale_to_rgb.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91 in module cam_data_capt.
Marked 9 switch rules as full_case in process $proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1 in module cam_data_proc.
Removed a total of 0 dead cases.

25. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 45 assignments to connections.

26. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:12$299'.
  Set init value: \count = 21'000000000000000000000
Found init rule in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:0$298'.
  Set init value: \sccb_ok = 1'0
Found init rule in `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:9$137'.
  Set init value: \count = 11'00000000000
Found init rule in `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:15$100'.
  Set init value: \status = 2'00
Found init rule in `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:14$99'.
  Set init value: \next_addr = 19'0000000000000000000
Found init rule in `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:13$98'.
  Set init value: \rgb565 = 16'0000000000000000
Found init rule in `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:0$97'.
  Set init value: \out_addr = 19'0000000000000000000

27. Executing PROC_ARST pass (detect async resets in processes).

28. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~72 debug messages>

29. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
Creating decoders for process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:214$259'.
     1/1: $0\iCounter[7:0]
Creating decoders for process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
     1/9: $0\data8[7:0]
     2/9: $0\data7[7:0]
     3/9: $0\data6[7:0]
     4/9: $0\data5[7:0]
     5/9: $0\data4[7:0]
     6/9: $0\data3[7:0]
     7/9: $0\data2[7:0]
     8/9: $0\data1[7:0]
     9/9: $0\data0[7:0]
Creating decoders for process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218'.
     1/99: $11\data8_o[7:0]
     2/99: $11\data7_o[7:0]
     3/99: $11\data6_o[7:0]
     4/99: $11\data5_o[7:0]
     5/99: $11\data4_o[7:0]
     6/99: $11\data3_o[7:0]
     7/99: $11\data2_o[7:0]
     8/99: $11\data1_o[7:0]
     9/99: $11\data0_o[7:0]
    10/99: $10\data8_o[7:0]
    11/99: $10\data7_o[7:0]
    12/99: $10\data6_o[7:0]
    13/99: $10\data5_o[7:0]
    14/99: $10\data4_o[7:0]
    15/99: $10\data3_o[7:0]
    16/99: $10\data2_o[7:0]
    17/99: $10\data1_o[7:0]
    18/99: $10\data0_o[7:0]
    19/99: $9\data8_o[7:0]
    20/99: $9\data7_o[7:0]
    21/99: $9\data6_o[7:0]
    22/99: $9\data5_o[7:0]
    23/99: $9\data4_o[7:0]
    24/99: $9\data3_o[7:0]
    25/99: $9\data2_o[7:0]
    26/99: $9\data1_o[7:0]
    27/99: $9\data0_o[7:0]
    28/99: $8\data8_o[7:0]
    29/99: $8\data7_o[7:0]
    30/99: $8\data6_o[7:0]
    31/99: $8\data5_o[7:0]
    32/99: $8\data4_o[7:0]
    33/99: $8\data3_o[7:0]
    34/99: $8\data2_o[7:0]
    35/99: $8\data1_o[7:0]
    36/99: $8\data0_o[7:0]
    37/99: $7\data8_o[7:0]
    38/99: $7\data7_o[7:0]
    39/99: $7\data6_o[7:0]
    40/99: $7\data5_o[7:0]
    41/99: $7\data4_o[7:0]
    42/99: $7\data3_o[7:0]
    43/99: $7\data2_o[7:0]
    44/99: $7\data1_o[7:0]
    45/99: $7\data0_o[7:0]
    46/99: $6\data8_o[7:0]
    47/99: $6\data7_o[7:0]
    48/99: $6\data6_o[7:0]
    49/99: $6\data5_o[7:0]
    50/99: $6\data4_o[7:0]
    51/99: $6\data3_o[7:0]
    52/99: $6\data2_o[7:0]
    53/99: $6\data1_o[7:0]
    54/99: $6\data0_o[7:0]
    55/99: $5\data8_o[7:0]
    56/99: $5\data7_o[7:0]
    57/99: $5\data6_o[7:0]
    58/99: $5\data5_o[7:0]
    59/99: $5\data4_o[7:0]
    60/99: $5\data3_o[7:0]
    61/99: $5\data2_o[7:0]
    62/99: $5\data1_o[7:0]
    63/99: $5\data0_o[7:0]
    64/99: $4\data8_o[7:0]
    65/99: $4\data7_o[7:0]
    66/99: $4\data6_o[7:0]
    67/99: $4\data5_o[7:0]
    68/99: $4\data4_o[7:0]
    69/99: $4\data3_o[7:0]
    70/99: $4\data2_o[7:0]
    71/99: $4\data1_o[7:0]
    72/99: $4\data0_o[7:0]
    73/99: $3\data8_o[7:0]
    74/99: $3\data7_o[7:0]
    75/99: $3\data6_o[7:0]
    76/99: $3\data5_o[7:0]
    77/99: $3\data4_o[7:0]
    78/99: $3\data3_o[7:0]
    79/99: $3\data2_o[7:0]
    80/99: $3\data1_o[7:0]
    81/99: $3\data0_o[7:0]
    82/99: $2\data8_o[7:0]
    83/99: $2\data7_o[7:0]
    84/99: $2\data6_o[7:0]
    85/99: $2\data5_o[7:0]
    86/99: $2\data4_o[7:0]
    87/99: $2\data3_o[7:0]
    88/99: $2\data2_o[7:0]
    89/99: $2\data1_o[7:0]
    90/99: $2\data0_o[7:0]
    91/99: $1\data8_o[7:0]
    92/99: $1\data7_o[7:0]
    93/99: $1\data6_o[7:0]
    94/99: $1\data5_o[7:0]
    95/99: $1\data4_o[7:0]
    96/99: $1\data3_o[7:0]
    97/99: $1\data2_o[7:0]
    98/99: $1\data1_o[7:0]
    99/99: $1\data0_o[7:0]
Creating decoders for process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210'.
     1/2: $0\iCols[9:0]
     2/2: $0\iRows[9:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:106$207'.
     1/1: $0\done_shift[3:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:98$204'.
     1/1: $0\grayscale_o[7:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:90$202'.
     1/1: $0\g_sum[9:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:82$197'.
     1/1: $0\gy_d[9:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:74$192'.
     1/1: $0\gx_d[9:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185'.
     1/2: $0\gy_n[9:0]
     2/2: $0\gy_p[9:0]
Creating decoders for process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178'.
     1/2: $0\gx_n[9:0]
     2/2: $0\gx_p[9:0]
Creating decoders for process `\vga_control.$proc$/openlane/designs/image_proc/src/vga_control.v:28$173'.
     1/2: $0\x_poi[11:0]
     2/2: $0\y_poi[11:0]
Creating decoders for process `\rgb_to_grayscale.$proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149'.
     1/2: $0\to_grayscale_done[0:0]
     2/2: $0\to_grayscale[7:0]
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:12$299'.
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:0$298'.
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:73$291'.
     1/1: $0\data_temp[31:0]
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:64$285'.
     1/1: $0\sio_d_send[0:0]
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:31$272'.
     1/1: $0\sio_c[0:0]
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:25$268'.
Creating decoders for process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:14$264'.
     1/1: $0\count[20:0]
Creating decoders for process `\fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
     1/3: $0\r_sobel_blue_o[7:0]
     2/3: $0\r_sobel_green_o[7:0]
     3/3: $0\r_sobel_red_o[7:0]
Creating decoders for process `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
     1/8: $2\blue[3:0]
     2/8: $2\green[3:0]
     3/8: $2\red[3:0]
     4/8: $2\ram_addr[18:0]
     5/8: $1\green[3:0]
     6/8: $1\blue[3:0]
     7/8: $1\red[3:0]
     8/8: $1\ram_addr[18:0]
Creating decoders for process `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:9$137'.
Creating decoders for process `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:21$136'.
     1/1: $0\data_out[15:0]
Creating decoders for process `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:11$132'.
     1/1: $0\count[10:0]
Creating decoders for process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:67$126'.
     1/1: $0\rd_pointer[9:0]
Creating decoders for process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
     1/7: $2$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$122
     2/7: $2$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_DATA[7:0]$121
     3/7: $2$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_ADDR[9:0]$120
     4/7: $1$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$118
     5/7: $1$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_DATA[7:0]$117
     6/7: $1$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_ADDR[9:0]$116
     7/7: $0\wr_pointer[9:0]
Creating decoders for process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:46$106'.
     1/1: $0\iCounter[9:0]
Creating decoders for process `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
     1/4: $0\done_o[0:0]
     2/4: $0\blue_o[7:0]
     3/4: $0\green_o[7:0]
     4/4: $0\red_o[7:0]
Creating decoders for process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:15$100'.
Creating decoders for process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:14$99'.
Creating decoders for process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:13$98'.
Creating decoders for process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:0$97'.
Creating decoders for process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
     1/6: $1\status[1:0]
     2/6: $0\out_addr[18:0]
     3/6: $0\next_addr[18:0]
     4/6: $0\rgb565[15:0]
     5/6: $0\wr_en[0:0]
     6/6: $0\data_out[11:0]
Creating decoders for process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
     1/35: $9\blue_mid[7:0]
     2/35: $9\green_mid[7:0]
     3/35: $9\red_mid[7:0]
     4/35: $8\blue_mid[7:0]
     5/35: $8\green_mid[7:0]
     6/35: $8\red_mid[7:0]
     7/35: $7\blue_mid[7:0]
     8/35: $7\green_mid[7:0]
     9/35: $7\red_mid[7:0]
    10/35: $6\blue_mid[7:0]
    11/35: $6\green_mid[7:0]
    12/35: $6\red_mid[7:0]
    13/35: $5\blue_mid[7:0]
    14/35: $5\green_mid[7:0]
    15/35: $5\red_mid[7:0]
    16/35: $4\mid1[7:0]
    17/35: $4\mid2[7:0]
    18/35: $4\blue_mid[7:0]
    19/35: $4\green_mid[7:0]
    20/35: $4\red_mid[7:0]
    21/35: $3\mid2[7:0]
    22/35: $3\mid1[7:0]
    23/35: $3\blue_mid[7:0]
    24/35: $3\green_mid[7:0]
    25/35: $3\red_mid[7:0]
    26/35: $2\blue_mid[7:0]
    27/35: $2\green_mid[7:0]
    28/35: $2\red_mid[7:0]
    29/35: $2\mid1[7:0]
    30/35: $2\mid2[7:0]
    31/35: $1\blue_mid[7:0]
    32/35: $1\green_mid[7:0]
    33/35: $1\red_mid[7:0]
    34/35: $1\mid1[7:0]
    35/35: $1\mid2[7:0]

30. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sobel_kernel.\data[0]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[1]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[2]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[3]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[4]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[5]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[6]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[7]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
No latch inferred for signal `\sobel_kernel.\data[8]' from process `\sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
Latch inferred for signal `\sobel_data_modulate.\data0_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3501
Latch inferred for signal `\sobel_data_modulate.\data1_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3504
Latch inferred for signal `\sobel_data_modulate.\data2_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3507
Latch inferred for signal `\sobel_data_modulate.\data3_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3510
Latch inferred for signal `\sobel_data_modulate.\data4_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3513
Latch inferred for signal `\sobel_data_modulate.\data5_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3516
Latch inferred for signal `\sobel_data_modulate.\data6_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3519
Latch inferred for signal `\sobel_data_modulate.\data7_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3522
Latch inferred for signal `\sobel_data_modulate.\data8_o' from process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218': $auto$proc_dlatch.cc:427:proc_dlatch$3525
No latch inferred for signal `\vga_display.\ram_addr' from process `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
No latch inferred for signal `\vga_display.\red' from process `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
No latch inferred for signal `\vga_display.\blue' from process `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
No latch inferred for signal `\vga_display.\green' from process `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
No latch inferred for signal `\cam_data_proc.\cam_red_o' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\cam_green_o' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\cam_blue_o' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\red_mid' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\green_mid' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\blue_mid' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\red_mid2' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\green_mid2' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
No latch inferred for signal `\cam_data_proc.\blue_mid2' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
Latch inferred for signal `\cam_data_proc.\mid1' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1': $auto$proc_dlatch.cc:427:proc_dlatch$3612
Latch inferred for signal `\cam_data_proc.\mid2' from process `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1': $auto$proc_dlatch.cc:427:proc_dlatch$3641

31. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sobel_data_modulate.\iCounter' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:214$259'.
  created $dff cell `$procdff$3642' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data0' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3643' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data1' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3644' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data2' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3645' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data3' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3646' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data4' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3647' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data5' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3648' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data6' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3649' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data7' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\data8' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\iRows' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `\sobel_data_modulate.\iCols' using process `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `\sobel_calc.\done_shift' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:106$207'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `\sobel_calc.\grayscale_o' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:98$204'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `\sobel_calc.\g_sum' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:90$202'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `\sobel_calc.\gy_d' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:82$197'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `\sobel_calc.\gx_d' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:74$192'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `\sobel_calc.\gy_p' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `\sobel_calc.\gy_n' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `\sobel_calc.\gx_p' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178'.
  created $dff cell `$procdff$3661' with positive edge clock.
Creating register for signal `\sobel_calc.\gx_n' using process `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178'.
  created $dff cell `$procdff$3662' with positive edge clock.
Creating register for signal `\vga_control.\x_poi' using process `\vga_control.$proc$/openlane/designs/image_proc/src/vga_control.v:28$173'.
  created $dff cell `$procdff$3663' with positive edge clock.
Creating register for signal `\vga_control.\y_poi' using process `\vga_control.$proc$/openlane/designs/image_proc/src/vga_control.v:28$173'.
  created $dff cell `$procdff$3664' with positive edge clock.
Creating register for signal `\rgb_to_grayscale.\to_grayscale' using process `\rgb_to_grayscale.$proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149'.
  created $dff cell `$procdff$3665' with positive edge clock.
Creating register for signal `\rgb_to_grayscale.\to_grayscale_done' using process `\rgb_to_grayscale.$proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149'.
  created $dff cell `$procdff$3666' with positive edge clock.
Creating register for signal `\sccb_sender.\data_temp' using process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:73$291'.
  created $dff cell `$procdff$3667' with positive edge clock.
Creating register for signal `\sccb_sender.\sio_d_send' using process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:64$285'.
  created $dff cell `$procdff$3668' with positive edge clock.
Creating register for signal `\sccb_sender.\sio_c' using process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:31$272'.
  created $dff cell `$procdff$3669' with positive edge clock.
Creating register for signal `\sccb_sender.\sccb_ok' using process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:25$268'.
  created $dff cell `$procdff$3670' with positive edge clock.
Creating register for signal `\sccb_sender.\count' using process `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:14$264'.
  created $dff cell `$procdff$3671' with positive edge clock.
Creating register for signal `\fpga_sobel_top.\r_sobel_red_o' using process `\fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
  created $dff cell `$procdff$3672' with positive edge clock.
Creating register for signal `\fpga_sobel_top.\r_sobel_green_o' using process `\fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
  created $dff cell `$procdff$3673' with positive edge clock.
Creating register for signal `\fpga_sobel_top.\r_sobel_blue_o' using process `\fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
  created $dff cell `$procdff$3674' with positive edge clock.
Creating register for signal `\reg_init.\data_out' using process `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:21$136'.
  created $dff cell `$procdff$3675' with positive edge clock.
Creating register for signal `\reg_init.\count' using process `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:11$132'.
  created $dff cell `$procdff$3676' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.\rd_pointer' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:67$126'.
  created $dff cell `$procdff$3677' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.\wr_pointer' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
  created $dff cell `$procdff$3678' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_ADDR' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
  created $dff cell `$procdff$3679' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_DATA' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
  created $dff cell `$procdff$3680' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
  created $dff cell `$procdff$3681' with positive edge clock.
Creating register for signal `\fifo_single_line_buffer.\iCounter' using process `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:46$106'.
  created $dff cell `$procdff$3682' with positive edge clock.
Creating register for signal `\grayscale_to_rgb.\done_o' using process `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
  created $dff cell `$procdff$3683' with positive edge clock.
Creating register for signal `\grayscale_to_rgb.\red_o' using process `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
  created $dff cell `$procdff$3684' with positive edge clock.
Creating register for signal `\grayscale_to_rgb.\green_o' using process `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
  created $dff cell `$procdff$3685' with positive edge clock.
Creating register for signal `\grayscale_to_rgb.\blue_o' using process `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
  created $dff cell `$procdff$3686' with positive edge clock.
Creating register for signal `\cam_data_capt.\data_out' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3687' with positive edge clock.
Creating register for signal `\cam_data_capt.\wr_en' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3688' with positive edge clock.
Creating register for signal `\cam_data_capt.\out_addr' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3689' with positive edge clock.
Creating register for signal `\cam_data_capt.\rgb565' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3690' with positive edge clock.
Creating register for signal `\cam_data_capt.\next_addr' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3691' with positive edge clock.
Creating register for signal `\cam_data_capt.\status' using process `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
  created $dff cell `$procdff$3692' with positive edge clock.

32. Executing PROC_MEMWR pass (convert process memory writes to cells).

33. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sobel_kernel.$proc$/openlane/designs/image_proc/src/sobel_kernel.v:0$318'.
Found and cleaned up 2 empty switches in `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:214$259'.
Removing empty process `sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:214$259'.
Found and cleaned up 2 empty switches in `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
Removing empty process `sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:186$258'.
Found and cleaned up 11 empty switches in `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218'.
Removing empty process `sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:70$218'.
Found and cleaned up 3 empty switches in `\sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210'.
Removing empty process `sobel_data_modulate.$proc$/openlane/designs/image_proc/src/sobel_data_modulate.v:56$210'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:106$207'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:106$207'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:98$204'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:98$204'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:90$202'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:90$202'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:82$197'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:82$197'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:74$192'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:74$192'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:64$185'.
Found and cleaned up 1 empty switch in `\sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178'.
Removing empty process `sobel_calc.$proc$/openlane/designs/image_proc/src/sobel_calc.v:54$178'.
Found and cleaned up 3 empty switches in `\vga_control.$proc$/openlane/designs/image_proc/src/vga_control.v:28$173'.
Removing empty process `vga_control.$proc$/openlane/designs/image_proc/src/vga_control.v:28$173'.
Found and cleaned up 2 empty switches in `\rgb_to_grayscale.$proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149'.
Removing empty process `rgb_to_grayscale.$proc$/openlane/designs/image_proc/src/rgb_to_grascale.v:37$149'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:12$299'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:0$298'.
Found and cleaned up 3 empty switches in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:73$291'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:73$291'.
Found and cleaned up 1 empty switch in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:64$285'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:64$285'.
Found and cleaned up 10 empty switches in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:31$272'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:31$272'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:25$268'.
Found and cleaned up 2 empty switches in `\sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:14$264'.
Removing empty process `sccb_sender.$proc$/openlane/designs/image_proc/src/sccb_sender.v:14$264'.
Found and cleaned up 1 empty switch in `\fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
Removing empty process `fpga_sobel_top.$proc$/openlane/designs/image_proc/src/fpga_sobel_top.v:70$148'.
Found and cleaned up 2 empty switches in `\vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
Removing empty process `vga_display.$proc$/openlane/designs/image_proc/src/vga_display.v:23$138'.
Removing empty process `reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:9$137'.
Found and cleaned up 1 empty switch in `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:21$136'.
Removing empty process `reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:21$136'.
Found and cleaned up 2 empty switches in `\reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:11$132'.
Removing empty process `reg_init.$proc$/openlane/designs/image_proc/src/reg_init.v:11$132'.
Found and cleaned up 3 empty switches in `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:67$126'.
Removing empty process `fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:67$126'.
Found and cleaned up 2 empty switches in `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
Removing empty process `fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:56$112'.
Found and cleaned up 2 empty switches in `\fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:46$106'.
Removing empty process `fifo_single_line_buffer.$proc$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:46$106'.
Found and cleaned up 2 empty switches in `\grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
Removing empty process `grayscale_to_rgb.$proc$/openlane/designs/image_proc/src/grayscale_to_rgb.v:37$101'.
Removing empty process `cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:15$100'.
Removing empty process `cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:14$99'.
Removing empty process `cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:13$98'.
Removing empty process `cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:0$97'.
Found and cleaned up 2 empty switches in `\cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
Removing empty process `cam_data_capt.$proc$/openlane/designs/image_proc/src/cam_data_capt.v:18$91'.
Found and cleaned up 9 empty switches in `\cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
Removing empty process `cam_data_proc.$proc$/openlane/designs/image_proc/src/cam_data_proc.v:11$1'.
Cleaned up 72 empty switches.

34. Executing CHECK pass (checking for obvious problems).
Checking module sobel_kernel...
Checking module sobel_data_modulate...
Checking module sobel_data_buffer...
Checking module sobel_calc...
Checking module vga_control...
Checking module cam_mod...
Checking module camera_init...
Checking module rgb_to_grayscale...
Checking module sccb_sender...
Checking module fpga_sobel_top...
Checking module vga_display...
Checking module reg_init...
Checking module fifo_single_line_buffer...
Checking module sobel_mod...
Checking module grayscale_to_rgb...
Checking module cam_data_capt...
Checking module fifo_double_line_buffer...
Checking module cam_data_proc...
Found and reported 0 problems.

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel_kernel.
Optimizing module sobel_data_modulate.
<suppressed ~684 debug messages>
Optimizing module sobel_data_buffer.
Optimizing module sobel_calc.
<suppressed ~4 debug messages>
Optimizing module vga_control.
Optimizing module cam_mod.
Optimizing module camera_init.
Optimizing module rgb_to_grayscale.
<suppressed ~6 debug messages>
Optimizing module sccb_sender.
<suppressed ~9 debug messages>
Optimizing module fpga_sobel_top.
Optimizing module vga_display.
<suppressed ~1 debug messages>
Optimizing module reg_init.
<suppressed ~1 debug messages>
Optimizing module fifo_single_line_buffer.
<suppressed ~3 debug messages>
Optimizing module sobel_mod.
Optimizing module grayscale_to_rgb.
Optimizing module cam_data_capt.
<suppressed ~8 debug messages>
Optimizing module fifo_double_line_buffer.
Optimizing module cam_data_proc.
<suppressed ~81 debug messages>

36. Executing FLATTEN pass (flatten design).
Deleting now unused module sobel_kernel.
Deleting now unused module sobel_data_modulate.
Deleting now unused module sobel_data_buffer.
Deleting now unused module sobel_calc.
Deleting now unused module vga_control.
Deleting now unused module cam_mod.
Deleting now unused module camera_init.
Deleting now unused module rgb_to_grayscale.
Deleting now unused module sccb_sender.
Deleting now unused module vga_display.
Deleting now unused module reg_init.
Deleting now unused module fifo_single_line_buffer.
Deleting now unused module sobel_mod.
Deleting now unused module grayscale_to_rgb.
Deleting now unused module cam_data_capt.
Deleting now unused module fifo_double_line_buffer.
Deleting now unused module cam_data_proc.
<suppressed ~18 debug messages>

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~160 debug messages>

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 122 unused cells and 2165 unused wires.
<suppressed ~146 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~240 debug messages>
Removed a total of 80 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2231.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2502.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2508.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2514.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2502.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2508.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2514.
    dead port 2/2 on $mux $flatten\vga_display_01.$procmux$2276.
    dead port 2/2 on $mux $flatten\vga_display_01.$procmux$2282.
    dead port 2/2 on $mux $flatten\vga_display_01.$procmux$2288.
Removed 10 multiplexer ports.
<suppressed ~63 debug messages>

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
    New ctrl vector for $pmux cell $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2308: { $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2484_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2482_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2481_CMP $auto$opt_reduce.cc:134:opt_pmux$3715 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2479_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2478_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2477_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2476_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2475_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2474_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2473_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2472_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2471_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2470_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2469_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2468_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2467_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2466_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2465_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2464_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2463_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2462_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2461_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2460_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2459_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2458_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2457_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2456_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2454_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2453_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2452_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2451_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2450_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2449_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2448_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2447_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2445_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2444_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2443_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2442_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2441_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2440_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2439_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2438_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2437_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2436_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2435_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2434_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2433_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2432_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2431_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2430_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2429_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2428_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2427_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2426_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2425_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2424_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2423_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2422_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2421_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2420_CMP $auto$opt_reduce.cc:134:opt_pmux$3713 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2418_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2417_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2416_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2415_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2414_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2413_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2412_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2411_CMP $auto$opt_reduce.cc:134:opt_pmux$3711 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2409_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2408_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2407_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2406_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2404_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2403_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2402_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2401_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2400_CMP $auto$opt_reduce.cc:134:opt_pmux$3709 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2397_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2396_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2395_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2394_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2393_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2392_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2391_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2390_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2389_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2388_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2387_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2386_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2385_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2384_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2383_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2382_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2381_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2380_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2379_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2378_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2377_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2376_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2375_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2374_CMP $auto$opt_reduce.cc:134:opt_pmux$3707 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2370_CMP $auto$opt_reduce.cc:134:opt_pmux$3705 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2362_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2361_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2360_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2358_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2357_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2356_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2355_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2354_CMP $auto$opt_reduce.cc:134:opt_pmux$3703 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2352_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2351_CMP $auto$opt_reduce.cc:134:opt_pmux$3701 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2347_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2346_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2345_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2344_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2343_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2342_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2341_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2340_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2339_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2338_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2337_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2336_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2335_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2334_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2333_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2332_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2331_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2330_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2329_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2328_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2327_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2326_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2325_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2324_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2323_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2322_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2321_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2320_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2319_CMP $auto$opt_reduce.cc:134:opt_pmux$3699 $auto$opt_reduce.cc:134:opt_pmux$3697 $auto$opt_reduce.cc:134:opt_pmux$3695 $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2315_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2314_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2313_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2312_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2311_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2310_CMP $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2309_CMP }
    Consolidated identical input bits for $mux cell $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y
      New ports: A=1'0, B=1'1, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0]
      New connections: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [7:1] = { $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y
      New ports: A=1'0, B=1'1, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0]
      New connections: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [7:1] = { $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0] }
  Optimizing cells in module \fpga_sobel_top.
    Consolidated identical input bits for $mux cell $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2517:
      Old ports: A=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$2$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$122, B=8'00000000, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115
      New ports: A=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2499_Y [0], B=1'0, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0]
      New connections: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [7:1] = { $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] }
    Consolidated identical input bits for $mux cell $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2517:
      Old ports: A=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$2$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$122, B=8'00000000, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115
      New ports: A=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2499_Y [0], B=1'0, Y=$flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0]
      New connections: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [7:1] = { $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$0$memwr$\mem$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:61$102_EN[7:0]$115 [0] }
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 5 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3665 ($dff) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $flatten\sobel_mod_01.\rgb_to_grayscale_01.$procdff$3666 ($dff) from module fpga_sobel_top.

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 94 unused wires.
<suppressed ~5 debug messages>

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~9 debug messages>

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2491.
    dead port 2/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procmux$2491.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:51$111.
    dead port 2/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:51$111.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:62$125.
    dead port 2/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:62$125.
    dead port 1/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:73$131.
    dead port 2/2 on $mux $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:73$131.
Removed 8 multiplexer ports.
<suppressed ~60 debug messages>

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 6 unused cells and 19 unused wires.
<suppressed ~8 debug messages>

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

39.16. Rerunning OPT passes. (Maybe there is more to do..)

39.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

39.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

39.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

39.20. Executing OPT_DFF pass (perform DFF optimizations).

39.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

39.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

39.23. Finished OPT passes. (There is nothing left to do.)

40. Executing FSM pass (extract and optimize FSM).

40.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking fpga_sobel_top.cam_mod_01.camera_init_01.init.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register fpga_sobel_top.sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_01.iCounter.
Not marking fpga_sobel_top.sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_01.rd_pointer as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fpga_sobel_top.sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data8 as FSM state register:
    Users of register don't seem to benefit from recoding.

40.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_01.iCounter' from module `\fpga_sobel_top'.
  found $dff cell for state register: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procdff$3682
  root of input selection tree: $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$0\iCounter[9:0]
  found reset state: 10'0000000000 (guessed from mux tree)
  found ctrl input: \sys_rst_i
  found state code: 10'0000000000
  fsm extraction failed: at least two states are required.

40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

41.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3674 ($dff) from module fpga_sobel_top (D = \sobel_mod_01.grayscale_to_rgb_01.blue_o, Q = \r_sobel_blue_o, rval = 8'00000000).
Adding SRST signal on $procdff$3673 ($dff) from module fpga_sobel_top (D = \sobel_mod_01.grayscale_to_rgb_01.green_o, Q = \r_sobel_green_o, rval = 8'00000000).
Adding SRST signal on $procdff$3672 ($dff) from module fpga_sobel_top (D = \sobel_mod_01.grayscale_to_rgb_01.red_o, Q = \r_sobel_red_o, rval = 8'00000000).
Adding SRST signal on $flatten\vga_display_01.\control.$procdff$3664 ($dff) from module fpga_sobel_top (D = $flatten\vga_display_01.\control.$procmux$2200_Y, Q = \vga_display_01.control.y_poi, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3719 ($sdff) from module fpga_sobel_top (D = $flatten\vga_display_01.\control.$procmux$2198_Y, Q = \vga_display_01.control.y_poi).
Adding SRST signal on $flatten\vga_display_01.\control.$procdff$3663 ($dff) from module fpga_sobel_top (D = $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177_Y [11:0], Q = \vga_display_01.control.x_poi, rval = 12'000000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3653 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$2151_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iCols, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$3724 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$ternary$/openlane/designs/image_proc/src/sobel_data_modulate.v:62$213_Y [9:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iCols).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3652 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$2158_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iRows, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$3726 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$ternary$/openlane/designs/image_proc/src/sobel_data_modulate.v:64$217_Y [9:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iRows).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3651 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$324_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data8, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3730 ($sdff) from module fpga_sobel_top (D = 8'00000000, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data8).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3650 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$329_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data7, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3732 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data8, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data7).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3649 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$334_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data6, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3734 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data7, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data6).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3648 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$339_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data5, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3736 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.data_i, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data5).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3647 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$344_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data4, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3738 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data5, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data4).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3646 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$349_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data3, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3740 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data4, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data3).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3645 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$354_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3742 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data2_i, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data2).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3644 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$359_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3744 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data2, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data1).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3643 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$364_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3746 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data1, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.data0).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procdff$3642 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$procmux$319_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3748 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$add$/openlane/designs/image_proc/src/sobel_data_modulate.v:219$261_Y [7:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.sobel_data_modulate_01.iCounter).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procdff$3682 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2531_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.iCounter, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$3754 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$add$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:51$109_Y [9:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.iCounter).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procdff$3678 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2526_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.wr_pointer, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$3760 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:62$125_Y [9:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.wr_pointer).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procdff$3677 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$procmux$2493_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.rd_pointer, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$3762 ($sdff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_02.$ternary$/openlane/designs/image_proc/src/fifo_single_line_buffer.v:73$131_Y [9:0], Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_02.rd_pointer).
Adding EN signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procdff$3682 ($dff) from module fpga_sobel_top (D = 10'0000000000, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_01.iCounter).
Adding EN signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\fifo_double_line_buffer_01.\fifo_single_line_buffer_01.$procdff$3677 ($dff) from module fpga_sobel_top (D = 10'0000000000, Q = \sobel_mod_01.sobel_kernel_01.sobel_data_buffer_01.fifo_double_line_buffer_01.fifo_single_line_buffer_01.rd_pointer).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3662 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$add$/openlane/designs/image_proc/src/sobel_calc.v:60$184_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gx_n, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3661 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$add$/openlane/designs/image_proc/src/sobel_calc.v:59$181_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gx_p, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3660 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$add$/openlane/designs/image_proc/src/sobel_calc.v:70$191_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gy_n, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3659 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$add$/openlane/designs/image_proc/src/sobel_calc.v:69$188_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gy_p, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3658 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$ternary$/openlane/designs/image_proc/src/sobel_calc.v:78$196_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gx_d, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3657 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$ternary$/openlane/designs/image_proc/src/sobel_calc.v:86$201_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.gy_d, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3656 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$add$/openlane/designs/image_proc/src/sobel_calc.v:94$203_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.g_sum, rval = 10'0000000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3655 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$ternary$/openlane/designs/image_proc/src/sobel_calc.v:102$206_Y, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.grayscale_o, rval = 8'00000000).
Adding SRST signal on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_calc_01.$procdff$3654 ($dff) from module fpga_sobel_top (D = { \sobel_mod_01.sobel_kernel_01.sobel_calc_01.done_shift [2:0] \sobel_mod_01.sobel_kernel_01.sobel_calc_01.done_i }, Q = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.done_shift, rval = 4'0000).
Adding SRST signal on $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procdff$3686 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procmux$2539_Y, Q = \sobel_mod_01.grayscale_to_rgb_01.blue_o, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3777 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.grayscale_o, Q = \sobel_mod_01.grayscale_to_rgb_01.blue_o).
Adding SRST signal on $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procdff$3685 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procmux$2544_Y, Q = \sobel_mod_01.grayscale_to_rgb_01.green_o, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3779 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.grayscale_o, Q = \sobel_mod_01.grayscale_to_rgb_01.green_o).
Adding SRST signal on $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procdff$3684 ($dff) from module fpga_sobel_top (D = $flatten\sobel_mod_01.\grayscale_to_rgb_01.$procmux$2549_Y, Q = \sobel_mod_01.grayscale_to_rgb_01.red_o, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3781 ($sdff) from module fpga_sobel_top (D = \sobel_mod_01.sobel_kernel_01.sobel_calc_01.grayscale_o, Q = \sobel_mod_01.grayscale_to_rgb_01.red_o).
Adding SRST signal on $flatten\cam_mod_01.\camera_init_01.\sender.$procdff$3671 ($dff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267_Y [20:1], Q = \cam_mod_01.camera_init_01.sender.count [20:1], rval = 20'00000000000000000000).
Adding SRST signal on $flatten\cam_mod_01.\camera_init_01.\sender.$procdff$3669 ($dff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2252_Y, Q = \cam_mod_01.camera_init_01.sender.sio_c, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3787 ($sdff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2252_Y, Q = \cam_mod_01.camera_init_01.sender.sio_c).
Adding SRST signal on $flatten\cam_mod_01.\camera_init_01.\sender.$procdff$3667 ($dff) from module fpga_sobel_top (D = { $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220_Y [30:29] $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220_Y [26:2] }, Q = { \cam_mod_01.camera_init_01.sender.data_temp [30:29] \cam_mod_01.camera_init_01.sender.data_temp [26:2] }, rval = 27'111111111111111111111111111).
Adding SRST signal on $flatten\cam_mod_01.\camera_init_01.\sender.$procdff$3667 ($dff) from module fpga_sobel_top (D = { $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217_Y [31] $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217_Y [28:27] $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217_Y [1:0] }, Q = { \cam_mod_01.camera_init_01.sender.data_temp [31] \cam_mod_01.camera_init_01.sender.data_temp [28:27] \cam_mod_01.camera_init_01.sender.data_temp [1:0] }, rval = 5'11111).
Adding EN signal on $auto$ff.cc:266:slice$3792 ($sdff) from module fpga_sobel_top (D = { \cam_mod_01.camera_init_01.sender.data_temp [30] \cam_mod_01.camera_init_01.sender.data_temp [27:26] \cam_mod_01.camera_init_01.sender.data_temp [0] 1'1 }, Q = { \cam_mod_01.camera_init_01.sender.data_temp [31] \cam_mod_01.camera_init_01.sender.data_temp [28:27] \cam_mod_01.camera_init_01.sender.data_temp [1:0] }).
Adding EN signal on $auto$ff.cc:266:slice$3791 ($sdff) from module fpga_sobel_top (D = { $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220_Y [30:29] $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220_Y [26:2] }, Q = { \cam_mod_01.camera_init_01.sender.data_temp [30:29] \cam_mod_01.camera_init_01.sender.data_temp [26:2] }).
Adding SRST signal on $flatten\cam_mod_01.\camera_init_01.\init.$procdff$3676 ($dff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2486_Y, Q = \cam_mod_01.camera_init_01.init.count, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$3799 ($sdff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134_Y [10:0], Q = \cam_mod_01.camera_init_01.init.count).
Adding EN signal on $flatten\cam_mod_01.\camera_init_01.\init.$procdff$3675 ($dff) from module fpga_sobel_top (D = $flatten\cam_mod_01.\camera_init_01.\init.$0\data_out[15:0], Q = \cam_mod_01.camera_init_01.init.data_out).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$3795 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3767 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3766 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3731 ($sdffe) from module fpga_sobel_top.

41.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 62 unused cells and 62 unused wires.
<suppressed ~63 debug messages>

41.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~20 debug messages>

41.9. Rerunning OPT passes. (Maybe there is more to do..)

41.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

41.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

41.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$3739 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3737 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3735 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3733 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3743 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3747 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3755 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3741 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3745 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3749 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3763 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3761 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3761 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3763 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3749 ($dffe) from module fpga_sobel_top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$3804 ($sdffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3745 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3741 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3755 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3747 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3743 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3733 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3525 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3735 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3737 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3739 ($dffe) from module fpga_sobel_top.

41.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 14 unused cells and 40 unused wires.
<suppressed ~28 debug messages>

41.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~123 debug messages>

41.16. Rerunning OPT passes. (Maybe there is more to do..)

41.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

41.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

41.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$3727 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$3725 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3725 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3727 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $flatten\sobel_mod_01.\sobel_kernel_01.\sobel_data_buffer_01.\sobel_data_modulate_01.$auto$proc_dlatch.cc:427:proc_dlatch$3501 ($dlatch) from module fpga_sobel_top.

41.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 43 unused cells and 162 unused wires.
<suppressed ~46 debug messages>

41.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~3 debug messages>

41.23. Rerunning OPT passes. (Maybe there is more to do..)

41.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

41.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

41.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3768 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3776 ($sdff) from module fpga_sobel_top.

41.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

41.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~3 debug messages>

41.30. Rerunning OPT passes. (Maybe there is more to do..)

41.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

41.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3772 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3806 ($sdff) from module fpga_sobel_top.

41.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

41.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~1 debug messages>

41.37. Rerunning OPT passes. (Maybe there is more to do..)

41.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

41.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3774 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3807 ($sdff) from module fpga_sobel_top.

41.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

41.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~2 debug messages>

41.44. Rerunning OPT passes. (Maybe there is more to do..)

41.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

41.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3775 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3808 ($sdff) from module fpga_sobel_top.

41.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

41.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

41.51. Rerunning OPT passes. (Maybe there is more to do..)

41.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

41.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.55. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$3778 ($sdffe) from module fpga_sobel_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3778 ($dffe) from module fpga_sobel_top.

41.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

41.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

41.58. Rerunning OPT passes. (Maybe there is more to do..)

41.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

41.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.62. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3718 ($sdff) from module fpga_sobel_top.

41.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

41.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~2 debug messages>

41.65. Rerunning OPT passes. (Maybe there is more to do..)

41.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\vga_display_01.\control.$ternary$/openlane/designs/image_proc/src/vga_control.v:22$168.
    dead port 2/2 on $mux $flatten\vga_display_01.\control.$ternary$/openlane/designs/image_proc/src/vga_control.v:22$168.
Removed 2 multiplexer ports.
<suppressed ~8 debug messages>

41.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.69. Executing OPT_DFF pass (perform DFF optimizations).

41.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 12 unused cells and 16 unused wires.
<suppressed ~15 debug messages>

41.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

41.72. Rerunning OPT passes. (Maybe there is more to do..)

41.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

41.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

41.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

41.76. Executing OPT_DFF pass (perform DFF optimizations).

41.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

41.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

41.79. Finished OPT passes. (There is nothing left to do.)

42. Executing WREDUCE pass (reducing word size of cells).
Removed top 10 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2484_CMP0 ($eq).
Removed top 9 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2483_CMP0 ($eq).
Removed top 9 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2482_CMP0 ($eq).
Removed top 8 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2481_CMP0 ($eq).
Removed top 8 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2480_CMP0 ($eq).
Removed top 8 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2479_CMP0 ($eq).
Removed top 8 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2478_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2477_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2476_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2475_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2474_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2473_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2472_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2471_CMP0 ($eq).
Removed top 7 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2470_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2469_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2468_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2467_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2466_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2465_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2464_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2463_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2462_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2461_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2460_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2459_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2458_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2457_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2456_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2455_CMP0 ($eq).
Removed top 6 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2454_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2453_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2452_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2451_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2450_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2449_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2448_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2447_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2446_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2445_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2444_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2443_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2442_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2441_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2440_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2439_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2438_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2437_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2436_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2435_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2434_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2433_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2432_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2431_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2430_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2429_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2428_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2427_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2426_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2425_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2424_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2423_CMP0 ($eq).
Removed top 5 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2422_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2421_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2420_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2419_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2418_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2417_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2416_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2415_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2414_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2413_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2412_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2411_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2410_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2409_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2408_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2407_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2406_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2405_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2404_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2403_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2402_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2401_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2400_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2399_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2398_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2397_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2396_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2395_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2394_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2393_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2392_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2391_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2390_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2389_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2388_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2387_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2386_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2385_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2384_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2383_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2382_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2381_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2380_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2379_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2378_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2377_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2376_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2375_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2374_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2373_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2372_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2371_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2370_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2369_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2368_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2367_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2366_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2365_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2364_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2363_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2362_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2361_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2360_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2359_CMP0 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2358_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2357_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2356_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2355_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2354_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2353_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2352_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2351_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2350_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2349_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2348_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2347_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2346_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2345_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2344_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2343_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2342_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2341_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2340_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2339_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2338_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2337_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2336_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2335_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2334_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2333_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2332_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2331_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2330_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2329_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2328_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2327_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2326_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2325_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2324_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2323_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2322_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2321_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2320_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2319_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2318_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2317_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2316_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2315_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2314_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2313_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2312_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2311_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2310_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$procmux$2309_CMP0 ($eq).
Removed top 24 bits (of 32) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$le$/openlane/designs/image_proc/src/reg_init.v:19$135 ($le).
Removed top 31 bits (of 32) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134 ($add).
Removed top 21 bits (of 32) from port Y of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134 ($add).
Removed top 20 bits (of 21) from mux cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2261 ($mux).
Removed top 20 bits (of 21) from mux cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2258 ($mux).
Removed top 1 bits (of 32) from mux cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220 ($mux).
Removed top 1 bits (of 32) from mux cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217 ($mux).
Removed top 5 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:66$289 ($eq).
Removed top 5 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:66$287 ($eq).
Removed top 6 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:66$286 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:55$282 ($eq).
Removed top 5 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:49$278 ($eq).
Removed top 5 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:42$276 ($eq).
Removed top 9 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:35$274 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267 ($add).
Removed top 11 bits (of 32) from port Y of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267 ($add).
Removed top 5 bits (of 10) from port B of cell fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$eq$/openlane/designs/image_proc/src/sccb_sender.v:19$266 ($eq).
Removed top 4 bits (of 11) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:25$169 ($lt).
Removed top 31 bits (of 32) from mux cell fpga_sobel_top.$flatten\vga_display_01.\control.$ternary$/openlane/designs/image_proc/src/vga_control.v:25$170 ($mux).
Removed top 9 bits (of 11) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:26$171 ($lt).
Removed top 31 bits (of 32) from mux cell fpga_sobel_top.$flatten\vga_display_01.\control.$ternary$/openlane/designs/image_proc/src/vga_control.v:26$172 ($mux).
Removed top 2 bits (of 12) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$eq$/openlane/designs/image_proc/src/vga_control.v:37$174 ($eq).
Removed top 2 bits (of 12) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$eq$/openlane/designs/image_proc/src/vga_control.v:40$175 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:46$176 ($add).
Removed top 20 bits (of 32) from port Y of cell fpga_sobel_top.$flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:46$176 ($add).
Removed top 31 bits (of 32) from port B of cell fpga_sobel_top.$flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177 ($add).
Removed top 20 bits (of 32) from port Y of cell fpga_sobel_top.$flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177 ($add).
Removed top 21 bits (of 32) from wire fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134_Y.
Removed top 20 bits (of 21) from wire fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$0\count[20:0].
Removed top 11 bits (of 32) from wire fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267_Y.
Removed top 1 bits (of 32) from wire fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217_Y.
Removed top 1 bits (of 32) from wire fpga_sobel_top.$flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220_Y.

43. Executing PEEPOPT pass (run peephole optimizers).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

45. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fpga_sobel_top:
  creating $macc model for $flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134 ($add).
  creating $macc model for $flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267 ($add).
  creating $macc model for $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:46$176 ($add).
  creating $macc model for $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177 ($add).
  creating $alu model for $macc $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177.
  creating $alu model for $macc $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:46$176.
  creating $alu model for $macc $flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267.
  creating $alu model for $macc $flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134.
  creating $alu model for $flatten\cam_mod_01.\camera_init_01.\init.$le$/openlane/designs/image_proc/src/reg_init.v:19$135 ($le): new $alu
  creating $alu model for $flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:25$169 ($lt): new $alu
  creating $alu model for $flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:26$171 ($lt): new $alu
  creating $alu model for $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2309_CMP0 ($eq): merged with $flatten\cam_mod_01.\camera_init_01.\init.$le$/openlane/designs/image_proc/src/reg_init.v:19$135.
  creating $alu cell for $flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:26$171: $auto$alumacc.cc:485:replace_alu$3817
  creating $alu cell for $flatten\vga_display_01.\control.$lt$/openlane/designs/image_proc/src/vga_control.v:25$169: $auto$alumacc.cc:485:replace_alu$3828
  creating $alu cell for $flatten\cam_mod_01.\camera_init_01.\init.$le$/openlane/designs/image_proc/src/reg_init.v:19$135, $flatten\cam_mod_01.\camera_init_01.\init.$procmux$2309_CMP0: $auto$alumacc.cc:485:replace_alu$3839
  creating $alu cell for $flatten\cam_mod_01.\camera_init_01.\init.$add$/openlane/designs/image_proc/src/reg_init.v:16$134: $auto$alumacc.cc:485:replace_alu$3852
  creating $alu cell for $flatten\cam_mod_01.\camera_init_01.\sender.$add$/openlane/designs/image_proc/src/sccb_sender.v:22$267: $auto$alumacc.cc:485:replace_alu$3855
  creating $alu cell for $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:46$176: $auto$alumacc.cc:485:replace_alu$3858
  creating $alu cell for $flatten\vga_display_01.\control.$add$/openlane/designs/image_proc/src/vga_control.v:51$177: $auto$alumacc.cc:485:replace_alu$3861
  created 7 $alu and 0 $macc cells.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~2 debug messages>

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

47.9. Rerunning OPT passes. (Maybe there is more to do..)

47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

47.13. Executing OPT_DFF pass (perform DFF optimizations).

47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

47.16. Finished OPT passes. (There is nothing left to do.)

48. Executing MEMORY pass.

48.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

48.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

48.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

48.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

48.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

48.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

48.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

48.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

48.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

48.10. Executing MEMORY_COLLECT pass (generating $mem cells).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

50. Executing OPT pass (performing simple optimizations).

50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~25 debug messages>

50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

50.3. Executing OPT_DFF pass (perform DFF optimizations).

50.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

50.5. Finished fast OPT passes.

51. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

52. Executing OPT pass (performing simple optimizations).

52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
    Consolidated identical input bits for $mux cell $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2217:
      Old ports: A={ 2'x \cam_mod_01.camera_init_01.sender.data_temp [28:27] 27'xxxxxxxxxxxxxxxxxxxxxxxxx11 }, B={ \cam_mod_01.camera_init_01.sender.data_temp [29:2] 3'111 }, Y=$auto$wreduce.cc:455:run$3812 [30:0]
      New ports: A={ 2'x \cam_mod_01.camera_init_01.sender.data_temp [28:27] 25'x }, B={ \cam_mod_01.camera_init_01.sender.data_temp [29:2] 1'1 }, Y=$auto$wreduce.cc:455:run$3812 [30:2]
      New connections: $auto$wreduce.cc:455:run$3812 [1:0] = 2'11
  Optimizing cells in module \fpga_sobel_top.
    Consolidated identical input bits for $mux cell $flatten\cam_mod_01.\camera_init_01.\sender.$procmux$2220:
      Old ports: A=$auto$wreduce.cc:455:run$3812 [30:0], B={ 10'001100000x \cam_mod_01.camera_init_01.init.data_out [15:8] 1'x \cam_mod_01.camera_init_01.init.data_out [7:0] 4'x011 }, Y=$auto$wreduce.cc:455:run$3813 [30:0]
      New ports: A=$auto$wreduce.cc:455:run$3812 [30:2], B={ 10'001100000x \cam_mod_01.camera_init_01.init.data_out [15:8] 1'x \cam_mod_01.camera_init_01.init.data_out [7:0] 2'x0 }, Y=$auto$wreduce.cc:455:run$3813 [30:2]
      New connections: $auto$wreduce.cc:455:run$3813 [1:0] = 2'11
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 2 changes.

52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

52.6. Executing OPT_SHARE pass.

52.7. Executing OPT_DFF pass (perform DFF optimizations).

52.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

52.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

52.10. Rerunning OPT passes. (Maybe there is more to do..)

52.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

52.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

52.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

52.14. Executing OPT_SHARE pass.

52.15. Executing OPT_DFF pass (perform DFF optimizations).

52.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

52.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

52.18. Finished OPT passes. (There is nothing left to do.)

53. Executing TECHMAP pass (map to technology primitives).

53.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

53.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$d7c4d0fdffdfccb5410ba78120e0f9f43deef222\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$4c8ec744ae8d30c4f09cc968fbecce56d04bec19\_90_pmux for cells of type $pmux.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$3001ab58efb579288a4727d361c003764a8c1e28\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1386 debug messages>

54. Executing OPT pass (performing simple optimizations).

54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~6660 debug messages>

54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~7893 debug messages>
Removed a total of 2631 cells.

54.3. Executing OPT_DFF pass (perform DFF optimizations).

54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 113 unused cells and 2166 unused wires.
<suppressed ~114 debug messages>

54.5. Finished fast OPT passes.

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `\fpga_sobel_top' to `<abc-temp-dir>/input.blif'..
Extracted 1817 gates and 1920 wires to a netlist network with 100 inputs and 114 outputs.

55.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               XOR cells:       42
ABC RESULTS:               AND cells:       25
ABC RESULTS:               NOR cells:       37
ABC RESULTS:              NAND cells:       35
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:            ANDNOT cells:      314
ABC RESULTS:                OR cells:     1041
ABC RESULTS:        internal signals:     1706
ABC RESULTS:           input signals:      100
ABC RESULTS:          output signals:      114
Removing temp directory.

56. Executing OPT pass (performing simple optimizations).

56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.
<suppressed ~12 debug messages>

56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

56.3. Executing OPT_DFF pass (perform DFF optimizations).

56.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 1 unused cells and 850 unused wires.
<suppressed ~5 debug messages>

56.5. Finished fast OPT passes.

57. Executing HIERARCHY pass (managing design hierarchy).

57.1. Analyzing design hierarchy..
Top module:  \fpga_sobel_top

57.2. Analyzing design hierarchy..
Top module:  \fpga_sobel_top
Removed 0 unused modules.

58. Printing statistics.

=== fpga_sobel_top ===

   Number of wires:               1730
   Number of wire bits:           2765
   Number of public wires:         225
   Number of public wire bits:    1183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1666
     $_ANDNOT_                     313
     $_AND_                         24
     $_DFFE_PP_                     16
     $_DFF_P_                        3
     $_MUX_                         19
     $_NAND_                        35
     $_NOR_                         37
     $_NOT_                          7
     $_ORNOT_                       34
     $_OR_                        1040
     $_SDFFE_PN1P_                   1
     $_SDFFE_PP0P_                  23
     $_SDFFE_PP1N_                   3
     $_SDFFE_PP1P_                  27
     $_SDFF_PP0_                    32
     $_TBUF_                         1
     $_XNOR_                         9
     $_XOR_                         42

59. Executing CHECK pass (checking for obvious problems).
Checking module fpga_sobel_top...
Found and reported 0 problems.

60. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/image_proc/runs/first_run/tmp/synthesis/post_techmap.dot'.
Dumping module fpga_sobel_top to page 1.

61. Executing SHARE pass (SAT-based resource sharing).

62. Executing OPT pass (performing simple optimizations).

62.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

62.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

62.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_sobel_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

62.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_sobel_top.
Performed a total of 0 changes.

62.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_sobel_top'.
Removed a total of 0 cells.

62.6. Executing OPT_DFF pass (perform DFF optimizations).

62.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..

62.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_sobel_top.

62.9. Finished OPT passes. (There is nothing left to do.)

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 0 unused cells and 202 unused wires.
<suppressed ~202 debug messages>

64. Printing statistics.

=== fpga_sobel_top ===

   Number of wires:               1528
   Number of wire bits:           1719
   Number of public wires:          23
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1666
     $_ANDNOT_                     313
     $_AND_                         24
     $_DFFE_PP_                     16
     $_DFF_P_                        3
     $_MUX_                         19
     $_NAND_                        35
     $_NOR_                         37
     $_NOT_                          7
     $_ORNOT_                       34
     $_OR_                        1040
     $_SDFFE_PN1P_                   1
     $_SDFFE_PP0P_                  23
     $_SDFFE_PP1N_                   3
     $_SDFFE_PP1P_                  27
     $_SDFF_PP0_                    32
     $_TBUF_                         1
     $_XNOR_                         9
     $_XOR_                         42

mapping tbuf

65. Executing TECHMAP pass (map to technology primitives).

65.1. Executing Verilog-2005 frontend: /root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

65.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~4 debug messages>

66. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping fpga_sobel_top.$techmap$auto$simplemap.cc:300:simplemap_tribuf$9692.$not$/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$19723 ($not).

67. Executing TECHMAP pass (map to technology primitives).

67.1. Executing Verilog-2005 frontend: /root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

67.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

68. Executing SIMPLEMAP pass (map simple cells to gate primitives).

69. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

69.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\fpga_sobel_top':
  mapped 105 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

70. Printing statistics.

=== fpga_sobel_top ===

   Number of wires:               1688
   Number of wire bits:           1879
   Number of public wires:          23
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1823
     $_ANDNOT_                     313
     $_AND_                         24
     $_MUX_                        175
     $_NAND_                        35
     $_NOR_                         37
     $_NOT_                          8
     $_ORNOT_                       34
     $_OR_                        1040
     $_XNOR_                         9
     $_XOR_                         42
     sky130_fd_sc_hd__dfxtp_2      105
     sky130_fd_sc_hd__ebufn_2        1

[INFO]: USING STRATEGY AREA 0

71. Executing ABC pass (technology mapping using ABC).

71.1. Extracting gate netlist of module `\fpga_sobel_top' to `/tmp/yosys-abc-cjOBOd/input.blif'..
Extracted 1717 gates and 1825 wires to a netlist network with 106 inputs and 108 outputs.

71.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-cjOBOd/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-cjOBOd/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-cjOBOd/input.blif 
ABC: + read_lib -w /openlane/designs/image_proc/runs/first_run/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.14 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/image_proc/runs/first_run/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.20 sec
ABC: Memory =    9.54 MB. Time =     0.20 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/image_proc/runs/first_run/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/image_proc/runs/first_run/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (3606.70 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    897 ( 15.8 %)   Cap =  9.9 ff (  3.7 %)   Area =     7264.47 ( 84.2 %)   Delay =  3940.02 ps  (  8.4 %)               
ABC: Path  0 --      10 : 0    4 pi                       A =   0.00  Df =  25.6  -14.7 ps  S =  41.2 ps  Cin =  0.0 ff  Cout =   7.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     227 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 215.2  -73.0 ps  S = 204.4 ps  Cin =  2.1 ff  Cout =  16.7 ff  Cmax = 130.0 ff  G =  761  
ABC: Path  2 --     531 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 583.7 -208.7 ps  S = 413.4 ps  Cin =  2.1 ff  Cout =  34.9 ff  Cmax = 130.0 ff  G = 1581  
ABC: Path  3 --     835 : 2    5 sky130_fd_sc_hd__and2b_2 A =   8.76  Df = 872.5 -137.9 ps  S =  69.4 ps  Cin =  1.6 ff  Cout =   9.6 ff  Cmax = 310.4 ff  G =  585  
ABC: Path  4 --     938 : 4    3 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1215.4 -108.5 ps  S =  83.7 ps  Cin =  1.5 ff  Cout =   8.1 ff  Cmax = 300.3 ff  G =  500  
ABC: Path  5 --    1028 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1727.7  -13.5 ps  S =  90.8 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =   99  
ABC: Path  6 --    1030 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =2325.2 -383.5 ps  S =  91.1 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 265.5 ff  G =  101  
ABC: Path  7 --    1031 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =2921.0 -889.7 ps  S =  90.1 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 265.5 ff  G =   91  
ABC: Path  8 --    1032 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3451.5 -573.0 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  113  
ABC: Path  9 --    1033 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =3721.1 -719.5 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 10 --    1034 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =3940.0 -618.1 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi9 (\cam_mod_01.camera_init_01.init.count [2]).  End-point = po101 ($auto$rtlil.cc:2607:MuxGate$20024).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  106/  108  lat =    0  nd =   897  edge =   2571  area =7265.10  delay =12.00  lev = 12
ABC: + write_blif /tmp/yosys-abc-cjOBOd/output.blif 

71.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        8
ABC RESULTS:        internal signals:     1611
ABC RESULTS:           input signals:      106
ABC RESULTS:          output signals:      108
Removing temp directory.

72. Executing SETUNDEF pass (replace undef values with defined constants).

73. Executing HILOMAP pass (mapping to constant drivers).

74. Executing SPLITNETS pass (splitting up multi-bit signals).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_sobel_top..
Removed 2 unused cells and 1867 unused wires.
<suppressed ~5 debug messages>

76. Executing INSBUF pass (insert buffer cells for connected wires).
Add fpga_sobel_top/$auto$insbuf.cc:97:execute$20965: \sys_clk_i -> \xvclk_o

77. Executing CHECK pass (checking for obvious problems).
Checking module fpga_sobel_top...
Warning: Wire fpga_sobel_top.\xvclk_o is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_yvalid is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_xvalid is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_red [3] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_red [2] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_red [1] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_red [0] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_green [3] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_green [2] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_green [1] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_green [0] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_blue [3] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_blue [2] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_blue [1] is used but has no driver.
Warning: Wire fpga_sobel_top.\vga_blue [0] is used but has no driver.
Warning: Wire fpga_sobel_top.\sio_c_o is used but has no driver.
Warning: Wire fpga_sobel_top.\cam_rst_o is used but has no driver.
Found and reported 17 problems.

78. Printing statistics.

=== fpga_sobel_top ===

   Number of wires:               1014
   Number of wire bits:           1030
   Number of public wires:         119
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1017
     sky130_fd_sc_hd__a2111o_2      16
     sky130_fd_sc_hd__a211o_2       14
     sky130_fd_sc_hd__a21boi_2       6
     sky130_fd_sc_hd__a21o_2        14
     sky130_fd_sc_hd__a21oi_2       41
     sky130_fd_sc_hd__a221o_2       14
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a311o_2        4
     sky130_fd_sc_hd__a31o_2        13
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         4
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and3_2        44
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2        19
     sky130_fd_sc_hd__and4b_2        9
     sky130_fd_sc_hd__and4bb_2       9
     sky130_fd_sc_hd__buf_1        124
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1        13
     sky130_fd_sc_hd__dfxtp_2      105
     sky130_fd_sc_hd__ebufn_2        1
     sky130_fd_sc_hd__inv_2         18
     sky130_fd_sc_hd__mux2_2        38
     sky130_fd_sc_hd__nand2_2       44
     sky130_fd_sc_hd__nand3_2        4
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        82
     sky130_fd_sc_hd__nor3_2        11
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        6
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2        4
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2        14
     sky130_fd_sc_hd__o21ai_2       19
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2        8
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2         8
     sky130_fd_sc_hd__o22ai_2        5
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2         2
     sky130_fd_sc_hd__o32a_2        10
     sky130_fd_sc_hd__or2_2         45
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         42
     sky130_fd_sc_hd__or3b_2        12
     sky130_fd_sc_hd__or4_2         88
     sky130_fd_sc_hd__or4b_2        25
     sky130_fd_sc_hd__or4bb_2       10
     sky130_fd_sc_hd__xnor2_2        2
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\fpga_sobel_top': 9562.921600

79. Executing Verilog backend.
Dumping module `\fpga_sobel_top'.

Warnings: 19 unique messages, 19 total
End of script. Logfile hash: d12446beca, CPU: user 4.25s system 0.08s, MEM: 65.21 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 68% 2x abc (9 sec), 8% 35x opt_expr (1 sec), ...
