

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Mon Jan 13 02:27:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.033 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.152 us|  0.152 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 21 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 22 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 23 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 24 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 25 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 28 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 29 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 30 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.61ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 31 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 32 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln18_4 = icmp_ne  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 33 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 34 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 35 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 36 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.35ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 37 'select' 'b_frac_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/2] ( I:0.61ns O:0.61ns )   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 38 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 39 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.69ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 40 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 41 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 42 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:41->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.14>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 44 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i54.i16, i54 %mul_ln516, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i70 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i1.i74, i1 1, i74 %zext_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 47 'bitconcatenate' 'zext_ln42_2_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i71 %z1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 48 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i1.i75, i1 1, i75 %zext_ln42_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i75 %zext_ln42_2_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 50 'zext' 'zext_ln42_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%select_ln42 = select i1 %tmp_6, i76 %tmp_4, i76 %zext_ln42_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 51 'select' 'select_ln42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 53 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 54 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 55 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (4.38ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 56 'mul' 'mul_ln44' <Predicate = true> <Delay = 4.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i75 %mul_ln44" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 57 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 58 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 59 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 60 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 61 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 62 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 1, i80 %zext_ln40" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 63 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_7, i14 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 64 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i81 %shl_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 65 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i81 %eZ" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 66 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_3, i82 %zext_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 67 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 68 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 69 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (4.44ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 70 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 4.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 71 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i80 %shl_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 72 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 73 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 74 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 75 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 76 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 77 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i1.i95, i1 1, i95 %zext_ln40_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 78 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 79 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i101 %shl_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 80 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i96 %eZ_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 81 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_8, i102 %zext_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 82 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 83 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 84 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (4.72ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 85 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 86 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i95 %shl_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 87 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 88 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 89 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 90 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 91 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 92 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 93 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 94 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i120 %shl_ln44_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 95 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i110 %eZ_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 96 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_13, i121 %zext_ln44_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 97 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 98 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 99 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.92ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 100 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 4.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i97.i11, i97 %mul_ln44_3, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 101 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i108 %shl_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 102 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 103 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 104 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 105 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 106 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.68>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 107 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 108 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_11, i44 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 109 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i125 %shl_ln44_8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 110 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i110 %eZ_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 111 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_18, i126 %zext_ln44_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (4.81ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 115 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 4.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i92.i16, i92 %mul_ln44_4, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i108 %shl_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_22" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_15, i54 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i130 %shl_ln44_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i110 %eZ_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_23, i131 %zext_ln44_24" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (4.70ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 4.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i87.i21, i87 %mul_ln44_5, i21 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i108 %shl_ln44_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.46>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 137 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (1.09ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 138 'load' 'log_sum' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (1.09ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'load' 'logn' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (1.09ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'load' 'logn_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (1.09ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'load' 'logn_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [2/2] (1.09ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'load' 'logn_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (1.09ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'load' 'logn_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (1.09ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'load' 'logn_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_18, i64 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i135 %shl_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i110 %eZ_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_6 = add i136 %zext_ln44_28, i136 %zext_ln44_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'add' 'add_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (4.56ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 4.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i82.i26, i82 %mul_ln44_6, i26 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i108 %shl_ln44_11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_32" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [2/2] (1.09ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'load' 'logn_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 172 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 173 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.57>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 174 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.75ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 175 'add' 'b_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.77ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 176 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.24ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 177 'and' 'x_is_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.75ns)   --->   "%icmp_ln18_3 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 178 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.75ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 179 'icmp' 'x_is_0' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 180 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.75ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 181 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.30ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 182 'select' 'b_exp_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 183 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (4.66ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 184 'mul' 'Elog2' <Predicate = true> <Delay = 4.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/2] ( I:1.09ns O:1.09ns )   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 185 'load' 'log_sum' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_10 : Operation 186 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'load' 'logn' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'load' 'logn_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'load' 'logn_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'load' 'logn_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'load' 'logn_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'load' 'logn_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'load' 'logn_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.20ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'add' 'add_ln209' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.18ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/1] (1.15ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'add' 'add_ln209_4' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'add' 'log_sum_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_21" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 210 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.99ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 211 'mul' 'mul_ln522' <Predicate = true> <Delay = 2.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i78 @_ssdm_op_PartSelect.i78.i79.i32.i32, i79 %mul_ln522, i32 1, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 212 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_20, i45 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 213 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i78 %lshr_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 214 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (1.21ns)   --->   "%sub_ln522 = sub i117 %shl_ln1, i117 %zext_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 215 'sub' 'sub_ln522' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%lshr_ln522_1 = partselect i72 @_ssdm_op_PartSelect.i72.i117.i32.i32, i117 %sub_ln522, i32 45, i32 116" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 216 'partselect' 'lshr_ln522_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 217 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i120 %shl_ln2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 218 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i109 %log_sum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 219 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i121 %sext_ln525, i121 %sext_ln525_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 220 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i72 %lshr_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 221 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i121 %add_ln525, i121 %zext_ln525" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 222 'add' 'add_ln525_1' <Predicate = true> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%log_base = partselect i78 @_ssdm_op_PartSelect.i78.i121.i32.i32, i121 %add_ln525_1, i32 43, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 223 'partselect' 'log_base' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.95>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 224 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 225 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 226 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 227 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 228 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.75ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 229 'add' 'm_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.75ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 230 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %tmp, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 231 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 232 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.24ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 233 'and' 'x_is_n1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.75ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 234 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.99ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 235 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.24ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 236 'and' 'y_is_inf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.99ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 237 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 238 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 239 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.24ns)   --->   "%x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 240 'and' 'x_is_inf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 241 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 242 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %tmp, i1 %xor_ln357" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 243 'and' 'x_is_neg' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.77ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 244 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 245 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%es_exp_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 246 'partselect' 'es_exp_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.71ns)   --->   "%add_ln373 = add i6 %es_exp_cast, i6 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 247 'add' 'add_ln373' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 248 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.68ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 249 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373_1 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 250 'and' 'and_ln373_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373_1, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 251 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp_1, i1 %icmp_ln372" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 252 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln373 = xor i1 %or_ln373, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 253 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 254 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 255 'sparsemux' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 256 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 257 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 258 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 259 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 260 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.40ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 261 'and' 'and_ln386' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 262 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 263 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.24ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 264 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.24ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 265 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.24ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 266 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.24ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 267 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.77ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 268 'sub' 'sub_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 269 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.62ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 270 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.62> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 271 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_2)   --->   "%and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 272 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 273 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 274 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 275 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 276 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 277 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_2)   --->   "%and_ln438 = and i1 %tmp_2, i1 %y_is_pinf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 278 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 279 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 280 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 281 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 282 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 283 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 284 'or' 'or_ln438_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 285 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 286 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (1.00ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 287 'sub' 'e_frac_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.35ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 288 'select' 'e_frac_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i78 %log_base" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 289 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 290 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (4.59ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 291 'mul' 'm_frac_l' <Predicate = true> <Delay = 4.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %m_frac_l, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 292 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.50>
ST_12 : Operation 293 [1/1] (0.77ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 293 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.77ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 294 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.77ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 295 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 296 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 297 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 298 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 299 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 300 'sparsemux' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 301 'and' 'r_sign' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.75ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 302 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 303 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.30ns)   --->   "%select_ln545 = select i1 %tmp_1, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 304 'select' 'select_ln545' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 305 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 306 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (1.42ns)   --->   "%ashr_ln545 = ashr i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 307 'ashr' 'ashr_ln545' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (1.42ns)   --->   "%shl_ln545 = shl i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 308 'shl' 'shl_ln545' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 309 'trunc' 'trunc_ln545' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 310 'trunc' 'trunc_ln545_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.36ns)   --->   "%m_fix_l = select i1 %tmp_1, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 311 'select' 'm_fix_l' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 312 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (1.42ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 313 'shl' 'shl_ln546' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (1.42ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 314 'ashr' 'ashr_ln546' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp_1, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 315 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 316 'sext' 'sext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 317 'zext' 'zext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (1.42ns)   --->   "%shl_ln552 = shl i131 %m_frac_l, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 318 'shl' 'shl_ln552' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 319 'bitselect' 'tmp_22' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.30ns)   --->   "%select_ln553 = select i1 %tmp_22, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 320 'select' 'select_ln553' <Predicate = (tmp_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 321 'sext' 'sext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 322 'zext' 'zext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.42ns)   --->   "%shl_ln553 = shl i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 323 'shl' 'shl_ln553' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (1.42ns)   --->   "%ashr_ln553 = ashr i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 324 'ashr' 'ashr_ln553' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_22, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 325 'select' 'select_ln553_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.36ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_1, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 326 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 327 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 328 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 329 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 330 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 331 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 332 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [3/3] (0.94ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 333 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%sext_ln628 = sext i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 334 'sext' 'sext_ln628' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (1.24ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i131 %m_frac_l, i131 %sext_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 335 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.94>
ST_13 : Operation 336 [2/3] (0.94ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 336 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.54>
ST_14 : Operation 337 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 337 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_23, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 338 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 339 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 340 'add' 'add_ln563' <Predicate = true> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.64>
ST_15 : Operation 341 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 341 'add' 'add_ln563' <Predicate = true> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 342 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 343 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 344 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.84ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 345 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 346 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 347 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.25ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_24, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 348 'select' 'r_exp' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.55>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 349 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (4.38ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 350 'mul' 'mul_ln568' <Predicate = true> <Delay = 4.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 351 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (1.06ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 352 'sub' 'sub_ln574' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 353 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 354 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 355 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 356 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 357 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 358 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 359 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [2/2] (1.09ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 360 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 361 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 362 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [2/2] (1.09ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 363 'load' 'f_Z3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.33>
ST_17 : Operation 364 [1/2] ( I:1.09ns O:1.09ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 364 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 365 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 366 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 367 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.90ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 368 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/2] ( I:1.09ns O:1.09ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 369 'load' 'f_Z3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 370 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 371 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 372 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (3.42ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 373 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 374 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 375 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.90ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 376 'add' 'add_ln261' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 377 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 378 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 379 [2/2] (1.09ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 379 'load' 'f_Z2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 380 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 381 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 382 [2/2] (1.09ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 382 'load' 'exp_Z1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 383 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 384 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.94ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 385 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 386 [1/2] ( I:1.09ns O:1.09ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 386 'load' 'f_Z2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 387 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_26" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 388 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 389 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 390 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 391 [1/1] (3.69ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 391 'mul' 'mul_ln277' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_26, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 392 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 393 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 394 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 395 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 396 [1/1] (0.94ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 396 'add' 'add_ln280' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 397 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 398 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 398 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 399 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.03>
ST_19 : Operation 400 [1/2] ( I:1.09ns O:1.09ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 400 'load' 'exp_Z1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 401 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (1.05ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 402 'add' 'add_ln616' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 403 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 404 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (3.69ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 405 'mul' 'mul_ln616' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 406 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 407 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (1.19ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 408 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 409 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.78ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 410 'add' 'r_exp_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 411 [1/1] (0.25ns)   --->   "%r_exp_2 = select i1 %tmp_28, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 411 'select' 'r_exp_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 412 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.61ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_29, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 413 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/1] (0.78ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 414 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 415 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 416 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.36ns)   --->   "%out_sig = select i1 %tmp_28, i52 %tmp_3, i52 %tmp_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 417 'select' 'out_sig' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 418 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.16>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_415" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 419 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 420 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 421 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_5)   --->   "%xor_ln431 = xor i1 %or_ln431_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 422 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_5)   --->   "%xor_ln438 = xor i1 %or_ln438_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 423 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 424 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 425 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 426 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 427 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 428 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 429 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 429 'or' 'or_ln628' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (0.75ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 430 'add' 'out_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 431 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 432 'bitcast' 'bitcast_ln497_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386_1)   --->   "%or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 433 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.24ns) (out node of the LUT)   --->   "%xor_ln386_1 = xor i1 %or_ln386_3, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 434 'xor' 'xor_ln386_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.24ns)   --->   "%and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 435 'and' 'and_ln342' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln386_2 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 436 'xor' 'xor_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 437 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 438 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 439 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.24ns)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 440 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 441 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 442 [1/1] (0.24ns)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 442 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 443 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.24ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 444 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.24ns)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %tmp_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 445 'and' 'and_ln629' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln629_1)   --->   "%xor_ln629 = xor i1 %tmp_30, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 446 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 447 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 448 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 449 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 450 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 451 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.66ns)   --->   "%retval_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.9double.double.i8, i8 128, i64 1, i8 64, i64 %bitcast_ln497, i8 32, i64 nan, i8 16, i64 %bitcast_ln497_1, i8 8, i64 %bitcast_ln497_2, i8 4, i64 %bitcast_ln497_2, i8 2, i64 %bitcast_ln497_1, i8 1, i64 %bitcast_ln497_2, i8 0, i64 %bitcast_ln497_3, i64 <undef>, i8 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 452 'sparsemux' 'retval_2' <Predicate = true> <Delay = 0.66> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %retval_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 453 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                 (read          ) [ 011111111111000000000]
base_read                                                                (read          ) [ 000000000000000000000]
data                                                                     (bitcast       ) [ 000000000000000000000]
bs_exp                                                                   (partselect    ) [ 011111111110000000000]
bs_sig                                                                   (trunc         ) [ 011000000000000000000]
tmp                                                                      (bitselect     ) [ 011111111111000000000]
tmp_5                                                                    (bitselect     ) [ 011111111110000000000]
index0                                                                   (partselect    ) [ 000000000000000000000]
zext_ln502                                                               (zext          ) [ 011111111100000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr      (getelementptr ) [ 011000000000000000000]
icmp_ln340_1                                                             (icmp          ) [ 010111111111000000000]
icmp_ln18_4                                                              (icmp          ) [ 010111111111000000000]
b_frac                                                                   (bitconcatenate) [ 000000000000000000000]
b_frac_1                                                                 (bitconcatenate) [ 000000000000000000000]
zext_ln485                                                               (zext          ) [ 000000000000000000000]
b_frac_2                                                                 (select        ) [ 000000000000000000000]
b_frac_tilde_inverse                                                     (load          ) [ 000000000000000000000]
zext_ln516                                                               (zext          ) [ 000000000000000000000]
mul_ln516                                                                (mul           ) [ 010100000000000000000]
a                                                                        (partselect    ) [ 010111111100000000000]
trunc_ln39                                                               (trunc         ) [ 010100000000000000000]
tmp_6                                                                    (bitselect     ) [ 010100000000000000000]
z1                                                                       (bitconcatenate) [ 000000000000000000000]
tmp_s                                                                    (bitconcatenate) [ 000000000000000000000]
zext_ln42                                                                (zext          ) [ 000000000000000000000]
zext_ln42_2_cast                                                         (bitconcatenate) [ 000000000000000000000]
zext_ln42_1                                                              (zext          ) [ 000000000000000000000]
tmp_4                                                                    (bitconcatenate) [ 000000000000000000000]
zext_ln42_2                                                              (zext          ) [ 000000000000000000000]
select_ln42                                                              (select        ) [ 000000000000000000000]
shl_ln                                                                   (bitconcatenate) [ 000000000000000000000]
zext_ln44                                                                (zext          ) [ 000000000000000000000]
add_ln44                                                                 (add           ) [ 000000000000000000000]
zext_ln44_1                                                              (zext          ) [ 000000000000000000000]
mul_ln44                                                                 (mul           ) [ 000000000000000000000]
zext_ln44_2                                                              (zext          ) [ 000000000000000000000]
sub_ln44                                                                 (sub           ) [ 000000000000000000000]
z2                                                                       (partselect    ) [ 010010000000000000000]
a_1                                                                      (partselect    ) [ 010011111100000000000]
tmp_7                                                                    (partselect    ) [ 010010000000000000000]
zext_ln40                                                                (zext          ) [ 000000000000000000000]
eZ                                                                       (bitconcatenate) [ 000000000000000000000]
shl_ln44_1                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_3                                                              (zext          ) [ 000000000000000000000]
zext_ln44_4                                                              (zext          ) [ 000000000000000000000]
add_ln44_1                                                               (add           ) [ 000000000000000000000]
zext_ln44_5                                                              (zext          ) [ 000000000000000000000]
zext_ln44_6                                                              (zext          ) [ 000000000000000000000]
mul_ln44_1                                                               (mul           ) [ 000000000000000000000]
shl_ln44_2                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_7                                                              (zext          ) [ 000000000000000000000]
sub_ln44_1                                                               (sub           ) [ 010001000000000000000]
a_2                                                                      (partselect    ) [ 010001111100000000000]
trunc_ln39_1                                                             (trunc         ) [ 010001000000000000000]
z3                                                                       (bitconcatenate) [ 000000000000000000000]
zext_ln40_1                                                              (zext          ) [ 000000000000000000000]
eZ_1                                                                     (bitconcatenate) [ 000000000000000000000]
shl_ln44_4                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_8                                                              (zext          ) [ 000000000000000000000]
zext_ln44_9                                                              (zext          ) [ 000000000000000000000]
add_ln44_2                                                               (add           ) [ 000000000000000000000]
zext_ln44_10                                                             (zext          ) [ 000000000000000000000]
zext_ln44_11                                                             (zext          ) [ 000000000000000000000]
mul_ln44_2                                                               (mul           ) [ 000000000000000000000]
shl_ln44_5                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_12                                                             (zext          ) [ 000000000000000000000]
sub_ln44_2                                                               (sub           ) [ 000000000000000000000]
z4                                                                       (partselect    ) [ 010000100000000000000]
tmp_8                                                                    (partselect    ) [ 010000100000000000000]
tmp_9                                                                    (partselect    ) [ 010000111100000000000]
zext_ln40_2                                                              (zext          ) [ 000000000000000000000]
eZ_2                                                                     (bitconcatenate) [ 000000000000000000000]
shl_ln44_6                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_13                                                             (zext          ) [ 000000000000000000000]
zext_ln44_14                                                             (zext          ) [ 000000000000000000000]
add_ln44_3                                                               (add           ) [ 000000000000000000000]
zext_ln44_15                                                             (zext          ) [ 000000000000000000000]
zext_ln44_16                                                             (zext          ) [ 000000000000000000000]
mul_ln44_3                                                               (mul           ) [ 000000000000000000000]
shl_ln44_7                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_17                                                             (zext          ) [ 000000000000000000000]
sub_ln44_3                                                               (sub           ) [ 000000000000000000000]
tmp_10                                                                   (partselect    ) [ 010000010000000000000]
tmp_11                                                                   (partselect    ) [ 010000010000000000000]
tmp_13                                                                   (partselect    ) [ 010000011100000000000]
zext_ln40_3                                                              (zext          ) [ 000000000000000000000]
eZ_3                                                                     (bitconcatenate) [ 000000000000000000000]
shl_ln44_8                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_18                                                             (zext          ) [ 000000000000000000000]
zext_ln44_19                                                             (zext          ) [ 000000000000000000000]
add_ln44_4                                                               (add           ) [ 000000000000000000000]
zext_ln44_20                                                             (zext          ) [ 000000000000000000000]
zext_ln44_21                                                             (zext          ) [ 000000000000000000000]
mul_ln44_4                                                               (mul           ) [ 000000000000000000000]
shl_ln44_9                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_22                                                             (zext          ) [ 000000000000000000000]
sub_ln44_4                                                               (sub           ) [ 000000000000000000000]
tmp_14                                                                   (partselect    ) [ 010000001000000000000]
tmp_15                                                                   (partselect    ) [ 010000001000000000000]
tmp_16                                                                   (partselect    ) [ 010000001100000000000]
zext_ln40_4                                                              (zext          ) [ 000000000000000000000]
eZ_4                                                                     (bitconcatenate) [ 000000000000000000000]
shl_ln44_s                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_23                                                             (zext          ) [ 000000000000000000000]
zext_ln44_24                                                             (zext          ) [ 000000000000000000000]
add_ln44_5                                                               (add           ) [ 000000000000000000000]
zext_ln44_25                                                             (zext          ) [ 000000000000000000000]
zext_ln44_26                                                             (zext          ) [ 000000000000000000000]
mul_ln44_5                                                               (mul           ) [ 000000000000000000000]
shl_ln44_3                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln44_27                                                             (zext          ) [ 000000000000000000000]
sub_ln44_5                                                               (sub           ) [ 000000000000000000000]
tmp_17                                                                   (partselect    ) [ 010000000100000000000]
tmp_18                                                                   (partselect    ) [ 010000000100000000000]
tmp_19                                                                   (partselect    ) [ 010000000100000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_addr                 (getelementptr ) [ 010000000010000000000]
zext_ln46                                                                (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr  (getelementptr ) [ 010000000010000000000]
zext_ln46_1                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr  (getelementptr ) [ 010000000010000000000]
zext_ln46_2                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr (getelementptr ) [ 010000000010000000000]
zext_ln46_3                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr (getelementptr ) [ 010000000010000000000]
zext_ln46_4                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr (getelementptr ) [ 010000000010000000000]
zext_ln46_5                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr (getelementptr ) [ 010000000010000000000]
zext_ln40_5                                                              (zext          ) [ 000000000000000000000]
eZ_5                                                                     (bitconcatenate) [ 000000000000000000000]
shl_ln44_10                                                              (bitconcatenate) [ 000000000000000000000]
zext_ln44_28                                                             (zext          ) [ 000000000000000000000]
zext_ln44_29                                                             (zext          ) [ 000000000000000000000]
add_ln44_6                                                               (add           ) [ 000000000000000000000]
zext_ln44_30                                                             (zext          ) [ 000000000000000000000]
zext_ln44_31                                                             (zext          ) [ 000000000000000000000]
mul_ln44_6                                                               (mul           ) [ 000000000000000000000]
shl_ln44_11                                                              (bitconcatenate) [ 000000000000000000000]
zext_ln44_32                                                             (zext          ) [ 000000000000000000000]
sub_ln44_6                                                               (sub           ) [ 000000000000000000000]
zext_ln46_6                                                              (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr (getelementptr ) [ 010000000010000000000]
tmp_20                                                                   (partselect    ) [ 010000000010000000000]
tmp_21                                                                   (partselect    ) [ 010000000010000000000]
zext_ln486                                                               (zext          ) [ 000000000000000000000]
b_exp                                                                    (add           ) [ 000000000000000000000]
icmp_ln340                                                               (icmp          ) [ 000000000000000000000]
x_is_1                                                                   (and           ) [ 010000000001000000000]
icmp_ln18_3                                                              (icmp          ) [ 010000000001000000000]
x_is_0                                                                   (icmp          ) [ 010000000001000000000]
tmp_2                                                                    (bitselect     ) [ 010000000001000000000]
b_exp_1                                                                  (add           ) [ 000000000000000000000]
b_exp_2                                                                  (select        ) [ 000000000000000000000]
sext_ln494                                                               (sext          ) [ 000000000000000000000]
Elog2                                                                    (mul           ) [ 000000000000000000000]
log_sum                                                                  (load          ) [ 000000000000000000000]
logn                                                                     (load          ) [ 000000000000000000000]
zext_ln194                                                               (zext          ) [ 000000000000000000000]
logn_1                                                                   (load          ) [ 000000000000000000000]
zext_ln194_1                                                             (zext          ) [ 000000000000000000000]
logn_2                                                                   (load          ) [ 000000000000000000000]
zext_ln194_2                                                             (zext          ) [ 000000000000000000000]
logn_3                                                                   (load          ) [ 000000000000000000000]
zext_ln194_3                                                             (zext          ) [ 000000000000000000000]
logn_4                                                                   (load          ) [ 000000000000000000000]
zext_ln194_4                                                             (zext          ) [ 000000000000000000000]
logn_5                                                                   (load          ) [ 000000000000000000000]
zext_ln194_5                                                             (zext          ) [ 000000000000000000000]
logn_6                                                                   (load          ) [ 000000000000000000000]
zext_ln194_6                                                             (zext          ) [ 000000000000000000000]
add_ln209                                                                (add           ) [ 000000000000000000000]
add_ln209_1                                                              (add           ) [ 000000000000000000000]
zext_ln209                                                               (zext          ) [ 000000000000000000000]
add_ln209_2                                                              (add           ) [ 000000000000000000000]
add_ln209_3                                                              (add           ) [ 000000000000000000000]
add_ln209_4                                                              (add           ) [ 000000000000000000000]
zext_ln209_1                                                             (zext          ) [ 000000000000000000000]
add_ln209_5                                                              (add           ) [ 000000000000000000000]
zext_ln209_2                                                             (zext          ) [ 000000000000000000000]
log_sum_1                                                                (add           ) [ 000000000000000000000]
zext_ln522                                                               (zext          ) [ 000000000000000000000]
mul_ln522                                                                (mul           ) [ 000000000000000000000]
lshr_ln                                                                  (partselect    ) [ 000000000000000000000]
shl_ln1                                                                  (bitconcatenate) [ 000000000000000000000]
zext_ln522_1                                                             (zext          ) [ 000000000000000000000]
sub_ln522                                                                (sub           ) [ 000000000000000000000]
lshr_ln522_1                                                             (partselect    ) [ 000000000000000000000]
shl_ln2                                                                  (bitconcatenate) [ 000000000000000000000]
sext_ln525                                                               (sext          ) [ 000000000000000000000]
sext_ln525_1                                                             (sext          ) [ 000000000000000000000]
add_ln525                                                                (add           ) [ 000000000000000000000]
zext_ln525                                                               (zext          ) [ 000000000000000000000]
add_ln525_1                                                              (add           ) [ 000000000000000000000]
log_base                                                                 (partselect    ) [ 010000000001000000000]
data_1                                                                   (bitcast       ) [ 000000000000000000000]
es_sign                                                                  (bitselect     ) [ 000000000000000000000]
es_exp                                                                   (partselect    ) [ 010000000000100000000]
es_sig                                                                   (trunc         ) [ 000000000000000000000]
zext_ln486_1                                                             (zext          ) [ 000000000000000000000]
m_exp                                                                    (add           ) [ 010000000000100000000]
y_is_0                                                                   (icmp          ) [ 000000000000000000000]
xor_ln341                                                                (xor           ) [ 000000000000000000000]
x_is_p1                                                                  (and           ) [ 000000000000000000000]
x_is_n1                                                                  (and           ) [ 010000000000111111111]
icmp_ln18                                                                (icmp          ) [ 000000000000000000000]
icmp_ln18_1                                                              (icmp          ) [ 000000000000000000000]
y_is_inf                                                                 (and           ) [ 000000000000000000000]
icmp_ln18_2                                                              (icmp          ) [ 000000000000000000000]
y_is_NaN                                                                 (and           ) [ 000000000000000000000]
x_is_NaN                                                                 (and           ) [ 000000000000000000000]
x_is_inf                                                                 (and           ) [ 000000000000000000000]
or_ln357                                                                 (or            ) [ 000000000000000000000]
xor_ln357                                                                (xor           ) [ 000000000000000000000]
x_is_neg                                                                 (and           ) [ 010000000000100000000]
icmp_ln372                                                               (icmp          ) [ 000000000000000000000]
tmp_1                                                                    (bitselect     ) [ 010000000000100000000]
es_exp_cast                                                              (partselect    ) [ 000000000000000000000]
add_ln373                                                                (add           ) [ 000000000000000000000]
zext_ln373                                                               (zext          ) [ 000000000000000000000]
lshr_ln373                                                               (lshr          ) [ 000000000000000000000]
and_ln373_1                                                              (and           ) [ 000000000000000000000]
icmp_ln373                                                               (icmp          ) [ 000000000000000000000]
or_ln373                                                                 (or            ) [ 000000000000000000000]
xor_ln373                                                                (xor           ) [ 000000000000000000000]
sel_tmp3                                                                 (bitconcatenate) [ 000000000000000000000]
y_is_int                                                                 (sparsemux     ) [ 000000000000000000000]
and_ln378                                                                (and           ) [ 000000000000000000000]
or_ln378                                                                 (or            ) [ 000000000000000000000]
or_ln378_1                                                               (or            ) [ 010000000000111111111]
or_ln386                                                                 (or            ) [ 000000000000000000000]
xor_ln386                                                                (xor           ) [ 000000000000000000000]
and_ln386                                                                (and           ) [ 000000000000000000000]
or_ln386_1                                                               (or            ) [ 000000000000000000000]
or_ln386_2                                                               (or            ) [ 010000000000111111111]
y_is_pos                                                                 (xor           ) [ 000000000000000000000]
y_is_pinf                                                                (and           ) [ 000000000000000000000]
y_is_ninf                                                                (and           ) [ 000000000000000000000]
x_abs_greater_1                                                          (xor           ) [ 000000000000000000000]
sub_ln422                                                                (sub           ) [ 000000000000000000000]
sext_ln422                                                               (sext          ) [ 000000000000000000000]
y_is_odd                                                                 (bitselect     ) [ 010000000000100000000]
and_ln431                                                                (and           ) [ 000000000000000000000]
and_ln431_1                                                              (and           ) [ 000000000000000000000]
and_ln431_2                                                              (and           ) [ 000000000000000000000]
and_ln431_3                                                              (and           ) [ 000000000000000000000]
or_ln431                                                                 (or            ) [ 000000000000000000000]
or_ln431_1                                                               (or            ) [ 000000000000000000000]
or_ln431_2                                                               (or            ) [ 010000000000111111111]
and_ln438                                                                (and           ) [ 000000000000000000000]
and_ln438_1                                                              (and           ) [ 000000000000000000000]
and_ln438_2                                                              (and           ) [ 000000000000000000000]
and_ln438_3                                                              (and           ) [ 000000000000000000000]
or_ln438                                                                 (or            ) [ 000000000000000000000]
or_ln438_1                                                               (or            ) [ 000000000000000000000]
or_ln438_2                                                               (or            ) [ 010000000000111111111]
e_frac                                                                   (bitconcatenate) [ 000000000000000000000]
zext_ln532                                                               (zext          ) [ 000000000000000000000]
e_frac_1                                                                 (sub           ) [ 000000000000000000000]
e_frac_2                                                                 (select        ) [ 000000000000000000000]
sext_ln539                                                               (sext          ) [ 000000000000000000000]
sext_ln539_1                                                             (sext          ) [ 000000000000000000000]
m_frac_l                                                                 (mul           ) [ 010000000000100000000]
tmp_30                                                                   (bitselect     ) [ 010000000000111111111]
icmp_ln421                                                               (icmp          ) [ 000000000000000000000]
icmp_ln422                                                               (icmp          ) [ 010000000000011111111]
icmp_ln422_1                                                             (icmp          ) [ 000000000000000000000]
xor_ln421                                                                (xor           ) [ 000000000000000000000]
and_ln422                                                                (and           ) [ 000000000000000000000]
and_ln422_1                                                              (and           ) [ 000000000000000000000]
sel_tmp7                                                                 (bitconcatenate) [ 000000000000000000000]
y_is_odd_1                                                               (sparsemux     ) [ 000000000000000000000]
r_sign                                                                   (and           ) [ 010000000000011111111]
sub_ln545                                                                (sub           ) [ 000000000000000000000]
sext_ln545                                                               (sext          ) [ 000000000000000000000]
select_ln545                                                             (select        ) [ 000000000000000000000]
sext_ln545_1                                                             (sext          ) [ 000000000000000000000]
zext_ln545                                                               (zext          ) [ 000000000000000000000]
ashr_ln545                                                               (ashr          ) [ 000000000000000000000]
shl_ln545                                                                (shl           ) [ 000000000000000000000]
trunc_ln545                                                              (trunc         ) [ 000000000000000000000]
trunc_ln545_1                                                            (trunc         ) [ 000000000000000000000]
m_fix_l                                                                  (select        ) [ 000000000000000000000]
zext_ln546                                                               (zext          ) [ 000000000000000000000]
shl_ln546                                                                (shl           ) [ 000000000000000000000]
ashr_ln546                                                               (ashr          ) [ 000000000000000000000]
m_fix_back                                                               (select        ) [ 000000000000000000000]
sext_ln552                                                               (sext          ) [ 000000000000000000000]
zext_ln552                                                               (zext          ) [ 000000000000000000000]
shl_ln552                                                                (shl           ) [ 000000000000000000000]
tmp_22                                                                   (bitselect     ) [ 000000000000000000000]
select_ln553                                                             (select        ) [ 000000000000000000000]
sext_ln553                                                               (sext          ) [ 000000000000000000000]
zext_ln553                                                               (zext          ) [ 000000000000000000000]
shl_ln553                                                                (shl           ) [ 000000000000000000000]
ashr_ln553                                                               (ashr          ) [ 000000000000000000000]
select_ln553_1                                                           (select        ) [ 000000000000000000000]
m_fix_0_in_in_v_v                                                        (select        ) [ 000000000000000000000]
empty                                                                    (trunc         ) [ 000000000000000000000]
zext_ln549                                                               (zext          ) [ 000000000000000000000]
m_fix                                                                    (partselect    ) [ 010000000000011110000]
m_fix_hi                                                                 (partselect    ) [ 000000000000000000000]
tmp_23                                                                   (bitselect     ) [ 010000000000011000000]
sext_ln563                                                               (sext          ) [ 010000000000011000000]
sext_ln628                                                               (sext          ) [ 000000000000000000000]
icmp_ln628                                                               (icmp          ) [ 010000000000011111111]
mul_ln563                                                                (mul           ) [ 010000000000000100000]
shl_ln3                                                                  (bitconcatenate) [ 000000000000000000000]
sext_ln563_1                                                             (sext          ) [ 010000000000000100000]
add_ln563                                                                (add           ) [ 000000000000000000000]
tmp_9_cast                                                               (partselect    ) [ 000000000000000000000]
tmp_24                                                                   (bitselect     ) [ 000000000000000000000]
trunc_ln563                                                              (trunc         ) [ 000000000000000000000]
icmp_ln563                                                               (icmp          ) [ 000000000000000000000]
add_ln563_1                                                              (add           ) [ 000000000000000000000]
select_ln563                                                             (select        ) [ 000000000000000000000]
r_exp                                                                    (select        ) [ 010000000000000011110]
sext_ln568                                                               (sext          ) [ 000000000000000000000]
mul_ln568                                                                (mul           ) [ 000000000000000000000]
m_fix_a                                                                  (partselect    ) [ 000000000000000000000]
sub_ln574                                                                (sub           ) [ 000000000000000000000]
m_diff_hi                                                                (partselect    ) [ 010000000000000001100]
Z2                                                                       (partselect    ) [ 010000000000000001100]
Z3                                                                       (partselect    ) [ 010000000000000001000]
Z4                                                                       (trunc         ) [ 010000000000000001000]
Z4_ind                                                                   (partselect    ) [ 000000000000000000000]
zext_ln249                                                               (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr           (getelementptr ) [ 010000000000000001000]
zext_ln254                                                               (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1         (getelementptr ) [ 010000000000000001000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load           (load          ) [ 000000000000000000000]
f_Z4                                                                     (partselect    ) [ 000000000000000000000]
zext_ln250                                                               (zext          ) [ 000000000000000000000]
zext_ln250_1                                                             (zext          ) [ 000000000000000000000]
exp_Z4_m_1                                                               (add           ) [ 000000000000000000000]
f_Z3                                                                     (load          ) [ 000000000000000000000]
exp_Z3_m_1                                                               (bitconcatenate) [ 010000000000000000100]
zext_ln258                                                               (zext          ) [ 000000000000000000000]
zext_ln258_1                                                             (zext          ) [ 000000000000000000000]
mul_ln258                                                                (mul           ) [ 000000000000000000000]
tmp_25                                                                   (partselect    ) [ 000000000000000000000]
zext_ln261_1                                                             (zext          ) [ 000000000000000000000]
add_ln261                                                                (add           ) [ 010000000000000000100]
zext_ln273                                                               (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr           (getelementptr ) [ 010000000000000000100]
zext_ln611                                                               (zext          ) [ 000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr         (getelementptr ) [ 010000000000000000010]
zext_ln255                                                               (zext          ) [ 000000000000000000000]
zext_ln261                                                               (zext          ) [ 000000000000000000000]
exp_Z2P_m_1                                                              (add           ) [ 000000000000000000000]
f_Z2                                                                     (load          ) [ 000000000000000000000]
tmp_26                                                                   (partselect    ) [ 000000000000000000000]
exp_Z2_m_1                                                               (bitconcatenate) [ 000000000000000000000]
zext_ln277                                                               (zext          ) [ 000000000000000000000]
zext_ln277_1                                                             (zext          ) [ 000000000000000000000]
mul_ln277                                                                (mul           ) [ 000000000000000000000]
and_ln                                                                   (bitconcatenate) [ 000000000000000000000]
zext_ln280                                                               (zext          ) [ 000000000000000000000]
tmp_27                                                                   (partselect    ) [ 000000000000000000000]
zext_ln280_2                                                             (zext          ) [ 000000000000000000000]
add_ln280                                                                (add           ) [ 000000000000000000000]
zext_ln280_1                                                             (zext          ) [ 000000000000000000000]
exp_Z1P_m_1_l                                                            (add           ) [ 000000000000000000000]
exp_Z1P_m_1                                                              (partselect    ) [ 010000000000000000010]
exp_Z1                                                                   (load          ) [ 000000000000000000000]
exp_Z1_hi                                                                (partselect    ) [ 000000000000000000000]
add_ln616                                                                (add           ) [ 000000000000000000000]
zext_ln616                                                               (zext          ) [ 000000000000000000000]
zext_ln616_1                                                             (zext          ) [ 000000000000000000000]
mul_ln616                                                                (mul           ) [ 000000000000000000000]
shl_ln4                                                                  (bitconcatenate) [ 000000000000000000000]
zext_ln616_2                                                             (zext          ) [ 000000000000000000000]
add_ln616_1                                                              (add           ) [ 000000000000000000000]
tmp_28                                                                   (bitselect     ) [ 000000000000000000000]
r_exp_1                                                                  (add           ) [ 000000000000000000000]
r_exp_2                                                                  (select        ) [ 000000000000000000000]
tmp_29                                                                   (partselect    ) [ 000000000000000000000]
icmp_ln628_1                                                             (icmp          ) [ 010000000000000000001]
icmp_ln645                                                               (icmp          ) [ 010000000000000000001]
tmp_3                                                                    (partselect    ) [ 000000000000000000000]
tmp_12                                                                   (partselect    ) [ 000000000000000000000]
out_sig                                                                  (select        ) [ 010000000000000000001]
trunc_ln657                                                              (trunc         ) [ 010000000000000000001]
specpipeline_ln293                                                       (specpipeline  ) [ 000000000000000000000]
t                                                                        (bitconcatenate) [ 000000000000000000000]
bitcast_ln497                                                            (bitcast       ) [ 000000000000000000000]
xor_ln431                                                                (xor           ) [ 000000000000000000000]
xor_ln438                                                                (xor           ) [ 000000000000000000000]
t_1                                                                      (bitconcatenate) [ 000000000000000000000]
bitcast_ln497_1                                                          (bitcast       ) [ 000000000000000000000]
t_2                                                                      (bitconcatenate) [ 000000000000000000000]
bitcast_ln497_2                                                          (bitcast       ) [ 000000000000000000000]
and_ln628                                                                (and           ) [ 000000000000000000000]
or_ln628                                                                 (or            ) [ 000000000000000000000]
out_exp                                                                  (add           ) [ 000000000000000000000]
t_3                                                                      (bitconcatenate) [ 000000000000000000000]
bitcast_ln497_3                                                          (bitcast       ) [ 000000000000000000000]
or_ln386_3                                                               (or            ) [ 000000000000000000000]
xor_ln386_1                                                              (xor           ) [ 000000000000000000000]
and_ln342                                                                (and           ) [ 000000000000000000000]
xor_ln386_2                                                              (xor           ) [ 000000000000000000000]
and_ln386_1                                                              (and           ) [ 000000000000000000000]
xor_ln342                                                                (xor           ) [ 000000000000000000000]
and_ln342_1                                                              (and           ) [ 000000000000000000000]
and_ln431_4                                                              (and           ) [ 000000000000000000000]
and_ln431_5                                                              (and           ) [ 000000000000000000000]
and_ln438_4                                                              (and           ) [ 000000000000000000000]
and_ln438_5                                                              (and           ) [ 000000000000000000000]
and_ln628_1                                                              (and           ) [ 000000000000000000000]
and_ln629                                                                (and           ) [ 000000000000000000000]
xor_ln629                                                                (xor           ) [ 000000000000000000000]
and_ln629_1                                                              (and           ) [ 000000000000000000000]
xor_ln628                                                                (xor           ) [ 000000000000000000000]
and_ln645                                                                (and           ) [ 000000000000000000000]
and_ln645_1                                                              (and           ) [ 000000000000000000000]
sel_tmp                                                                  (bitconcatenate) [ 000000000000000000000]
retval_2                                                                 (sparsemux     ) [ 000000000000000000000]
ret_ln661                                                                (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i70.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i1.i74"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i1.i75"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i80"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i1.i95"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i1.i109"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i97.i11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i92.i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i87.i21"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i82.i26"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i117.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i131.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_415"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.9double.double.i8"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="424" class="1004" name="exp_read_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="base_read_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="109" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="8"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="105" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="102" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_1/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="97" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_2/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="92" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_3/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="87" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_access_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_4/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="82" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_5/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="77" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_6/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="26" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr/16 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="0"/>
<pin id="565" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="566" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="567" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="26" slack="0"/>
<pin id="568" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load/16 f_Z3/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="26" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1/16 "/>
</bind>
</comp>

<comp id="578" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="42" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/17 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/17 "/>
</bind>
</comp>

<comp id="591" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="58" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="Elog2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="0" index="1" bw="80" slack="0"/>
<pin id="607" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mul_ln568_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="71" slack="0"/>
<pin id="612" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/16 "/>
</bind>
</comp>

<comp id="614" class="1004" name="mul_ln522_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="40" slack="0"/>
<pin id="616" dir="0" index="1" bw="40" slack="0"/>
<pin id="617" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln522/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mul_ln258_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="43" slack="0"/>
<pin id="620" dir="0" index="1" bw="36" slack="0"/>
<pin id="621" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln258/17 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mul_ln277_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="49" slack="0"/>
<pin id="624" dir="0" index="1" bw="44" slack="0"/>
<pin id="625" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln277/18 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mul_ln616_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="50" slack="0"/>
<pin id="628" dir="0" index="1" bw="50" slack="0"/>
<pin id="629" dir="1" index="2" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln616/19 "/>
</bind>
</comp>

<comp id="630" class="1004" name="mul_ln516_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="54" slack="0"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="mul_ln44_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="73" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="mul_ln44_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="77" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_6/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="m_frac_l_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="78" slack="0"/>
<pin id="644" dir="0" index="1" bw="54" slack="0"/>
<pin id="645" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="mul_ln44_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="82" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_5/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="mul_ln44_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="83" slack="0"/>
<pin id="652" dir="0" index="1" bw="6" slack="0"/>
<pin id="653" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_2/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="mul_ln44_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="87" slack="0"/>
<pin id="656" dir="0" index="1" bw="6" slack="0"/>
<pin id="657" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_4/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mul_ln44_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="92" slack="0"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_3/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="data_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="bs_exp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="bs_sig_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="index0_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln502_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln340_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="52" slack="1"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340_1/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln18_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="52" slack="1"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_4/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="b_frac_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="54" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="0" index="2" bw="52" slack="1"/>
<pin id="723" dir="0" index="3" bw="1" slack="0"/>
<pin id="724" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="b_frac_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="53" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="52" slack="1"/>
<pin id="732" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac_1/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln485_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="53" slack="0"/>
<pin id="737" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="b_frac_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="53" slack="0"/>
<pin id="742" dir="0" index="2" bw="54" slack="0"/>
<pin id="743" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_2/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln516_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="0"/>
<pin id="749" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="a_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="54" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="0" index="3" bw="7" slack="0"/>
<pin id="757" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln39_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="54" slack="0"/>
<pin id="764" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="54" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="z1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="71" slack="0"/>
<pin id="776" dir="0" index="1" bw="54" slack="1"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_s_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="70" slack="0"/>
<pin id="783" dir="0" index="1" bw="54" slack="1"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln42_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="70" slack="0"/>
<pin id="790" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln42_2_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="75" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="70" slack="0"/>
<pin id="796" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln42_2_cast/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln42_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="71" slack="0"/>
<pin id="802" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_4_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="76" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="0" index="2" bw="71" slack="0"/>
<pin id="808" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln42_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="75" slack="0"/>
<pin id="814" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln42_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="76" slack="0"/>
<pin id="819" dir="0" index="2" bw="75" slack="0"/>
<pin id="820" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="shl_ln_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="75" slack="0"/>
<pin id="825" dir="0" index="1" bw="50" slack="1"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln44_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="75" slack="0"/>
<pin id="832" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln44_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="75" slack="0"/>
<pin id="836" dir="0" index="1" bw="76" slack="0"/>
<pin id="837" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln44_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="mul_ln44_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="71" slack="0"/>
<pin id="845" dir="0" index="1" bw="4" slack="0"/>
<pin id="846" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln44_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="75" slack="0"/>
<pin id="851" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sub_ln44_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="76" slack="0"/>
<pin id="855" dir="0" index="1" bw="75" slack="0"/>
<pin id="856" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="z2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="73" slack="0"/>
<pin id="861" dir="0" index="1" bw="76" slack="0"/>
<pin id="862" dir="0" index="2" bw="3" slack="0"/>
<pin id="863" dir="0" index="3" bw="8" slack="0"/>
<pin id="864" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="a_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="0" index="1" bw="76" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="0"/>
<pin id="873" dir="0" index="3" bw="8" slack="0"/>
<pin id="874" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_7_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="67" slack="0"/>
<pin id="881" dir="0" index="1" bw="76" slack="0"/>
<pin id="882" dir="0" index="2" bw="3" slack="0"/>
<pin id="883" dir="0" index="3" bw="8" slack="0"/>
<pin id="884" dir="1" index="4" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln40_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="73" slack="1"/>
<pin id="891" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="eZ_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="81" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="0" index="2" bw="73" slack="0"/>
<pin id="896" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="shl_ln44_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="81" slack="0"/>
<pin id="902" dir="0" index="1" bw="67" slack="1"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_1/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln44_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="81" slack="0"/>
<pin id="909" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln44_4_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="81" slack="0"/>
<pin id="913" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln44_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="81" slack="0"/>
<pin id="917" dir="0" index="1" bw="81" slack="0"/>
<pin id="918" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln44_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="1"/>
<pin id="923" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln44_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="73" slack="1"/>
<pin id="927" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="shl_ln44_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="80" slack="0"/>
<pin id="931" dir="0" index="1" bw="79" slack="0"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_2/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln44_7_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="80" slack="0"/>
<pin id="939" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sub_ln44_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="82" slack="0"/>
<pin id="943" dir="0" index="1" bw="80" slack="0"/>
<pin id="944" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_1/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="a_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="0"/>
<pin id="949" dir="0" index="1" bw="82" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="0"/>
<pin id="951" dir="0" index="3" bw="8" slack="0"/>
<pin id="952" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln39_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="82" slack="0"/>
<pin id="959" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="z3_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="83" slack="0"/>
<pin id="963" dir="0" index="1" bw="82" slack="1"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln40_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="83" slack="0"/>
<pin id="970" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="eZ_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="96" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="0" index="2" bw="83" slack="0"/>
<pin id="976" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="shl_ln44_4_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="101" slack="0"/>
<pin id="982" dir="0" index="1" bw="76" slack="1"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_4/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln44_8_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="101" slack="0"/>
<pin id="989" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_8/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln44_9_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="96" slack="0"/>
<pin id="993" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_9/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln44_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="101" slack="0"/>
<pin id="997" dir="0" index="1" bw="96" slack="0"/>
<pin id="998" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln44_10_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="6" slack="1"/>
<pin id="1003" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_10/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln44_11_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="83" slack="0"/>
<pin id="1007" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_11/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="shl_ln44_5_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="95" slack="0"/>
<pin id="1012" dir="0" index="1" bw="89" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_5/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln44_12_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="95" slack="0"/>
<pin id="1020" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_12/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sub_ln44_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="102" slack="0"/>
<pin id="1024" dir="0" index="1" bw="95" slack="0"/>
<pin id="1025" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_2/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="z4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="92" slack="0"/>
<pin id="1030" dir="0" index="1" bw="102" slack="0"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="8" slack="0"/>
<pin id="1033" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_8_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="86" slack="0"/>
<pin id="1040" dir="0" index="1" bw="102" slack="0"/>
<pin id="1041" dir="0" index="2" bw="5" slack="0"/>
<pin id="1042" dir="0" index="3" bw="8" slack="0"/>
<pin id="1043" dir="1" index="4" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_9_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="0"/>
<pin id="1050" dir="0" index="1" bw="102" slack="0"/>
<pin id="1051" dir="0" index="2" bw="8" slack="0"/>
<pin id="1052" dir="0" index="3" bw="8" slack="0"/>
<pin id="1053" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln40_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="92" slack="1"/>
<pin id="1060" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="eZ_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="110" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="0" index="2" bw="92" slack="0"/>
<pin id="1065" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="shl_ln44_6_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="120" slack="0"/>
<pin id="1071" dir="0" index="1" bw="86" slack="1"/>
<pin id="1072" dir="0" index="2" bw="1" slack="0"/>
<pin id="1073" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_6/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln44_13_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="120" slack="0"/>
<pin id="1078" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_13/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln44_14_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="110" slack="0"/>
<pin id="1082" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_14/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln44_3_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="120" slack="0"/>
<pin id="1086" dir="0" index="1" bw="110" slack="0"/>
<pin id="1087" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_3/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln44_15_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="1"/>
<pin id="1092" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_15/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln44_16_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="92" slack="1"/>
<pin id="1096" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_16/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="shl_ln44_7_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="108" slack="0"/>
<pin id="1100" dir="0" index="1" bw="97" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_7/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln44_17_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="108" slack="0"/>
<pin id="1108" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_17/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sub_ln44_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="121" slack="0"/>
<pin id="1112" dir="0" index="1" bw="108" slack="0"/>
<pin id="1113" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_3/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_10_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="87" slack="0"/>
<pin id="1118" dir="0" index="1" bw="121" slack="0"/>
<pin id="1119" dir="0" index="2" bw="7" slack="0"/>
<pin id="1120" dir="0" index="3" bw="8" slack="0"/>
<pin id="1121" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_11_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="81" slack="0"/>
<pin id="1128" dir="0" index="1" bw="121" slack="0"/>
<pin id="1129" dir="0" index="2" bw="7" slack="0"/>
<pin id="1130" dir="0" index="3" bw="8" slack="0"/>
<pin id="1131" dir="1" index="4" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_13_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="6" slack="0"/>
<pin id="1138" dir="0" index="1" bw="121" slack="0"/>
<pin id="1139" dir="0" index="2" bw="8" slack="0"/>
<pin id="1140" dir="0" index="3" bw="8" slack="0"/>
<pin id="1141" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln40_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="87" slack="1"/>
<pin id="1148" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/7 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="eZ_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="110" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="0" index="2" bw="87" slack="0"/>
<pin id="1153" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/7 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="shl_ln44_8_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="125" slack="0"/>
<pin id="1159" dir="0" index="1" bw="81" slack="1"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_8/7 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln44_18_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="125" slack="0"/>
<pin id="1166" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_18/7 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="zext_ln44_19_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="110" slack="0"/>
<pin id="1170" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_19/7 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln44_4_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="125" slack="0"/>
<pin id="1174" dir="0" index="1" bw="110" slack="0"/>
<pin id="1175" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_4/7 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln44_20_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="1"/>
<pin id="1180" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_20/7 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln44_21_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="87" slack="1"/>
<pin id="1184" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_21/7 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="shl_ln44_9_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="108" slack="0"/>
<pin id="1188" dir="0" index="1" bw="92" slack="0"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_9/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln44_22_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="108" slack="0"/>
<pin id="1196" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_22/7 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="sub_ln44_4_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="126" slack="0"/>
<pin id="1200" dir="0" index="1" bw="108" slack="0"/>
<pin id="1201" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_4/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_14_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="82" slack="0"/>
<pin id="1206" dir="0" index="1" bw="126" slack="0"/>
<pin id="1207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1209" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_15_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="76" slack="0"/>
<pin id="1216" dir="0" index="1" bw="126" slack="0"/>
<pin id="1217" dir="0" index="2" bw="7" slack="0"/>
<pin id="1218" dir="0" index="3" bw="8" slack="0"/>
<pin id="1219" dir="1" index="4" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_16_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="0"/>
<pin id="1226" dir="0" index="1" bw="126" slack="0"/>
<pin id="1227" dir="0" index="2" bw="8" slack="0"/>
<pin id="1228" dir="0" index="3" bw="8" slack="0"/>
<pin id="1229" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="zext_ln40_4_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="82" slack="1"/>
<pin id="1236" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/8 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="eZ_4_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="110" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="0" index="2" bw="82" slack="0"/>
<pin id="1241" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/8 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="shl_ln44_s_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="130" slack="0"/>
<pin id="1247" dir="0" index="1" bw="76" slack="1"/>
<pin id="1248" dir="0" index="2" bw="1" slack="0"/>
<pin id="1249" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_s/8 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="zext_ln44_23_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="130" slack="0"/>
<pin id="1254" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_23/8 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="zext_ln44_24_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="110" slack="0"/>
<pin id="1258" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_24/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln44_5_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="130" slack="0"/>
<pin id="1262" dir="0" index="1" bw="110" slack="0"/>
<pin id="1263" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_5/8 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="zext_ln44_25_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="6" slack="1"/>
<pin id="1268" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_25/8 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln44_26_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="82" slack="1"/>
<pin id="1272" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_26/8 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="shl_ln44_3_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="108" slack="0"/>
<pin id="1276" dir="0" index="1" bw="87" slack="0"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_3/8 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="zext_ln44_27_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="108" slack="0"/>
<pin id="1284" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_27/8 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="sub_ln44_5_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="131" slack="0"/>
<pin id="1288" dir="0" index="1" bw="108" slack="0"/>
<pin id="1289" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_5/8 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_17_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="77" slack="0"/>
<pin id="1294" dir="0" index="1" bw="131" slack="0"/>
<pin id="1295" dir="0" index="2" bw="7" slack="0"/>
<pin id="1296" dir="0" index="3" bw="9" slack="0"/>
<pin id="1297" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_18_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="71" slack="0"/>
<pin id="1304" dir="0" index="1" bw="131" slack="0"/>
<pin id="1305" dir="0" index="2" bw="7" slack="0"/>
<pin id="1306" dir="0" index="3" bw="8" slack="0"/>
<pin id="1307" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_19_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="6" slack="0"/>
<pin id="1314" dir="0" index="1" bw="131" slack="0"/>
<pin id="1315" dir="0" index="2" bw="8" slack="0"/>
<pin id="1316" dir="0" index="3" bw="9" slack="0"/>
<pin id="1317" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="zext_ln46_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="4" slack="7"/>
<pin id="1324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/9 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="zext_ln46_1_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="6" slack="6"/>
<pin id="1328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/9 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="zext_ln46_2_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="6" slack="5"/>
<pin id="1332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/9 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="zext_ln46_3_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="6" slack="4"/>
<pin id="1336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/9 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="zext_ln46_4_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="6" slack="3"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/9 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln46_5_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="6" slack="2"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/9 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="zext_ln40_5_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="77" slack="1"/>
<pin id="1348" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/9 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="eZ_5_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="110" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="0"/>
<pin id="1352" dir="0" index="2" bw="77" slack="0"/>
<pin id="1353" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/9 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="shl_ln44_10_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="135" slack="0"/>
<pin id="1359" dir="0" index="1" bw="71" slack="1"/>
<pin id="1360" dir="0" index="2" bw="1" slack="0"/>
<pin id="1361" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_10/9 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln44_28_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="135" slack="0"/>
<pin id="1366" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_28/9 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln44_29_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="110" slack="0"/>
<pin id="1370" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_29/9 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="add_ln44_6_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="135" slack="0"/>
<pin id="1374" dir="0" index="1" bw="110" slack="0"/>
<pin id="1375" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_6/9 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="zext_ln44_30_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="1"/>
<pin id="1380" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_30/9 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln44_31_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="77" slack="1"/>
<pin id="1384" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_31/9 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="shl_ln44_11_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="108" slack="0"/>
<pin id="1388" dir="0" index="1" bw="82" slack="0"/>
<pin id="1389" dir="0" index="2" bw="1" slack="0"/>
<pin id="1390" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_11/9 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="zext_ln44_32_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="108" slack="0"/>
<pin id="1396" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_32/9 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="sub_ln44_6_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="136" slack="0"/>
<pin id="1400" dir="0" index="1" bw="108" slack="0"/>
<pin id="1401" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_6/9 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="zext_ln46_6_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="1"/>
<pin id="1406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/9 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_20_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="72" slack="0"/>
<pin id="1410" dir="0" index="1" bw="136" slack="0"/>
<pin id="1411" dir="0" index="2" bw="8" slack="0"/>
<pin id="1412" dir="0" index="3" bw="9" slack="0"/>
<pin id="1413" dir="1" index="4" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_21_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="40" slack="0"/>
<pin id="1420" dir="0" index="1" bw="136" slack="0"/>
<pin id="1421" dir="0" index="2" bw="8" slack="0"/>
<pin id="1422" dir="0" index="3" bw="9" slack="0"/>
<pin id="1423" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="zext_ln486_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="11" slack="9"/>
<pin id="1430" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/10 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="b_exp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="11" slack="0"/>
<pin id="1433" dir="0" index="1" bw="11" slack="0"/>
<pin id="1434" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/10 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="icmp_ln340_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="0"/>
<pin id="1439" dir="0" index="1" bw="1" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/10 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="x_is_1_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="1" slack="8"/>
<pin id="1446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/10 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="icmp_ln18_3_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="9"/>
<pin id="1450" dir="0" index="1" bw="1" slack="0"/>
<pin id="1451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_3/10 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="x_is_0_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="11" slack="9"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/10 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="tmp_2_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="0"/>
<pin id="1460" dir="0" index="1" bw="12" slack="0"/>
<pin id="1461" dir="0" index="2" bw="5" slack="0"/>
<pin id="1462" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="b_exp_1_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="11" slack="0"/>
<pin id="1468" dir="0" index="1" bw="11" slack="0"/>
<pin id="1469" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/10 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="b_exp_2_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="9"/>
<pin id="1474" dir="0" index="1" bw="12" slack="0"/>
<pin id="1475" dir="0" index="2" bw="12" slack="0"/>
<pin id="1476" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/10 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="sext_ln494_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="12" slack="0"/>
<pin id="1481" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494/10 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="zext_ln194_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="105" slack="0"/>
<pin id="1486" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/10 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="zext_ln194_1_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="102" slack="0"/>
<pin id="1490" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/10 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="zext_ln194_2_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="97" slack="0"/>
<pin id="1494" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_2/10 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="zext_ln194_3_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="92" slack="0"/>
<pin id="1498" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_3/10 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="zext_ln194_4_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="87" slack="0"/>
<pin id="1502" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_4/10 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="zext_ln194_5_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="82" slack="0"/>
<pin id="1506" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_5/10 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="zext_ln194_6_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="77" slack="0"/>
<pin id="1510" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_6/10 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="add_ln209_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="105" slack="0"/>
<pin id="1514" dir="0" index="1" bw="109" slack="0"/>
<pin id="1515" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/10 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="add_ln209_1_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="102" slack="0"/>
<pin id="1520" dir="0" index="1" bw="97" slack="0"/>
<pin id="1521" dir="1" index="2" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/10 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="zext_ln209_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="103" slack="0"/>
<pin id="1526" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/10 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="add_ln209_2_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="103" slack="0"/>
<pin id="1530" dir="0" index="1" bw="109" slack="0"/>
<pin id="1531" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/10 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="add_ln209_3_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="92" slack="0"/>
<pin id="1536" dir="0" index="1" bw="87" slack="0"/>
<pin id="1537" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/10 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="add_ln209_4_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="82" slack="0"/>
<pin id="1542" dir="0" index="1" bw="77" slack="0"/>
<pin id="1543" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/10 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="zext_ln209_1_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="83" slack="0"/>
<pin id="1548" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/10 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="add_ln209_5_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="83" slack="0"/>
<pin id="1552" dir="0" index="1" bw="93" slack="0"/>
<pin id="1553" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/10 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="zext_ln209_2_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="93" slack="0"/>
<pin id="1558" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/10 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="log_sum_1_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="93" slack="0"/>
<pin id="1562" dir="0" index="1" bw="109" slack="0"/>
<pin id="1563" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_1/10 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="zext_ln522_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="40" slack="1"/>
<pin id="1568" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/10 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="lshr_ln_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="78" slack="0"/>
<pin id="1573" dir="0" index="1" bw="79" slack="0"/>
<pin id="1574" dir="0" index="2" bw="1" slack="0"/>
<pin id="1575" dir="0" index="3" bw="8" slack="0"/>
<pin id="1576" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="shl_ln1_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="117" slack="0"/>
<pin id="1583" dir="0" index="1" bw="72" slack="1"/>
<pin id="1584" dir="0" index="2" bw="1" slack="0"/>
<pin id="1585" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="zext_ln522_1_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="78" slack="0"/>
<pin id="1590" dir="1" index="1" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_1/10 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="sub_ln522_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="117" slack="0"/>
<pin id="1594" dir="0" index="1" bw="78" slack="0"/>
<pin id="1595" dir="1" index="2" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln522/10 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="lshr_ln522_1_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="72" slack="0"/>
<pin id="1600" dir="0" index="1" bw="117" slack="0"/>
<pin id="1601" dir="0" index="2" bw="7" slack="0"/>
<pin id="1602" dir="0" index="3" bw="8" slack="0"/>
<pin id="1603" dir="1" index="4" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln522_1/10 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="shl_ln2_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="120" slack="0"/>
<pin id="1610" dir="0" index="1" bw="90" slack="0"/>
<pin id="1611" dir="0" index="2" bw="1" slack="0"/>
<pin id="1612" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/10 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="sext_ln525_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="120" slack="0"/>
<pin id="1618" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/10 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="sext_ln525_1_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="109" slack="0"/>
<pin id="1622" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_1/10 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="add_ln525_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="120" slack="0"/>
<pin id="1626" dir="0" index="1" bw="109" slack="0"/>
<pin id="1627" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/10 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="zext_ln525_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="72" slack="0"/>
<pin id="1632" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/10 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="add_ln525_1_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="121" slack="0"/>
<pin id="1636" dir="0" index="1" bw="72" slack="0"/>
<pin id="1637" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_1/10 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="log_base_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="78" slack="0"/>
<pin id="1642" dir="0" index="1" bw="121" slack="0"/>
<pin id="1643" dir="0" index="2" bw="7" slack="0"/>
<pin id="1644" dir="0" index="3" bw="8" slack="0"/>
<pin id="1645" dir="1" index="4" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log_base/10 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="data_1_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="64" slack="10"/>
<pin id="1652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/11 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="es_sign_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="0"/>
<pin id="1655" dir="0" index="1" bw="64" slack="0"/>
<pin id="1656" dir="0" index="2" bw="7" slack="0"/>
<pin id="1657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/11 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="es_exp_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="11" slack="0"/>
<pin id="1663" dir="0" index="1" bw="64" slack="0"/>
<pin id="1664" dir="0" index="2" bw="7" slack="0"/>
<pin id="1665" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/11 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="es_sig_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="64" slack="0"/>
<pin id="1671" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/11 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="zext_ln486_1_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="11" slack="0"/>
<pin id="1675" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/11 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="m_exp_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="11" slack="0"/>
<pin id="1679" dir="0" index="1" bw="11" slack="0"/>
<pin id="1680" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/11 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="y_is_0_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="11" slack="0"/>
<pin id="1685" dir="0" index="1" bw="1" slack="0"/>
<pin id="1686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/11 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="xor_ln341_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="10"/>
<pin id="1691" dir="0" index="1" bw="1" slack="0"/>
<pin id="1692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln341/11 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="x_is_p1_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="1" slack="1"/>
<pin id="1696" dir="0" index="1" bw="1" slack="0"/>
<pin id="1697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/11 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="x_is_n1_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="0" index="1" bw="1" slack="10"/>
<pin id="1702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/11 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="icmp_ln18_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="11" slack="0"/>
<pin id="1705" dir="0" index="1" bw="1" slack="0"/>
<pin id="1706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/11 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="icmp_ln18_1_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="52" slack="0"/>
<pin id="1711" dir="0" index="1" bw="1" slack="0"/>
<pin id="1712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/11 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="y_is_inf_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="1" slack="0"/>
<pin id="1717" dir="0" index="1" bw="1" slack="0"/>
<pin id="1718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/11 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="icmp_ln18_2_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="52" slack="0"/>
<pin id="1723" dir="0" index="1" bw="1" slack="0"/>
<pin id="1724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/11 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="y_is_NaN_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="0"/>
<pin id="1729" dir="0" index="1" bw="1" slack="0"/>
<pin id="1730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/11 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="x_is_NaN_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="1" slack="1"/>
<pin id="1735" dir="0" index="1" bw="1" slack="9"/>
<pin id="1736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/11 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="x_is_inf_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="1"/>
<pin id="1739" dir="0" index="1" bw="1" slack="9"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/11 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="or_ln357_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="1"/>
<pin id="1743" dir="0" index="1" bw="1" slack="0"/>
<pin id="1744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/11 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="xor_ln357_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="0"/>
<pin id="1748" dir="0" index="1" bw="1" slack="0"/>
<pin id="1749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln357/11 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="x_is_neg_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="10"/>
<pin id="1754" dir="0" index="1" bw="1" slack="0"/>
<pin id="1755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/11 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="icmp_ln372_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="12" slack="0"/>
<pin id="1759" dir="0" index="1" bw="7" slack="0"/>
<pin id="1760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/11 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="tmp_1_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="12" slack="0"/>
<pin id="1766" dir="0" index="2" bw="5" slack="0"/>
<pin id="1767" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="es_exp_cast_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="6" slack="0"/>
<pin id="1773" dir="0" index="1" bw="64" slack="0"/>
<pin id="1774" dir="0" index="2" bw="7" slack="0"/>
<pin id="1775" dir="0" index="3" bw="7" slack="0"/>
<pin id="1776" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_cast/11 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="add_ln373_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="6" slack="0"/>
<pin id="1783" dir="0" index="1" bw="1" slack="0"/>
<pin id="1784" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/11 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="zext_ln373_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="6" slack="0"/>
<pin id="1789" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373/11 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="lshr_ln373_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="6" slack="0"/>
<pin id="1794" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln373/11 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="and_ln373_1_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="52" slack="0"/>
<pin id="1799" dir="0" index="1" bw="52" slack="0"/>
<pin id="1800" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln373_1/11 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="icmp_ln373_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="52" slack="0"/>
<pin id="1805" dir="0" index="1" bw="1" slack="0"/>
<pin id="1806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/11 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="or_ln373_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="0"/>
<pin id="1811" dir="0" index="1" bw="1" slack="0"/>
<pin id="1812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln373/11 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="xor_ln373_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="0"/>
<pin id="1817" dir="0" index="1" bw="1" slack="0"/>
<pin id="1818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln373/11 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="sel_tmp3_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="2" slack="0"/>
<pin id="1823" dir="0" index="1" bw="1" slack="0"/>
<pin id="1824" dir="0" index="2" bw="1" slack="0"/>
<pin id="1825" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp3/11 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="y_is_int_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="1" slack="0"/>
<pin id="1831" dir="0" index="1" bw="2" slack="0"/>
<pin id="1832" dir="0" index="2" bw="1" slack="0"/>
<pin id="1833" dir="0" index="3" bw="2" slack="0"/>
<pin id="1834" dir="0" index="4" bw="1" slack="0"/>
<pin id="1835" dir="0" index="5" bw="2" slack="0"/>
<pin id="1836" dir="0" index="6" bw="1" slack="0"/>
<pin id="1837" dir="0" index="7" bw="1" slack="0"/>
<pin id="1838" dir="0" index="8" bw="2" slack="0"/>
<pin id="1839" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_int/11 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="and_ln378_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="0"/>
<pin id="1851" dir="0" index="1" bw="1" slack="0"/>
<pin id="1852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln378/11 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="or_ln378_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="0"/>
<pin id="1857" dir="0" index="1" bw="1" slack="0"/>
<pin id="1858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/11 "/>
</bind>
</comp>

<comp id="1861" class="1004" name="or_ln378_1_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="1" slack="0"/>
<pin id="1863" dir="0" index="1" bw="1" slack="0"/>
<pin id="1864" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378_1/11 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="or_ln386_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="1" slack="0"/>
<pin id="1869" dir="0" index="1" bw="1" slack="0"/>
<pin id="1870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/11 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="xor_ln386_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="1" slack="0"/>
<pin id="1875" dir="0" index="1" bw="1" slack="0"/>
<pin id="1876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/11 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="and_ln386_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="0"/>
<pin id="1881" dir="0" index="1" bw="1" slack="0"/>
<pin id="1882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386/11 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="or_ln386_1_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="1" slack="0"/>
<pin id="1887" dir="0" index="1" bw="1" slack="0"/>
<pin id="1888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_1/11 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="or_ln386_2_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="0"/>
<pin id="1893" dir="0" index="1" bw="1" slack="0"/>
<pin id="1894" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_2/11 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="y_is_pos_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="1" slack="0"/>
<pin id="1899" dir="0" index="1" bw="1" slack="0"/>
<pin id="1900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_is_pos/11 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="y_is_pinf_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="0"/>
<pin id="1905" dir="0" index="1" bw="1" slack="0"/>
<pin id="1906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/11 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="y_is_ninf_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="0"/>
<pin id="1911" dir="0" index="1" bw="1" slack="0"/>
<pin id="1912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/11 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="x_abs_greater_1_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="1" slack="1"/>
<pin id="1917" dir="0" index="1" bw="1" slack="0"/>
<pin id="1918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_abs_greater_1/11 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="sub_ln422_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="12" slack="0"/>
<pin id="1922" dir="0" index="1" bw="11" slack="0"/>
<pin id="1923" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln422/11 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="sext_ln422_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="12" slack="0"/>
<pin id="1928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln422/11 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="y_is_odd_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="1" slack="0"/>
<pin id="1932" dir="0" index="1" bw="52" slack="0"/>
<pin id="1933" dir="0" index="2" bw="12" slack="0"/>
<pin id="1934" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_is_odd/11 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="and_ln431_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="1" slack="0"/>
<pin id="1940" dir="0" index="1" bw="1" slack="0"/>
<pin id="1941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/11 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="and_ln431_1_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="1"/>
<pin id="1946" dir="0" index="1" bw="1" slack="0"/>
<pin id="1947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/11 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="and_ln431_2_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="0"/>
<pin id="1951" dir="0" index="1" bw="1" slack="0"/>
<pin id="1952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_2/11 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="and_ln431_3_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="1" slack="1"/>
<pin id="1957" dir="0" index="1" bw="1" slack="0"/>
<pin id="1958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_3/11 "/>
</bind>
</comp>

<comp id="1960" class="1004" name="or_ln431_fu_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="1" slack="0"/>
<pin id="1962" dir="0" index="1" bw="1" slack="0"/>
<pin id="1963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/11 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="or_ln431_1_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="1" slack="0"/>
<pin id="1968" dir="0" index="1" bw="1" slack="0"/>
<pin id="1969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_1/11 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="or_ln431_2_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="0"/>
<pin id="1974" dir="0" index="1" bw="1" slack="0"/>
<pin id="1975" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_2/11 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="and_ln438_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="1" slack="1"/>
<pin id="1980" dir="0" index="1" bw="1" slack="0"/>
<pin id="1981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/11 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="and_ln438_1_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="1" slack="0"/>
<pin id="1985" dir="0" index="1" bw="1" slack="0"/>
<pin id="1986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/11 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="and_ln438_2_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="1" slack="1"/>
<pin id="1991" dir="0" index="1" bw="1" slack="0"/>
<pin id="1992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/11 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="and_ln438_3_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="1" slack="0"/>
<pin id="1996" dir="0" index="1" bw="1" slack="0"/>
<pin id="1997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_3/11 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="or_ln438_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="1" slack="0"/>
<pin id="2002" dir="0" index="1" bw="1" slack="0"/>
<pin id="2003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438/11 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="or_ln438_1_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="1" slack="0"/>
<pin id="2008" dir="0" index="1" bw="1" slack="0"/>
<pin id="2009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_1/11 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="or_ln438_2_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="0"/>
<pin id="2014" dir="0" index="1" bw="1" slack="0"/>
<pin id="2015" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_2/11 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="e_frac_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="53" slack="0"/>
<pin id="2020" dir="0" index="1" bw="1" slack="0"/>
<pin id="2021" dir="0" index="2" bw="52" slack="0"/>
<pin id="2022" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/11 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="zext_ln532_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="53" slack="0"/>
<pin id="2028" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/11 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="e_frac_1_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="1" slack="0"/>
<pin id="2032" dir="0" index="1" bw="53" slack="0"/>
<pin id="2033" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/11 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="e_frac_2_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="1" slack="0"/>
<pin id="2038" dir="0" index="1" bw="54" slack="0"/>
<pin id="2039" dir="0" index="2" bw="53" slack="0"/>
<pin id="2040" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/11 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="sext_ln539_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="78" slack="1"/>
<pin id="2046" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/11 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="sext_ln539_1_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="54" slack="0"/>
<pin id="2050" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/11 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="tmp_30_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="1" slack="0"/>
<pin id="2055" dir="0" index="1" bw="131" slack="0"/>
<pin id="2056" dir="0" index="2" bw="9" slack="0"/>
<pin id="2057" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="icmp_ln421_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="12" slack="1"/>
<pin id="2063" dir="0" index="1" bw="1" slack="0"/>
<pin id="2064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln421/12 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="icmp_ln422_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="12" slack="1"/>
<pin id="2068" dir="0" index="1" bw="1" slack="0"/>
<pin id="2069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/12 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="icmp_ln422_1_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="12" slack="1"/>
<pin id="2073" dir="0" index="1" bw="7" slack="0"/>
<pin id="2074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422_1/12 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="xor_ln421_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="0"/>
<pin id="2078" dir="0" index="1" bw="1" slack="0"/>
<pin id="2079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln421/12 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="and_ln422_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="1" slack="0"/>
<pin id="2084" dir="0" index="1" bw="1" slack="0"/>
<pin id="2085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422/12 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="and_ln422_1_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="1" slack="0"/>
<pin id="2090" dir="0" index="1" bw="1" slack="0"/>
<pin id="2091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422_1/12 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="sel_tmp7_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="2" slack="0"/>
<pin id="2096" dir="0" index="1" bw="1" slack="0"/>
<pin id="2097" dir="0" index="2" bw="1" slack="0"/>
<pin id="2098" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp7/12 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="y_is_odd_1_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="1" slack="0"/>
<pin id="2104" dir="0" index="1" bw="2" slack="0"/>
<pin id="2105" dir="0" index="2" bw="1" slack="0"/>
<pin id="2106" dir="0" index="3" bw="2" slack="0"/>
<pin id="2107" dir="0" index="4" bw="1" slack="1"/>
<pin id="2108" dir="0" index="5" bw="2" slack="0"/>
<pin id="2109" dir="0" index="6" bw="1" slack="0"/>
<pin id="2110" dir="0" index="7" bw="1" slack="0"/>
<pin id="2111" dir="0" index="8" bw="2" slack="0"/>
<pin id="2112" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_odd_1/12 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="r_sign_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="1" slack="1"/>
<pin id="2123" dir="0" index="1" bw="1" slack="0"/>
<pin id="2124" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/12 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="sub_ln545_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="11" slack="0"/>
<pin id="2128" dir="0" index="1" bw="11" slack="1"/>
<pin id="2129" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/12 "/>
</bind>
</comp>

<comp id="2131" class="1004" name="sext_ln545_fu_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="11" slack="0"/>
<pin id="2133" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/12 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="select_ln545_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="1" slack="1"/>
<pin id="2137" dir="0" index="1" bw="11" slack="0"/>
<pin id="2138" dir="0" index="2" bw="12" slack="1"/>
<pin id="2139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/12 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="sext_ln545_1_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="12" slack="0"/>
<pin id="2143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/12 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="zext_ln545_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="12" slack="0"/>
<pin id="2147" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/12 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="ashr_ln545_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="131" slack="1"/>
<pin id="2151" dir="0" index="1" bw="32" slack="0"/>
<pin id="2152" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/12 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="shl_ln545_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="131" slack="1"/>
<pin id="2156" dir="0" index="1" bw="32" slack="0"/>
<pin id="2157" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/12 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="trunc_ln545_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="131" slack="0"/>
<pin id="2161" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/12 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="trunc_ln545_1_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="131" slack="0"/>
<pin id="2165" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/12 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="m_fix_l_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="1" slack="1"/>
<pin id="2169" dir="0" index="1" bw="130" slack="0"/>
<pin id="2170" dir="0" index="2" bw="130" slack="0"/>
<pin id="2171" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/12 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="zext_ln546_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="12" slack="0"/>
<pin id="2176" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/12 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="shl_ln546_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="130" slack="0"/>
<pin id="2180" dir="0" index="1" bw="32" slack="0"/>
<pin id="2181" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/12 "/>
</bind>
</comp>

<comp id="2184" class="1004" name="ashr_ln546_fu_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="130" slack="0"/>
<pin id="2186" dir="0" index="1" bw="32" slack="0"/>
<pin id="2187" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/12 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="m_fix_back_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="1" slack="1"/>
<pin id="2192" dir="0" index="1" bw="130" slack="0"/>
<pin id="2193" dir="0" index="2" bw="130" slack="0"/>
<pin id="2194" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/12 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="sext_ln552_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="12" slack="1"/>
<pin id="2199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln552/12 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="zext_ln552_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="12" slack="0"/>
<pin id="2202" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/12 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="shl_ln552_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="131" slack="1"/>
<pin id="2206" dir="0" index="1" bw="32" slack="0"/>
<pin id="2207" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/12 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="tmp_22_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="1" slack="0"/>
<pin id="2211" dir="0" index="1" bw="11" slack="0"/>
<pin id="2212" dir="0" index="2" bw="5" slack="0"/>
<pin id="2213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="2217" class="1004" name="select_ln553_fu_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="1" slack="0"/>
<pin id="2219" dir="0" index="1" bw="12" slack="1"/>
<pin id="2220" dir="0" index="2" bw="11" slack="0"/>
<pin id="2221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/12 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="sext_ln553_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="12" slack="0"/>
<pin id="2226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/12 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="zext_ln553_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="12" slack="0"/>
<pin id="2230" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/12 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="shl_ln553_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="131" slack="1"/>
<pin id="2234" dir="0" index="1" bw="32" slack="0"/>
<pin id="2235" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/12 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="ashr_ln553_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="131" slack="1"/>
<pin id="2239" dir="0" index="1" bw="32" slack="0"/>
<pin id="2240" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/12 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="select_ln553_1_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="0"/>
<pin id="2244" dir="0" index="1" bw="131" slack="0"/>
<pin id="2245" dir="0" index="2" bw="131" slack="0"/>
<pin id="2246" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/12 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="m_fix_0_in_in_v_v_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="1" slack="1"/>
<pin id="2252" dir="0" index="1" bw="131" slack="0"/>
<pin id="2253" dir="0" index="2" bw="131" slack="0"/>
<pin id="2254" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_0_in_in_v_v/12 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="empty_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="131" slack="0"/>
<pin id="2259" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="zext_ln549_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="130" slack="0"/>
<pin id="2263" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/12 "/>
</bind>
</comp>

<comp id="2265" class="1004" name="m_fix_fu_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="59" slack="0"/>
<pin id="2267" dir="0" index="1" bw="131" slack="0"/>
<pin id="2268" dir="0" index="2" bw="7" slack="0"/>
<pin id="2269" dir="0" index="3" bw="8" slack="0"/>
<pin id="2270" dir="1" index="4" bw="59" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix/12 "/>
</bind>
</comp>

<comp id="2275" class="1004" name="m_fix_hi_fu_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="16" slack="0"/>
<pin id="2277" dir="0" index="1" bw="131" slack="0"/>
<pin id="2278" dir="0" index="2" bw="8" slack="0"/>
<pin id="2279" dir="0" index="3" bw="9" slack="0"/>
<pin id="2280" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/12 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="tmp_23_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="1" slack="0"/>
<pin id="2287" dir="0" index="1" bw="130" slack="0"/>
<pin id="2288" dir="0" index="2" bw="9" slack="0"/>
<pin id="2289" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="sext_ln563_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="16" slack="0"/>
<pin id="2295" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/12 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="sext_ln628_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="130" slack="0"/>
<pin id="2299" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln628/12 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="icmp_ln628_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="131" slack="1"/>
<pin id="2303" dir="0" index="1" bw="130" slack="0"/>
<pin id="2304" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/12 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="shl_ln3_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="19" slack="0"/>
<pin id="2308" dir="0" index="1" bw="1" slack="2"/>
<pin id="2309" dir="0" index="2" bw="18" slack="0"/>
<pin id="2310" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/14 "/>
</bind>
</comp>

<comp id="2313" class="1004" name="sext_ln563_1_fu_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="19" slack="0"/>
<pin id="2315" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/14 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="tmp_9_cast_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="13" slack="0"/>
<pin id="2319" dir="0" index="1" bw="31" slack="0"/>
<pin id="2320" dir="0" index="2" bw="6" slack="0"/>
<pin id="2321" dir="0" index="3" bw="6" slack="0"/>
<pin id="2322" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_cast/15 "/>
</bind>
</comp>

<comp id="2326" class="1004" name="tmp_24_fu_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="1" slack="0"/>
<pin id="2328" dir="0" index="1" bw="31" slack="0"/>
<pin id="2329" dir="0" index="2" bw="6" slack="0"/>
<pin id="2330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="2333" class="1004" name="trunc_ln563_fu_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="31" slack="0"/>
<pin id="2335" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/15 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="icmp_ln563_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="18" slack="0"/>
<pin id="2338" dir="0" index="1" bw="1" slack="0"/>
<pin id="2339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/15 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="add_ln563_1_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="13" slack="0"/>
<pin id="2344" dir="0" index="1" bw="1" slack="0"/>
<pin id="2345" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/15 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="select_ln563_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="1" slack="0"/>
<pin id="2350" dir="0" index="1" bw="13" slack="0"/>
<pin id="2351" dir="0" index="2" bw="13" slack="0"/>
<pin id="2352" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/15 "/>
</bind>
</comp>

<comp id="2356" class="1004" name="r_exp_fu_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="1" slack="0"/>
<pin id="2358" dir="0" index="1" bw="13" slack="0"/>
<pin id="2359" dir="0" index="2" bw="13" slack="0"/>
<pin id="2360" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/15 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="sext_ln568_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="13" slack="1"/>
<pin id="2366" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/16 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="m_fix_a_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="59" slack="0"/>
<pin id="2370" dir="0" index="1" bw="71" slack="0"/>
<pin id="2371" dir="0" index="2" bw="5" slack="0"/>
<pin id="2372" dir="0" index="3" bw="8" slack="0"/>
<pin id="2373" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a/16 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="sub_ln574_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="59" slack="4"/>
<pin id="2380" dir="0" index="1" bw="59" slack="0"/>
<pin id="2381" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln574/16 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="m_diff_hi_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="8" slack="0"/>
<pin id="2385" dir="0" index="1" bw="59" slack="0"/>
<pin id="2386" dir="0" index="2" bw="7" slack="0"/>
<pin id="2387" dir="0" index="3" bw="7" slack="0"/>
<pin id="2388" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/16 "/>
</bind>
</comp>

<comp id="2393" class="1004" name="Z2_fu_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="8" slack="0"/>
<pin id="2395" dir="0" index="1" bw="59" slack="0"/>
<pin id="2396" dir="0" index="2" bw="7" slack="0"/>
<pin id="2397" dir="0" index="3" bw="7" slack="0"/>
<pin id="2398" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/16 "/>
</bind>
</comp>

<comp id="2403" class="1004" name="Z3_fu_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="8" slack="0"/>
<pin id="2405" dir="0" index="1" bw="59" slack="0"/>
<pin id="2406" dir="0" index="2" bw="7" slack="0"/>
<pin id="2407" dir="0" index="3" bw="7" slack="0"/>
<pin id="2408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/16 "/>
</bind>
</comp>

<comp id="2413" class="1004" name="Z4_fu_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="59" slack="0"/>
<pin id="2415" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/16 "/>
</bind>
</comp>

<comp id="2417" class="1004" name="Z4_ind_fu_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="8" slack="0"/>
<pin id="2419" dir="0" index="1" bw="59" slack="0"/>
<pin id="2420" dir="0" index="2" bw="6" slack="0"/>
<pin id="2421" dir="0" index="3" bw="7" slack="0"/>
<pin id="2422" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/16 "/>
</bind>
</comp>

<comp id="2427" class="1004" name="zext_ln249_fu_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="8" slack="0"/>
<pin id="2429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/16 "/>
</bind>
</comp>

<comp id="2432" class="1004" name="zext_ln254_fu_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="8" slack="0"/>
<pin id="2434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/16 "/>
</bind>
</comp>

<comp id="2437" class="1004" name="f_Z4_fu_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="10" slack="0"/>
<pin id="2439" dir="0" index="1" bw="26" slack="0"/>
<pin id="2440" dir="0" index="2" bw="6" slack="0"/>
<pin id="2441" dir="0" index="3" bw="6" slack="0"/>
<pin id="2442" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/17 "/>
</bind>
</comp>

<comp id="2447" class="1004" name="zext_ln250_fu_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="35" slack="1"/>
<pin id="2449" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/17 "/>
</bind>
</comp>

<comp id="2450" class="1004" name="zext_ln250_1_fu_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="10" slack="0"/>
<pin id="2452" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/17 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="exp_Z4_m_1_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="35" slack="0"/>
<pin id="2456" dir="0" index="1" bw="10" slack="0"/>
<pin id="2457" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/17 "/>
</bind>
</comp>

<comp id="2460" class="1004" name="exp_Z3_m_1_fu_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="43" slack="0"/>
<pin id="2462" dir="0" index="1" bw="8" slack="1"/>
<pin id="2463" dir="0" index="2" bw="1" slack="0"/>
<pin id="2464" dir="0" index="3" bw="26" slack="0"/>
<pin id="2465" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/17 "/>
</bind>
</comp>

<comp id="2469" class="1004" name="zext_ln258_fu_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="43" slack="0"/>
<pin id="2471" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/17 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="zext_ln258_1_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="36" slack="0"/>
<pin id="2476" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258_1/17 "/>
</bind>
</comp>

<comp id="2479" class="1004" name="tmp_25_fu_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="20" slack="0"/>
<pin id="2481" dir="0" index="1" bw="79" slack="0"/>
<pin id="2482" dir="0" index="2" bw="7" slack="0"/>
<pin id="2483" dir="0" index="3" bw="8" slack="0"/>
<pin id="2484" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/17 "/>
</bind>
</comp>

<comp id="2489" class="1004" name="zext_ln261_1_fu_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="20" slack="0"/>
<pin id="2491" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261_1/17 "/>
</bind>
</comp>

<comp id="2493" class="1004" name="add_ln261_fu_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="36" slack="0"/>
<pin id="2495" dir="0" index="1" bw="20" slack="0"/>
<pin id="2496" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/17 "/>
</bind>
</comp>

<comp id="2499" class="1004" name="zext_ln273_fu_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="8" slack="1"/>
<pin id="2501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/17 "/>
</bind>
</comp>

<comp id="2503" class="1004" name="zext_ln611_fu_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="8" slack="2"/>
<pin id="2505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/18 "/>
</bind>
</comp>

<comp id="2507" class="1004" name="zext_ln255_fu_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="43" slack="1"/>
<pin id="2509" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/18 "/>
</bind>
</comp>

<comp id="2510" class="1004" name="zext_ln261_fu_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="36" slack="1"/>
<pin id="2512" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/18 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="exp_Z2P_m_1_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="36" slack="0"/>
<pin id="2515" dir="0" index="1" bw="43" slack="0"/>
<pin id="2516" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/18 "/>
</bind>
</comp>

<comp id="2519" class="1004" name="tmp_26_fu_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="40" slack="0"/>
<pin id="2521" dir="0" index="1" bw="42" slack="0"/>
<pin id="2522" dir="0" index="2" bw="3" slack="0"/>
<pin id="2523" dir="0" index="3" bw="7" slack="0"/>
<pin id="2524" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/18 "/>
</bind>
</comp>

<comp id="2529" class="1004" name="exp_Z2_m_1_fu_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="49" slack="0"/>
<pin id="2531" dir="0" index="1" bw="8" slack="2"/>
<pin id="2532" dir="0" index="2" bw="1" slack="0"/>
<pin id="2533" dir="0" index="3" bw="40" slack="0"/>
<pin id="2534" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/18 "/>
</bind>
</comp>

<comp id="2538" class="1004" name="zext_ln277_fu_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="49" slack="0"/>
<pin id="2540" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/18 "/>
</bind>
</comp>

<comp id="2543" class="1004" name="zext_ln277_1_fu_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="44" slack="0"/>
<pin id="2545" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/18 "/>
</bind>
</comp>

<comp id="2548" class="1004" name="and_ln_fu_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="51" slack="0"/>
<pin id="2550" dir="0" index="1" bw="8" slack="2"/>
<pin id="2551" dir="0" index="2" bw="1" slack="0"/>
<pin id="2552" dir="0" index="3" bw="40" slack="0"/>
<pin id="2553" dir="0" index="4" bw="1" slack="0"/>
<pin id="2554" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/18 "/>
</bind>
</comp>

<comp id="2559" class="1004" name="zext_ln280_fu_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="51" slack="0"/>
<pin id="2561" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/18 "/>
</bind>
</comp>

<comp id="2563" class="1004" name="tmp_27_fu_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="36" slack="0"/>
<pin id="2565" dir="0" index="1" bw="93" slack="0"/>
<pin id="2566" dir="0" index="2" bw="7" slack="0"/>
<pin id="2567" dir="0" index="3" bw="8" slack="0"/>
<pin id="2568" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/18 "/>
</bind>
</comp>

<comp id="2573" class="1004" name="zext_ln280_2_fu_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="36" slack="0"/>
<pin id="2575" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_2/18 "/>
</bind>
</comp>

<comp id="2577" class="1004" name="add_ln280_fu_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="44" slack="0"/>
<pin id="2579" dir="0" index="1" bw="36" slack="0"/>
<pin id="2580" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/18 "/>
</bind>
</comp>

<comp id="2583" class="1004" name="zext_ln280_1_fu_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="44" slack="0"/>
<pin id="2585" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/18 "/>
</bind>
</comp>

<comp id="2587" class="1004" name="exp_Z1P_m_1_l_fu_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="44" slack="0"/>
<pin id="2589" dir="0" index="1" bw="51" slack="0"/>
<pin id="2590" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/18 "/>
</bind>
</comp>

<comp id="2593" class="1004" name="exp_Z1P_m_1_fu_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="50" slack="0"/>
<pin id="2595" dir="0" index="1" bw="52" slack="0"/>
<pin id="2596" dir="0" index="2" bw="3" slack="0"/>
<pin id="2597" dir="0" index="3" bw="7" slack="0"/>
<pin id="2598" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/18 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="exp_Z1_hi_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="50" slack="0"/>
<pin id="2605" dir="0" index="1" bw="58" slack="0"/>
<pin id="2606" dir="0" index="2" bw="5" slack="0"/>
<pin id="2607" dir="0" index="3" bw="7" slack="0"/>
<pin id="2608" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/19 "/>
</bind>
</comp>

<comp id="2613" class="1004" name="add_ln616_fu_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="58" slack="0"/>
<pin id="2615" dir="0" index="1" bw="6" slack="0"/>
<pin id="2616" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/19 "/>
</bind>
</comp>

<comp id="2619" class="1004" name="zext_ln616_fu_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="50" slack="0"/>
<pin id="2621" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/19 "/>
</bind>
</comp>

<comp id="2624" class="1004" name="zext_ln616_1_fu_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="50" slack="1"/>
<pin id="2626" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/19 "/>
</bind>
</comp>

<comp id="2628" class="1004" name="shl_ln4_fu_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="107" slack="0"/>
<pin id="2630" dir="0" index="1" bw="58" slack="0"/>
<pin id="2631" dir="0" index="2" bw="1" slack="0"/>
<pin id="2632" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/19 "/>
</bind>
</comp>

<comp id="2636" class="1004" name="zext_ln616_2_fu_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="99" slack="0"/>
<pin id="2638" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/19 "/>
</bind>
</comp>

<comp id="2640" class="1004" name="add_ln616_1_fu_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="107" slack="0"/>
<pin id="2642" dir="0" index="1" bw="99" slack="0"/>
<pin id="2643" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/19 "/>
</bind>
</comp>

<comp id="2646" class="1004" name="tmp_28_fu_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="1" slack="0"/>
<pin id="2648" dir="0" index="1" bw="107" slack="0"/>
<pin id="2649" dir="0" index="2" bw="8" slack="0"/>
<pin id="2650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/19 "/>
</bind>
</comp>

<comp id="2654" class="1004" name="r_exp_1_fu_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="13" slack="4"/>
<pin id="2656" dir="0" index="1" bw="1" slack="0"/>
<pin id="2657" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/19 "/>
</bind>
</comp>

<comp id="2659" class="1004" name="r_exp_2_fu_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="1" slack="0"/>
<pin id="2661" dir="0" index="1" bw="13" slack="4"/>
<pin id="2662" dir="0" index="2" bw="13" slack="0"/>
<pin id="2663" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/19 "/>
</bind>
</comp>

<comp id="2666" class="1004" name="tmp_29_fu_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="3" slack="0"/>
<pin id="2668" dir="0" index="1" bw="13" slack="0"/>
<pin id="2669" dir="0" index="2" bw="5" slack="0"/>
<pin id="2670" dir="0" index="3" bw="5" slack="0"/>
<pin id="2671" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/19 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="icmp_ln628_1_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="3" slack="0"/>
<pin id="2678" dir="0" index="1" bw="1" slack="0"/>
<pin id="2679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/19 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="icmp_ln645_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="13" slack="0"/>
<pin id="2684" dir="0" index="1" bw="11" slack="0"/>
<pin id="2685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/19 "/>
</bind>
</comp>

<comp id="2688" class="1004" name="tmp_3_fu_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="52" slack="0"/>
<pin id="2690" dir="0" index="1" bw="107" slack="0"/>
<pin id="2691" dir="0" index="2" bw="7" slack="0"/>
<pin id="2692" dir="0" index="3" bw="8" slack="0"/>
<pin id="2693" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="2698" class="1004" name="tmp_12_fu_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="52" slack="0"/>
<pin id="2700" dir="0" index="1" bw="107" slack="0"/>
<pin id="2701" dir="0" index="2" bw="7" slack="0"/>
<pin id="2702" dir="0" index="3" bw="8" slack="0"/>
<pin id="2703" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="2708" class="1004" name="out_sig_fu_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="1" slack="0"/>
<pin id="2710" dir="0" index="1" bw="52" slack="0"/>
<pin id="2711" dir="0" index="2" bw="52" slack="0"/>
<pin id="2712" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/19 "/>
</bind>
</comp>

<comp id="2716" class="1004" name="trunc_ln657_fu_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="13" slack="0"/>
<pin id="2718" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/19 "/>
</bind>
</comp>

<comp id="2720" class="1004" name="t_fu_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="64" slack="0"/>
<pin id="2722" dir="0" index="1" bw="1" slack="8"/>
<pin id="2723" dir="0" index="2" bw="63" slack="0"/>
<pin id="2724" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/20 "/>
</bind>
</comp>

<comp id="2727" class="1004" name="bitcast_ln497_fu_2727">
<pin_list>
<pin id="2728" dir="0" index="0" bw="64" slack="0"/>
<pin id="2729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/20 "/>
</bind>
</comp>

<comp id="2731" class="1004" name="xor_ln431_fu_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="1" slack="9"/>
<pin id="2733" dir="0" index="1" bw="1" slack="0"/>
<pin id="2734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/20 "/>
</bind>
</comp>

<comp id="2736" class="1004" name="xor_ln438_fu_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="1" slack="9"/>
<pin id="2738" dir="0" index="1" bw="1" slack="0"/>
<pin id="2739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/20 "/>
</bind>
</comp>

<comp id="2741" class="1004" name="t_1_fu_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="64" slack="0"/>
<pin id="2743" dir="0" index="1" bw="1" slack="8"/>
<pin id="2744" dir="0" index="2" bw="53" slack="0"/>
<pin id="2745" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/20 "/>
</bind>
</comp>

<comp id="2748" class="1004" name="bitcast_ln497_1_fu_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="64" slack="0"/>
<pin id="2750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_1/20 "/>
</bind>
</comp>

<comp id="2752" class="1004" name="t_2_fu_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="64" slack="0"/>
<pin id="2754" dir="0" index="1" bw="1" slack="8"/>
<pin id="2755" dir="0" index="2" bw="1" slack="0"/>
<pin id="2756" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/20 "/>
</bind>
</comp>

<comp id="2759" class="1004" name="bitcast_ln497_2_fu_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="64" slack="0"/>
<pin id="2761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_2/20 "/>
</bind>
</comp>

<comp id="2763" class="1004" name="and_ln628_fu_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="1" slack="8"/>
<pin id="2765" dir="0" index="1" bw="1" slack="8"/>
<pin id="2766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/20 "/>
</bind>
</comp>

<comp id="2767" class="1004" name="or_ln628_fu_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="1" slack="0"/>
<pin id="2769" dir="0" index="1" bw="1" slack="1"/>
<pin id="2770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/20 "/>
</bind>
</comp>

<comp id="2772" class="1004" name="out_exp_fu_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="11" slack="1"/>
<pin id="2774" dir="0" index="1" bw="11" slack="0"/>
<pin id="2775" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/20 "/>
</bind>
</comp>

<comp id="2777" class="1004" name="t_3_fu_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="64" slack="0"/>
<pin id="2779" dir="0" index="1" bw="1" slack="8"/>
<pin id="2780" dir="0" index="2" bw="11" slack="0"/>
<pin id="2781" dir="0" index="3" bw="52" slack="1"/>
<pin id="2782" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/20 "/>
</bind>
</comp>

<comp id="2785" class="1004" name="bitcast_ln497_3_fu_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="64" slack="0"/>
<pin id="2787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_3/20 "/>
</bind>
</comp>

<comp id="2789" class="1004" name="or_ln386_3_fu_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="1" slack="9"/>
<pin id="2791" dir="0" index="1" bw="1" slack="9"/>
<pin id="2792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_3/20 "/>
</bind>
</comp>

<comp id="2793" class="1004" name="xor_ln386_1_fu_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="1" slack="0"/>
<pin id="2795" dir="0" index="1" bw="1" slack="0"/>
<pin id="2796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_1/20 "/>
</bind>
</comp>

<comp id="2799" class="1004" name="and_ln342_fu_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="1" slack="9"/>
<pin id="2801" dir="0" index="1" bw="1" slack="0"/>
<pin id="2802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342/20 "/>
</bind>
</comp>

<comp id="2804" class="1004" name="xor_ln386_2_fu_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="1" slack="9"/>
<pin id="2806" dir="0" index="1" bw="1" slack="0"/>
<pin id="2807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_2/20 "/>
</bind>
</comp>

<comp id="2809" class="1004" name="and_ln386_1_fu_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="1" slack="9"/>
<pin id="2811" dir="0" index="1" bw="1" slack="0"/>
<pin id="2812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386_1/20 "/>
</bind>
</comp>

<comp id="2814" class="1004" name="xor_ln342_fu_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="1" slack="9"/>
<pin id="2816" dir="0" index="1" bw="1" slack="0"/>
<pin id="2817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/20 "/>
</bind>
</comp>

<comp id="2819" class="1004" name="and_ln342_1_fu_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="1" slack="0"/>
<pin id="2821" dir="0" index="1" bw="1" slack="0"/>
<pin id="2822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342_1/20 "/>
</bind>
</comp>

<comp id="2825" class="1004" name="and_ln431_4_fu_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="1" slack="0"/>
<pin id="2827" dir="0" index="1" bw="1" slack="9"/>
<pin id="2828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_4/20 "/>
</bind>
</comp>

<comp id="2830" class="1004" name="and_ln431_5_fu_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="1" slack="0"/>
<pin id="2832" dir="0" index="1" bw="1" slack="0"/>
<pin id="2833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_5/20 "/>
</bind>
</comp>

<comp id="2836" class="1004" name="and_ln438_4_fu_2836">
<pin_list>
<pin id="2837" dir="0" index="0" bw="1" slack="0"/>
<pin id="2838" dir="0" index="1" bw="1" slack="9"/>
<pin id="2839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_4/20 "/>
</bind>
</comp>

<comp id="2841" class="1004" name="and_ln438_5_fu_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="1" slack="0"/>
<pin id="2843" dir="0" index="1" bw="1" slack="0"/>
<pin id="2844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_5/20 "/>
</bind>
</comp>

<comp id="2847" class="1004" name="and_ln628_1_fu_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="1" slack="0"/>
<pin id="2849" dir="0" index="1" bw="1" slack="0"/>
<pin id="2850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/20 "/>
</bind>
</comp>

<comp id="2853" class="1004" name="and_ln629_fu_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="1" slack="0"/>
<pin id="2855" dir="0" index="1" bw="1" slack="9"/>
<pin id="2856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629/20 "/>
</bind>
</comp>

<comp id="2858" class="1004" name="xor_ln629_fu_2858">
<pin_list>
<pin id="2859" dir="0" index="0" bw="1" slack="9"/>
<pin id="2860" dir="0" index="1" bw="1" slack="0"/>
<pin id="2861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln629/20 "/>
</bind>
</comp>

<comp id="2863" class="1004" name="and_ln629_1_fu_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="1" slack="0"/>
<pin id="2865" dir="0" index="1" bw="1" slack="0"/>
<pin id="2866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629_1/20 "/>
</bind>
</comp>

<comp id="2869" class="1004" name="xor_ln628_fu_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="1" slack="0"/>
<pin id="2871" dir="0" index="1" bw="1" slack="0"/>
<pin id="2872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/20 "/>
</bind>
</comp>

<comp id="2875" class="1004" name="and_ln645_fu_2875">
<pin_list>
<pin id="2876" dir="0" index="0" bw="1" slack="1"/>
<pin id="2877" dir="0" index="1" bw="1" slack="0"/>
<pin id="2878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/20 "/>
</bind>
</comp>

<comp id="2880" class="1004" name="and_ln645_1_fu_2880">
<pin_list>
<pin id="2881" dir="0" index="0" bw="1" slack="0"/>
<pin id="2882" dir="0" index="1" bw="1" slack="0"/>
<pin id="2883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/20 "/>
</bind>
</comp>

<comp id="2886" class="1004" name="sel_tmp_fu_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="8" slack="0"/>
<pin id="2888" dir="0" index="1" bw="1" slack="9"/>
<pin id="2889" dir="0" index="2" bw="1" slack="0"/>
<pin id="2890" dir="0" index="3" bw="1" slack="0"/>
<pin id="2891" dir="0" index="4" bw="1" slack="0"/>
<pin id="2892" dir="0" index="5" bw="1" slack="0"/>
<pin id="2893" dir="0" index="6" bw="1" slack="0"/>
<pin id="2894" dir="0" index="7" bw="1" slack="0"/>
<pin id="2895" dir="0" index="8" bw="1" slack="0"/>
<pin id="2896" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/20 "/>
</bind>
</comp>

<comp id="2905" class="1004" name="retval_2_fu_2905">
<pin_list>
<pin id="2906" dir="0" index="0" bw="64" slack="0"/>
<pin id="2907" dir="0" index="1" bw="8" slack="0"/>
<pin id="2908" dir="0" index="2" bw="64" slack="0"/>
<pin id="2909" dir="0" index="3" bw="8" slack="0"/>
<pin id="2910" dir="0" index="4" bw="64" slack="0"/>
<pin id="2911" dir="0" index="5" bw="8" slack="0"/>
<pin id="2912" dir="0" index="6" bw="64" slack="0"/>
<pin id="2913" dir="0" index="7" bw="8" slack="0"/>
<pin id="2914" dir="0" index="8" bw="64" slack="0"/>
<pin id="2915" dir="0" index="9" bw="8" slack="0"/>
<pin id="2916" dir="0" index="10" bw="64" slack="0"/>
<pin id="2917" dir="0" index="11" bw="8" slack="0"/>
<pin id="2918" dir="0" index="12" bw="64" slack="0"/>
<pin id="2919" dir="0" index="13" bw="8" slack="0"/>
<pin id="2920" dir="0" index="14" bw="64" slack="0"/>
<pin id="2921" dir="0" index="15" bw="8" slack="0"/>
<pin id="2922" dir="0" index="16" bw="64" slack="0"/>
<pin id="2923" dir="0" index="17" bw="8" slack="0"/>
<pin id="2924" dir="0" index="18" bw="64" slack="0"/>
<pin id="2925" dir="0" index="19" bw="64" slack="0"/>
<pin id="2926" dir="0" index="20" bw="8" slack="0"/>
<pin id="2927" dir="1" index="21" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_2/20 "/>
</bind>
</comp>

<comp id="2949" class="1007" name="grp_fu_2949">
<pin_list>
<pin id="2950" dir="0" index="0" bw="16" slack="0"/>
<pin id="2951" dir="0" index="1" bw="15" slack="0"/>
<pin id="2952" dir="0" index="2" bw="19" slack="0"/>
<pin id="2953" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/12 add_ln563/14 "/>
</bind>
</comp>

<comp id="2960" class="1005" name="exp_read_reg_2960">
<pin_list>
<pin id="2961" dir="0" index="0" bw="64" slack="10"/>
<pin id="2962" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2965" class="1005" name="bs_exp_reg_2965">
<pin_list>
<pin id="2966" dir="0" index="0" bw="11" slack="9"/>
<pin id="2967" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="bs_exp "/>
</bind>
</comp>

<comp id="2972" class="1005" name="bs_sig_reg_2972">
<pin_list>
<pin id="2973" dir="0" index="0" bw="52" slack="1"/>
<pin id="2974" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="bs_sig "/>
</bind>
</comp>

<comp id="2980" class="1005" name="tmp_reg_2980">
<pin_list>
<pin id="2981" dir="0" index="0" bw="1" slack="10"/>
<pin id="2982" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2987" class="1005" name="tmp_5_reg_2987">
<pin_list>
<pin id="2988" dir="0" index="0" bw="1" slack="1"/>
<pin id="2989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="zext_ln502_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="64" slack="8"/>
<pin id="2995" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln502 "/>
</bind>
</comp>

<comp id="2998" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="6" slack="1"/>
<pin id="3000" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr "/>
</bind>
</comp>

<comp id="3003" class="1005" name="icmp_ln340_1_reg_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="1" slack="8"/>
<pin id="3005" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln340_1 "/>
</bind>
</comp>

<comp id="3009" class="1005" name="icmp_ln18_4_reg_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="1" slack="9"/>
<pin id="3011" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln18_4 "/>
</bind>
</comp>

<comp id="3014" class="1005" name="mul_ln516_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="54" slack="1"/>
<pin id="3016" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516 "/>
</bind>
</comp>

<comp id="3020" class="1005" name="a_reg_3020">
<pin_list>
<pin id="3021" dir="0" index="0" bw="4" slack="1"/>
<pin id="3022" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="3026" class="1005" name="trunc_ln39_reg_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="50" slack="1"/>
<pin id="3028" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="3031" class="1005" name="tmp_6_reg_3031">
<pin_list>
<pin id="3032" dir="0" index="0" bw="1" slack="1"/>
<pin id="3033" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="3036" class="1005" name="z2_reg_3036">
<pin_list>
<pin id="3037" dir="0" index="0" bw="73" slack="1"/>
<pin id="3038" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2 "/>
</bind>
</comp>

<comp id="3042" class="1005" name="a_1_reg_3042">
<pin_list>
<pin id="3043" dir="0" index="0" bw="6" slack="1"/>
<pin id="3044" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="tmp_7_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="67" slack="1"/>
<pin id="3050" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="3053" class="1005" name="sub_ln44_1_reg_3053">
<pin_list>
<pin id="3054" dir="0" index="0" bw="82" slack="1"/>
<pin id="3055" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln44_1 "/>
</bind>
</comp>

<comp id="3058" class="1005" name="a_2_reg_3058">
<pin_list>
<pin id="3059" dir="0" index="0" bw="6" slack="1"/>
<pin id="3060" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="3064" class="1005" name="trunc_ln39_1_reg_3064">
<pin_list>
<pin id="3065" dir="0" index="0" bw="76" slack="1"/>
<pin id="3066" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="3069" class="1005" name="z4_reg_3069">
<pin_list>
<pin id="3070" dir="0" index="0" bw="92" slack="1"/>
<pin id="3071" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="tmp_8_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="86" slack="1"/>
<pin id="3077" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="3080" class="1005" name="tmp_9_reg_3080">
<pin_list>
<pin id="3081" dir="0" index="0" bw="6" slack="1"/>
<pin id="3082" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="3086" class="1005" name="tmp_10_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="87" slack="1"/>
<pin id="3088" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="3092" class="1005" name="tmp_11_reg_3092">
<pin_list>
<pin id="3093" dir="0" index="0" bw="81" slack="1"/>
<pin id="3094" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="3097" class="1005" name="tmp_13_reg_3097">
<pin_list>
<pin id="3098" dir="0" index="0" bw="6" slack="1"/>
<pin id="3099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="3103" class="1005" name="tmp_14_reg_3103">
<pin_list>
<pin id="3104" dir="0" index="0" bw="82" slack="1"/>
<pin id="3105" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="3109" class="1005" name="tmp_15_reg_3109">
<pin_list>
<pin id="3110" dir="0" index="0" bw="76" slack="1"/>
<pin id="3111" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="3114" class="1005" name="tmp_16_reg_3114">
<pin_list>
<pin id="3115" dir="0" index="0" bw="6" slack="1"/>
<pin id="3116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="3120" class="1005" name="tmp_17_reg_3120">
<pin_list>
<pin id="3121" dir="0" index="0" bw="77" slack="1"/>
<pin id="3122" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="3126" class="1005" name="tmp_18_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="71" slack="1"/>
<pin id="3128" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="3131" class="1005" name="tmp_19_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="6" slack="1"/>
<pin id="3133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3137" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3137">
<pin_list>
<pin id="3138" dir="0" index="0" bw="6" slack="1"/>
<pin id="3139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr "/>
</bind>
</comp>

<comp id="3142" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3142">
<pin_list>
<pin id="3143" dir="0" index="0" bw="4" slack="1"/>
<pin id="3144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr "/>
</bind>
</comp>

<comp id="3147" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3147">
<pin_list>
<pin id="3148" dir="0" index="0" bw="6" slack="1"/>
<pin id="3149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr "/>
</bind>
</comp>

<comp id="3152" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3152">
<pin_list>
<pin id="3153" dir="0" index="0" bw="6" slack="1"/>
<pin id="3154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr "/>
</bind>
</comp>

<comp id="3157" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3157">
<pin_list>
<pin id="3158" dir="0" index="0" bw="6" slack="1"/>
<pin id="3159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr "/>
</bind>
</comp>

<comp id="3162" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3162">
<pin_list>
<pin id="3163" dir="0" index="0" bw="6" slack="1"/>
<pin id="3164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr "/>
</bind>
</comp>

<comp id="3167" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3167">
<pin_list>
<pin id="3168" dir="0" index="0" bw="6" slack="1"/>
<pin id="3169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr "/>
</bind>
</comp>

<comp id="3172" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3172">
<pin_list>
<pin id="3173" dir="0" index="0" bw="6" slack="1"/>
<pin id="3174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr "/>
</bind>
</comp>

<comp id="3177" class="1005" name="tmp_20_reg_3177">
<pin_list>
<pin id="3178" dir="0" index="0" bw="72" slack="1"/>
<pin id="3179" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="3182" class="1005" name="tmp_21_reg_3182">
<pin_list>
<pin id="3183" dir="0" index="0" bw="40" slack="1"/>
<pin id="3184" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="3187" class="1005" name="x_is_1_reg_3187">
<pin_list>
<pin id="3188" dir="0" index="0" bw="1" slack="1"/>
<pin id="3189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="3193" class="1005" name="icmp_ln18_3_reg_3193">
<pin_list>
<pin id="3194" dir="0" index="0" bw="1" slack="1"/>
<pin id="3195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_3 "/>
</bind>
</comp>

<comp id="3199" class="1005" name="x_is_0_reg_3199">
<pin_list>
<pin id="3200" dir="0" index="0" bw="1" slack="1"/>
<pin id="3201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="3206" class="1005" name="tmp_2_reg_3206">
<pin_list>
<pin id="3207" dir="0" index="0" bw="1" slack="1"/>
<pin id="3208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="3213" class="1005" name="log_base_reg_3213">
<pin_list>
<pin id="3214" dir="0" index="0" bw="78" slack="1"/>
<pin id="3215" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="log_base "/>
</bind>
</comp>

<comp id="3218" class="1005" name="es_exp_reg_3218">
<pin_list>
<pin id="3219" dir="0" index="0" bw="11" slack="1"/>
<pin id="3220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="3223" class="1005" name="m_exp_reg_3223">
<pin_list>
<pin id="3224" dir="0" index="0" bw="12" slack="1"/>
<pin id="3225" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="3233" class="1005" name="x_is_n1_reg_3233">
<pin_list>
<pin id="3234" dir="0" index="0" bw="1" slack="9"/>
<pin id="3235" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="3239" class="1005" name="x_is_neg_reg_3239">
<pin_list>
<pin id="3240" dir="0" index="0" bw="1" slack="1"/>
<pin id="3241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_neg "/>
</bind>
</comp>

<comp id="3244" class="1005" name="tmp_1_reg_3244">
<pin_list>
<pin id="3245" dir="0" index="0" bw="1" slack="1"/>
<pin id="3246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="3252" class="1005" name="or_ln378_1_reg_3252">
<pin_list>
<pin id="3253" dir="0" index="0" bw="1" slack="9"/>
<pin id="3254" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln378_1 "/>
</bind>
</comp>

<comp id="3259" class="1005" name="or_ln386_2_reg_3259">
<pin_list>
<pin id="3260" dir="0" index="0" bw="1" slack="9"/>
<pin id="3261" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln386_2 "/>
</bind>
</comp>

<comp id="3265" class="1005" name="y_is_odd_reg_3265">
<pin_list>
<pin id="3266" dir="0" index="0" bw="1" slack="1"/>
<pin id="3267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_is_odd "/>
</bind>
</comp>

<comp id="3270" class="1005" name="or_ln431_2_reg_3270">
<pin_list>
<pin id="3271" dir="0" index="0" bw="1" slack="9"/>
<pin id="3272" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln431_2 "/>
</bind>
</comp>

<comp id="3276" class="1005" name="or_ln438_2_reg_3276">
<pin_list>
<pin id="3277" dir="0" index="0" bw="1" slack="9"/>
<pin id="3278" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln438_2 "/>
</bind>
</comp>

<comp id="3282" class="1005" name="m_frac_l_reg_3282">
<pin_list>
<pin id="3283" dir="0" index="0" bw="131" slack="1"/>
<pin id="3284" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="3292" class="1005" name="tmp_30_reg_3292">
<pin_list>
<pin id="3293" dir="0" index="0" bw="1" slack="9"/>
<pin id="3294" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="3298" class="1005" name="icmp_ln422_reg_3298">
<pin_list>
<pin id="3299" dir="0" index="0" bw="1" slack="8"/>
<pin id="3300" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="3303" class="1005" name="r_sign_reg_3303">
<pin_list>
<pin id="3304" dir="0" index="0" bw="1" slack="8"/>
<pin id="3305" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="3311" class="1005" name="m_fix_reg_3311">
<pin_list>
<pin id="3312" dir="0" index="0" bw="59" slack="4"/>
<pin id="3313" dir="1" index="1" bw="59" slack="4"/>
</pin_list>
<bind>
<opset="m_fix "/>
</bind>
</comp>

<comp id="3316" class="1005" name="tmp_23_reg_3316">
<pin_list>
<pin id="3317" dir="0" index="0" bw="1" slack="2"/>
<pin id="3318" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="3321" class="1005" name="sext_ln563_reg_3321">
<pin_list>
<pin id="3322" dir="0" index="0" bw="31" slack="1"/>
<pin id="3323" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="3326" class="1005" name="icmp_ln628_reg_3326">
<pin_list>
<pin id="3327" dir="0" index="0" bw="1" slack="8"/>
<pin id="3328" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="3331" class="1005" name="sext_ln563_1_reg_3331">
<pin_list>
<pin id="3332" dir="0" index="0" bw="31" slack="1"/>
<pin id="3333" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="3336" class="1005" name="r_exp_reg_3336">
<pin_list>
<pin id="3337" dir="0" index="0" bw="13" slack="1"/>
<pin id="3338" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="3343" class="1005" name="m_diff_hi_reg_3343">
<pin_list>
<pin id="3344" dir="0" index="0" bw="8" slack="2"/>
<pin id="3345" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="3348" class="1005" name="Z2_reg_3348">
<pin_list>
<pin id="3349" dir="0" index="0" bw="8" slack="1"/>
<pin id="3350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="3355" class="1005" name="Z3_reg_3355">
<pin_list>
<pin id="3356" dir="0" index="0" bw="8" slack="1"/>
<pin id="3357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="3360" class="1005" name="Z4_reg_3360">
<pin_list>
<pin id="3361" dir="0" index="0" bw="35" slack="1"/>
<pin id="3362" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="3365" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3365">
<pin_list>
<pin id="3366" dir="0" index="0" bw="8" slack="1"/>
<pin id="3367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3370" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3370">
<pin_list>
<pin id="3371" dir="0" index="0" bw="8" slack="1"/>
<pin id="3372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 "/>
</bind>
</comp>

<comp id="3375" class="1005" name="exp_Z3_m_1_reg_3375">
<pin_list>
<pin id="3376" dir="0" index="0" bw="43" slack="1"/>
<pin id="3377" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z3_m_1 "/>
</bind>
</comp>

<comp id="3380" class="1005" name="add_ln261_reg_3380">
<pin_list>
<pin id="3381" dir="0" index="0" bw="36" slack="1"/>
<pin id="3382" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln261 "/>
</bind>
</comp>

<comp id="3385" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3385">
<pin_list>
<pin id="3386" dir="0" index="0" bw="8" slack="1"/>
<pin id="3387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3390" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3390">
<pin_list>
<pin id="3391" dir="0" index="0" bw="8" slack="1"/>
<pin id="3392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3395" class="1005" name="exp_Z1P_m_1_reg_3395">
<pin_list>
<pin id="3396" dir="0" index="0" bw="50" slack="1"/>
<pin id="3397" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1 "/>
</bind>
</comp>

<comp id="3400" class="1005" name="icmp_ln628_1_reg_3400">
<pin_list>
<pin id="3401" dir="0" index="0" bw="1" slack="1"/>
<pin id="3402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln628_1 "/>
</bind>
</comp>

<comp id="3405" class="1005" name="icmp_ln645_reg_3405">
<pin_list>
<pin id="3406" dir="0" index="0" bw="1" slack="1"/>
<pin id="3407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln645 "/>
</bind>
</comp>

<comp id="3410" class="1005" name="out_sig_reg_3410">
<pin_list>
<pin id="3411" dir="0" index="0" bw="52" slack="1"/>
<pin id="3412" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="out_sig "/>
</bind>
</comp>

<comp id="3415" class="1005" name="trunc_ln657_reg_3415">
<pin_list>
<pin id="3416" dir="0" index="0" bw="11" slack="1"/>
<pin id="3417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="428"><net_src comp="28" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="6" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="8" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="12" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="488" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="506"><net_src comp="14" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="44" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="18" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="20" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="569"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="575"><net_src comp="24" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="44" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="583"><net_src comp="26" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="22" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="220" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="306" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="665"><net_src comp="430" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="30" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="32" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="662" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="34" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="662" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="36" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="34" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="662" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="38" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="700"><net_src comp="40" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="662" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="42" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="694" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="713"><net_src comp="46" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="46" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="50" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="719" pin="4"/><net_sink comp="739" pin=2"/></net>

<net id="746"><net_src comp="739" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="750"><net_src comp="443" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="758"><net_src comp="56" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="630" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="58" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="60" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="765"><net_src comp="630" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="62" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="630" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="60" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="64" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="66" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="68" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="791"><net_src comp="781" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="72" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="50" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="788" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="774" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="74" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="50" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="800" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="792" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="804" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="812" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="76" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="78" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="833"><net_src comp="823" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="816" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="847"><net_src comp="800" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="834" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="865"><net_src comp="80" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="853" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="82" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="84" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="875"><net_src comp="86" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="853" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="88" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="84" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="885"><net_src comp="90" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="853" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="82" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="92" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="897"><net_src comp="94" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="50" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="889" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="905"><net_src comp="96" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="98" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="910"><net_src comp="900" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="892" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="907" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="921" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="928"><net_src comp="925" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="934"><net_src comp="100" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="634" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="52" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="915" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="953"><net_src comp="102" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="104" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="956"><net_src comp="106" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="960"><net_src comp="941" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="108" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="52" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="971"><net_src comp="961" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="110" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="50" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="968" pin="1"/><net_sink comp="972" pin=2"/></net>

<net id="985"><net_src comp="112" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="78" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="990"><net_src comp="980" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="972" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="987" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="1001" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1008"><net_src comp="961" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1015"><net_src comp="114" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="650" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="116" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="1010" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="995" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1034"><net_src comp="118" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="120" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1037"><net_src comp="122" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1044"><net_src comp="124" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="1022" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1046"><net_src comp="120" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1047"><net_src comp="126" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1054"><net_src comp="128" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="1022" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="130" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1057"><net_src comp="122" pin="0"/><net_sink comp="1048" pin=3"/></net>

<net id="1066"><net_src comp="132" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="50" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1074"><net_src comp="134" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="136" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1061" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1088"><net_src comp="1076" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1090" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1097"><net_src comp="1094" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1103"><net_src comp="138" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="658" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="140" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1109"><net_src comp="1098" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1084" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1122"><net_src comp="142" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="144" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1125"><net_src comp="146" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1132"><net_src comp="148" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="1110" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1134"><net_src comp="144" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1135"><net_src comp="150" pin="0"/><net_sink comp="1126" pin=3"/></net>

<net id="1142"><net_src comp="152" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="1110" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="154" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1145"><net_src comp="146" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1154"><net_src comp="132" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="50" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="156" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="158" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1167"><net_src comp="1157" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1171"><net_src comp="1149" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1178" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1191"><net_src comp="160" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="654" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="70" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1197"><net_src comp="1186" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1172" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1210"><net_src comp="162" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="164" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="166" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1220"><net_src comp="168" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="1198" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="164" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="170" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1230"><net_src comp="172" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1198" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="146" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="166" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1242"><net_src comp="132" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="50" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1234" pin="1"/><net_sink comp="1237" pin=2"/></net>

<net id="1250"><net_src comp="174" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="176" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1255"><net_src comp="1245" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="1237" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1264"><net_src comp="1252" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1256" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1266" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1273"><net_src comp="1270" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1279"><net_src comp="178" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="646" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="180" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1285"><net_src comp="1274" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="1260" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="1282" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1298"><net_src comp="182" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1286" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="184" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="186" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1308"><net_src comp="188" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="1286" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1310"><net_src comp="184" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1311"><net_src comp="190" pin="0"/><net_sink comp="1302" pin=3"/></net>

<net id="1318"><net_src comp="192" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="1286" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1320"><net_src comp="166" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1321"><net_src comp="186" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1325"><net_src comp="1322" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1329"><net_src comp="1326" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1333"><net_src comp="1330" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1337"><net_src comp="1334" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1341"><net_src comp="1338" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1345"><net_src comp="1342" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1354"><net_src comp="132" pin="0"/><net_sink comp="1349" pin=0"/></net>

<net id="1355"><net_src comp="50" pin="0"/><net_sink comp="1349" pin=1"/></net>

<net id="1356"><net_src comp="1346" pin="1"/><net_sink comp="1349" pin=2"/></net>

<net id="1362"><net_src comp="194" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="44" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1367"><net_src comp="1357" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="1349" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1376"><net_src comp="1364" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1368" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="1378" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1385"><net_src comp="1382" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1391"><net_src comp="196" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1392"><net_src comp="638" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1393"><net_src comp="198" pin="0"/><net_sink comp="1386" pin=2"/></net>

<net id="1397"><net_src comp="1386" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="1372" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1394" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1407"><net_src comp="1404" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1414"><net_src comp="200" pin="0"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1398" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1416"><net_src comp="202" pin="0"/><net_sink comp="1408" pin=2"/></net>

<net id="1417"><net_src comp="204" pin="0"/><net_sink comp="1408" pin=3"/></net>

<net id="1424"><net_src comp="206" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="1398" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1426"><net_src comp="130" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1427"><net_src comp="204" pin="0"/><net_sink comp="1418" pin=3"/></net>

<net id="1435"><net_src comp="1428" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="208" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="210" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1447"><net_src comp="1437" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1452"><net_src comp="212" pin="0"/><net_sink comp="1448" pin=1"/></net>

<net id="1457"><net_src comp="140" pin="0"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="214" pin="0"/><net_sink comp="1458" pin=0"/></net>

<net id="1464"><net_src comp="1431" pin="2"/><net_sink comp="1458" pin=1"/></net>

<net id="1465"><net_src comp="216" pin="0"/><net_sink comp="1458" pin=2"/></net>

<net id="1470"><net_src comp="1428" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1471"><net_src comp="218" pin="0"/><net_sink comp="1466" pin=1"/></net>

<net id="1477"><net_src comp="1466" pin="2"/><net_sink comp="1472" pin=1"/></net>

<net id="1478"><net_src comp="1431" pin="2"/><net_sink comp="1472" pin=2"/></net>

<net id="1482"><net_src comp="1472" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1487"><net_src comp="469" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1491"><net_src comp="482" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="495" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="508" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="521" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="534" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="547" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1516"><net_src comp="1484" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="456" pin="3"/><net_sink comp="1512" pin=1"/></net>

<net id="1522"><net_src comp="1488" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="1492" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1527"><net_src comp="1518" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1532"><net_src comp="1524" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1533"><net_src comp="1512" pin="2"/><net_sink comp="1528" pin=1"/></net>

<net id="1538"><net_src comp="1496" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="1500" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="1504" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="1508" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1549"><net_src comp="1540" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1554"><net_src comp="1546" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1534" pin="2"/><net_sink comp="1550" pin=1"/></net>

<net id="1559"><net_src comp="1550" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1564"><net_src comp="1556" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="1528" pin="2"/><net_sink comp="1560" pin=1"/></net>

<net id="1569"><net_src comp="1566" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1577"><net_src comp="222" pin="0"/><net_sink comp="1571" pin=0"/></net>

<net id="1578"><net_src comp="614" pin="2"/><net_sink comp="1571" pin=1"/></net>

<net id="1579"><net_src comp="224" pin="0"/><net_sink comp="1571" pin=2"/></net>

<net id="1580"><net_src comp="226" pin="0"/><net_sink comp="1571" pin=3"/></net>

<net id="1586"><net_src comp="228" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1587"><net_src comp="230" pin="0"/><net_sink comp="1581" pin=2"/></net>

<net id="1591"><net_src comp="1571" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1596"><net_src comp="1581" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1604"><net_src comp="232" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1605"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=1"/></net>

<net id="1606"><net_src comp="234" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1607"><net_src comp="236" pin="0"/><net_sink comp="1598" pin=3"/></net>

<net id="1613"><net_src comp="238" pin="0"/><net_sink comp="1608" pin=0"/></net>

<net id="1614"><net_src comp="604" pin="2"/><net_sink comp="1608" pin=1"/></net>

<net id="1615"><net_src comp="240" pin="0"/><net_sink comp="1608" pin=2"/></net>

<net id="1619"><net_src comp="1608" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1623"><net_src comp="1560" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1628"><net_src comp="1616" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="1620" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="1633"><net_src comp="1598" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1638"><net_src comp="1624" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1639"><net_src comp="1630" pin="1"/><net_sink comp="1634" pin=1"/></net>

<net id="1646"><net_src comp="242" pin="0"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="1634" pin="2"/><net_sink comp="1640" pin=1"/></net>

<net id="1648"><net_src comp="244" pin="0"/><net_sink comp="1640" pin=2"/></net>

<net id="1649"><net_src comp="146" pin="0"/><net_sink comp="1640" pin=3"/></net>

<net id="1658"><net_src comp="34" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1659"><net_src comp="1650" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="1660"><net_src comp="36" pin="0"/><net_sink comp="1653" pin=2"/></net>

<net id="1666"><net_src comp="30" pin="0"/><net_sink comp="1661" pin=0"/></net>

<net id="1667"><net_src comp="1650" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="1668"><net_src comp="32" pin="0"/><net_sink comp="1661" pin=2"/></net>

<net id="1672"><net_src comp="1650" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1676"><net_src comp="1661" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1681"><net_src comp="1673" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1682"><net_src comp="208" pin="0"/><net_sink comp="1677" pin=1"/></net>

<net id="1687"><net_src comp="1661" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1688"><net_src comp="140" pin="0"/><net_sink comp="1683" pin=1"/></net>

<net id="1693"><net_src comp="50" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1698"><net_src comp="1689" pin="2"/><net_sink comp="1694" pin=1"/></net>

<net id="1707"><net_src comp="1661" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="212" pin="0"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="1669" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1714"><net_src comp="46" pin="0"/><net_sink comp="1709" pin=1"/></net>

<net id="1719"><net_src comp="1703" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1709" pin="2"/><net_sink comp="1715" pin=1"/></net>

<net id="1725"><net_src comp="1669" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="46" pin="0"/><net_sink comp="1721" pin=1"/></net>

<net id="1731"><net_src comp="1703" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="1721" pin="2"/><net_sink comp="1727" pin=1"/></net>

<net id="1745"><net_src comp="1737" pin="2"/><net_sink comp="1741" pin=1"/></net>

<net id="1750"><net_src comp="1741" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1751"><net_src comp="50" pin="0"/><net_sink comp="1746" pin=1"/></net>

<net id="1756"><net_src comp="1746" pin="2"/><net_sink comp="1752" pin=1"/></net>

<net id="1761"><net_src comp="1677" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1762"><net_src comp="246" pin="0"/><net_sink comp="1757" pin=1"/></net>

<net id="1768"><net_src comp="214" pin="0"/><net_sink comp="1763" pin=0"/></net>

<net id="1769"><net_src comp="1677" pin="2"/><net_sink comp="1763" pin=1"/></net>

<net id="1770"><net_src comp="216" pin="0"/><net_sink comp="1763" pin=2"/></net>

<net id="1777"><net_src comp="40" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="1650" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="1779"><net_src comp="32" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1780"><net_src comp="248" pin="0"/><net_sink comp="1771" pin=3"/></net>

<net id="1785"><net_src comp="1771" pin="4"/><net_sink comp="1781" pin=0"/></net>

<net id="1786"><net_src comp="250" pin="0"/><net_sink comp="1781" pin=1"/></net>

<net id="1790"><net_src comp="1781" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1795"><net_src comp="252" pin="0"/><net_sink comp="1791" pin=0"/></net>

<net id="1796"><net_src comp="1787" pin="1"/><net_sink comp="1791" pin=1"/></net>

<net id="1801"><net_src comp="1669" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1802"><net_src comp="1791" pin="2"/><net_sink comp="1797" pin=1"/></net>

<net id="1807"><net_src comp="1797" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1808"><net_src comp="46" pin="0"/><net_sink comp="1803" pin=1"/></net>

<net id="1813"><net_src comp="1763" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1814"><net_src comp="1757" pin="2"/><net_sink comp="1809" pin=1"/></net>

<net id="1819"><net_src comp="1809" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1820"><net_src comp="50" pin="0"/><net_sink comp="1815" pin=1"/></net>

<net id="1826"><net_src comp="254" pin="0"/><net_sink comp="1821" pin=0"/></net>

<net id="1827"><net_src comp="1757" pin="2"/><net_sink comp="1821" pin=1"/></net>

<net id="1828"><net_src comp="1815" pin="2"/><net_sink comp="1821" pin=2"/></net>

<net id="1840"><net_src comp="256" pin="0"/><net_sink comp="1829" pin=0"/></net>

<net id="1841"><net_src comp="258" pin="0"/><net_sink comp="1829" pin=1"/></net>

<net id="1842"><net_src comp="50" pin="0"/><net_sink comp="1829" pin=2"/></net>

<net id="1843"><net_src comp="260" pin="0"/><net_sink comp="1829" pin=3"/></net>

<net id="1844"><net_src comp="1803" pin="2"/><net_sink comp="1829" pin=4"/></net>

<net id="1845"><net_src comp="262" pin="0"/><net_sink comp="1829" pin=5"/></net>

<net id="1846"><net_src comp="52" pin="0"/><net_sink comp="1829" pin=6"/></net>

<net id="1847"><net_src comp="264" pin="0"/><net_sink comp="1829" pin=7"/></net>

<net id="1848"><net_src comp="1821" pin="3"/><net_sink comp="1829" pin=8"/></net>

<net id="1853"><net_src comp="1699" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1854"><net_src comp="1715" pin="2"/><net_sink comp="1849" pin=1"/></net>

<net id="1859"><net_src comp="1694" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1860"><net_src comp="1849" pin="2"/><net_sink comp="1855" pin=1"/></net>

<net id="1865"><net_src comp="1855" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1866"><net_src comp="1683" pin="2"/><net_sink comp="1861" pin=1"/></net>

<net id="1871"><net_src comp="1715" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1872"><net_src comp="1829" pin="9"/><net_sink comp="1867" pin=1"/></net>

<net id="1877"><net_src comp="1867" pin="2"/><net_sink comp="1873" pin=0"/></net>

<net id="1878"><net_src comp="50" pin="0"/><net_sink comp="1873" pin=1"/></net>

<net id="1883"><net_src comp="1752" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1884"><net_src comp="1873" pin="2"/><net_sink comp="1879" pin=1"/></net>

<net id="1889"><net_src comp="1733" pin="2"/><net_sink comp="1885" pin=0"/></net>

<net id="1890"><net_src comp="1879" pin="2"/><net_sink comp="1885" pin=1"/></net>

<net id="1895"><net_src comp="1885" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1896"><net_src comp="1727" pin="2"/><net_sink comp="1891" pin=1"/></net>

<net id="1901"><net_src comp="1653" pin="3"/><net_sink comp="1897" pin=0"/></net>

<net id="1902"><net_src comp="50" pin="0"/><net_sink comp="1897" pin=1"/></net>

<net id="1907"><net_src comp="1715" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1908"><net_src comp="1897" pin="2"/><net_sink comp="1903" pin=1"/></net>

<net id="1913"><net_src comp="1715" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1914"><net_src comp="1653" pin="3"/><net_sink comp="1909" pin=1"/></net>

<net id="1919"><net_src comp="50" pin="0"/><net_sink comp="1915" pin=1"/></net>

<net id="1924"><net_src comp="266" pin="0"/><net_sink comp="1920" pin=0"/></net>

<net id="1925"><net_src comp="1673" pin="1"/><net_sink comp="1920" pin=1"/></net>

<net id="1929"><net_src comp="1920" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1935"><net_src comp="268" pin="0"/><net_sink comp="1930" pin=0"/></net>

<net id="1936"><net_src comp="1669" pin="1"/><net_sink comp="1930" pin=1"/></net>

<net id="1937"><net_src comp="1926" pin="1"/><net_sink comp="1930" pin=2"/></net>

<net id="1942"><net_src comp="1903" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1943"><net_src comp="1915" pin="2"/><net_sink comp="1938" pin=1"/></net>

<net id="1948"><net_src comp="1909" pin="2"/><net_sink comp="1944" pin=1"/></net>

<net id="1953"><net_src comp="1737" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1954"><net_src comp="1897" pin="2"/><net_sink comp="1949" pin=1"/></net>

<net id="1959"><net_src comp="1653" pin="3"/><net_sink comp="1955" pin=1"/></net>

<net id="1964"><net_src comp="1949" pin="2"/><net_sink comp="1960" pin=0"/></net>

<net id="1965"><net_src comp="1938" pin="2"/><net_sink comp="1960" pin=1"/></net>

<net id="1970"><net_src comp="1960" pin="2"/><net_sink comp="1966" pin=0"/></net>

<net id="1971"><net_src comp="1955" pin="2"/><net_sink comp="1966" pin=1"/></net>

<net id="1976"><net_src comp="1966" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1977"><net_src comp="1944" pin="2"/><net_sink comp="1972" pin=1"/></net>

<net id="1982"><net_src comp="1903" pin="2"/><net_sink comp="1978" pin=1"/></net>

<net id="1987"><net_src comp="1909" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1988"><net_src comp="1915" pin="2"/><net_sink comp="1983" pin=1"/></net>

<net id="1993"><net_src comp="1897" pin="2"/><net_sink comp="1989" pin=1"/></net>

<net id="1998"><net_src comp="1737" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="1653" pin="3"/><net_sink comp="1994" pin=1"/></net>

<net id="2004"><net_src comp="1989" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2005"><net_src comp="1983" pin="2"/><net_sink comp="2000" pin=1"/></net>

<net id="2010"><net_src comp="2000" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2011"><net_src comp="1994" pin="2"/><net_sink comp="2006" pin=1"/></net>

<net id="2016"><net_src comp="2006" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2017"><net_src comp="1978" pin="2"/><net_sink comp="2012" pin=1"/></net>

<net id="2023"><net_src comp="54" pin="0"/><net_sink comp="2018" pin=0"/></net>

<net id="2024"><net_src comp="50" pin="0"/><net_sink comp="2018" pin=1"/></net>

<net id="2025"><net_src comp="1669" pin="1"/><net_sink comp="2018" pin=2"/></net>

<net id="2029"><net_src comp="2018" pin="3"/><net_sink comp="2026" pin=0"/></net>

<net id="2034"><net_src comp="176" pin="0"/><net_sink comp="2030" pin=0"/></net>

<net id="2035"><net_src comp="2026" pin="1"/><net_sink comp="2030" pin=1"/></net>

<net id="2041"><net_src comp="1653" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2042"><net_src comp="2030" pin="2"/><net_sink comp="2036" pin=1"/></net>

<net id="2043"><net_src comp="2026" pin="1"/><net_sink comp="2036" pin=2"/></net>

<net id="2047"><net_src comp="2044" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="2051"><net_src comp="2036" pin="3"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="2058"><net_src comp="270" pin="0"/><net_sink comp="2053" pin=0"/></net>

<net id="2059"><net_src comp="642" pin="2"/><net_sink comp="2053" pin=1"/></net>

<net id="2060"><net_src comp="186" pin="0"/><net_sink comp="2053" pin=2"/></net>

<net id="2065"><net_src comp="210" pin="0"/><net_sink comp="2061" pin=1"/></net>

<net id="2070"><net_src comp="210" pin="0"/><net_sink comp="2066" pin=1"/></net>

<net id="2075"><net_src comp="272" pin="0"/><net_sink comp="2071" pin=1"/></net>

<net id="2080"><net_src comp="2061" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="50" pin="0"/><net_sink comp="2076" pin=1"/></net>

<net id="2086"><net_src comp="2071" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2087"><net_src comp="2076" pin="2"/><net_sink comp="2082" pin=1"/></net>

<net id="2092"><net_src comp="2082" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2093"><net_src comp="2066" pin="2"/><net_sink comp="2088" pin=1"/></net>

<net id="2099"><net_src comp="254" pin="0"/><net_sink comp="2094" pin=0"/></net>

<net id="2100"><net_src comp="2061" pin="2"/><net_sink comp="2094" pin=1"/></net>

<net id="2101"><net_src comp="2088" pin="2"/><net_sink comp="2094" pin=2"/></net>

<net id="2113"><net_src comp="256" pin="0"/><net_sink comp="2102" pin=0"/></net>

<net id="2114"><net_src comp="258" pin="0"/><net_sink comp="2102" pin=1"/></net>

<net id="2115"><net_src comp="50" pin="0"/><net_sink comp="2102" pin=2"/></net>

<net id="2116"><net_src comp="260" pin="0"/><net_sink comp="2102" pin=3"/></net>

<net id="2117"><net_src comp="262" pin="0"/><net_sink comp="2102" pin=5"/></net>

<net id="2118"><net_src comp="52" pin="0"/><net_sink comp="2102" pin=6"/></net>

<net id="2119"><net_src comp="264" pin="0"/><net_sink comp="2102" pin=7"/></net>

<net id="2120"><net_src comp="2094" pin="3"/><net_sink comp="2102" pin=8"/></net>

<net id="2125"><net_src comp="2102" pin="9"/><net_sink comp="2121" pin=1"/></net>

<net id="2130"><net_src comp="274" pin="0"/><net_sink comp="2126" pin=0"/></net>

<net id="2134"><net_src comp="2126" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2140"><net_src comp="2131" pin="1"/><net_sink comp="2135" pin=1"/></net>

<net id="2144"><net_src comp="2135" pin="3"/><net_sink comp="2141" pin=0"/></net>

<net id="2148"><net_src comp="2141" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2153"><net_src comp="2145" pin="1"/><net_sink comp="2149" pin=1"/></net>

<net id="2158"><net_src comp="2145" pin="1"/><net_sink comp="2154" pin=1"/></net>

<net id="2162"><net_src comp="2149" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2166"><net_src comp="2154" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2172"><net_src comp="2159" pin="1"/><net_sink comp="2167" pin=1"/></net>

<net id="2173"><net_src comp="2163" pin="1"/><net_sink comp="2167" pin=2"/></net>

<net id="2177"><net_src comp="2141" pin="1"/><net_sink comp="2174" pin=0"/></net>

<net id="2182"><net_src comp="2167" pin="3"/><net_sink comp="2178" pin=0"/></net>

<net id="2183"><net_src comp="2174" pin="1"/><net_sink comp="2178" pin=1"/></net>

<net id="2188"><net_src comp="2167" pin="3"/><net_sink comp="2184" pin=0"/></net>

<net id="2189"><net_src comp="2174" pin="1"/><net_sink comp="2184" pin=1"/></net>

<net id="2195"><net_src comp="2178" pin="2"/><net_sink comp="2190" pin=1"/></net>

<net id="2196"><net_src comp="2184" pin="2"/><net_sink comp="2190" pin=2"/></net>

<net id="2203"><net_src comp="2197" pin="1"/><net_sink comp="2200" pin=0"/></net>

<net id="2208"><net_src comp="2200" pin="1"/><net_sink comp="2204" pin=1"/></net>

<net id="2214"><net_src comp="276" pin="0"/><net_sink comp="2209" pin=0"/></net>

<net id="2215"><net_src comp="2126" pin="2"/><net_sink comp="2209" pin=1"/></net>

<net id="2216"><net_src comp="120" pin="0"/><net_sink comp="2209" pin=2"/></net>

<net id="2222"><net_src comp="2209" pin="3"/><net_sink comp="2217" pin=0"/></net>

<net id="2223"><net_src comp="2131" pin="1"/><net_sink comp="2217" pin=2"/></net>

<net id="2227"><net_src comp="2217" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2231"><net_src comp="2224" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2236"><net_src comp="2228" pin="1"/><net_sink comp="2232" pin=1"/></net>

<net id="2241"><net_src comp="2228" pin="1"/><net_sink comp="2237" pin=1"/></net>

<net id="2247"><net_src comp="2209" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2248"><net_src comp="2232" pin="2"/><net_sink comp="2242" pin=1"/></net>

<net id="2249"><net_src comp="2237" pin="2"/><net_sink comp="2242" pin=2"/></net>

<net id="2255"><net_src comp="2242" pin="3"/><net_sink comp="2250" pin=1"/></net>

<net id="2256"><net_src comp="2204" pin="2"/><net_sink comp="2250" pin=2"/></net>

<net id="2260"><net_src comp="2250" pin="3"/><net_sink comp="2257" pin=0"/></net>

<net id="2264"><net_src comp="2257" pin="1"/><net_sink comp="2261" pin=0"/></net>

<net id="2271"><net_src comp="278" pin="0"/><net_sink comp="2265" pin=0"/></net>

<net id="2272"><net_src comp="2250" pin="3"/><net_sink comp="2265" pin=1"/></net>

<net id="2273"><net_src comp="280" pin="0"/><net_sink comp="2265" pin=2"/></net>

<net id="2274"><net_src comp="282" pin="0"/><net_sink comp="2265" pin=3"/></net>

<net id="2281"><net_src comp="284" pin="0"/><net_sink comp="2275" pin=0"/></net>

<net id="2282"><net_src comp="2250" pin="3"/><net_sink comp="2275" pin=1"/></net>

<net id="2283"><net_src comp="150" pin="0"/><net_sink comp="2275" pin=2"/></net>

<net id="2284"><net_src comp="286" pin="0"/><net_sink comp="2275" pin=3"/></net>

<net id="2290"><net_src comp="270" pin="0"/><net_sink comp="2285" pin=0"/></net>

<net id="2291"><net_src comp="2261" pin="1"/><net_sink comp="2285" pin=1"/></net>

<net id="2292"><net_src comp="286" pin="0"/><net_sink comp="2285" pin=2"/></net>

<net id="2296"><net_src comp="2275" pin="4"/><net_sink comp="2293" pin=0"/></net>

<net id="2300"><net_src comp="2190" pin="3"/><net_sink comp="2297" pin=0"/></net>

<net id="2305"><net_src comp="2297" pin="1"/><net_sink comp="2301" pin=1"/></net>

<net id="2311"><net_src comp="290" pin="0"/><net_sink comp="2306" pin=0"/></net>

<net id="2312"><net_src comp="292" pin="0"/><net_sink comp="2306" pin=2"/></net>

<net id="2316"><net_src comp="2306" pin="3"/><net_sink comp="2313" pin=0"/></net>

<net id="2323"><net_src comp="294" pin="0"/><net_sink comp="2317" pin=0"/></net>

<net id="2324"><net_src comp="296" pin="0"/><net_sink comp="2317" pin=2"/></net>

<net id="2325"><net_src comp="298" pin="0"/><net_sink comp="2317" pin=3"/></net>

<net id="2331"><net_src comp="300" pin="0"/><net_sink comp="2326" pin=0"/></net>

<net id="2332"><net_src comp="298" pin="0"/><net_sink comp="2326" pin=2"/></net>

<net id="2340"><net_src comp="2333" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2341"><net_src comp="302" pin="0"/><net_sink comp="2336" pin=1"/></net>

<net id="2346"><net_src comp="2317" pin="4"/><net_sink comp="2342" pin=0"/></net>

<net id="2347"><net_src comp="304" pin="0"/><net_sink comp="2342" pin=1"/></net>

<net id="2353"><net_src comp="2336" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2354"><net_src comp="2342" pin="2"/><net_sink comp="2348" pin=1"/></net>

<net id="2355"><net_src comp="2317" pin="4"/><net_sink comp="2348" pin=2"/></net>

<net id="2361"><net_src comp="2326" pin="3"/><net_sink comp="2356" pin=0"/></net>

<net id="2362"><net_src comp="2348" pin="3"/><net_sink comp="2356" pin=1"/></net>

<net id="2363"><net_src comp="2317" pin="4"/><net_sink comp="2356" pin=2"/></net>

<net id="2367"><net_src comp="2364" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="2374"><net_src comp="308" pin="0"/><net_sink comp="2368" pin=0"/></net>

<net id="2375"><net_src comp="609" pin="2"/><net_sink comp="2368" pin=1"/></net>

<net id="2376"><net_src comp="310" pin="0"/><net_sink comp="2368" pin=2"/></net>

<net id="2377"><net_src comp="88" pin="0"/><net_sink comp="2368" pin=3"/></net>

<net id="2382"><net_src comp="2368" pin="4"/><net_sink comp="2378" pin=1"/></net>

<net id="2389"><net_src comp="312" pin="0"/><net_sink comp="2383" pin=0"/></net>

<net id="2390"><net_src comp="2378" pin="2"/><net_sink comp="2383" pin=1"/></net>

<net id="2391"><net_src comp="38" pin="0"/><net_sink comp="2383" pin=2"/></net>

<net id="2392"><net_src comp="314" pin="0"/><net_sink comp="2383" pin=3"/></net>

<net id="2399"><net_src comp="312" pin="0"/><net_sink comp="2393" pin=0"/></net>

<net id="2400"><net_src comp="2378" pin="2"/><net_sink comp="2393" pin=1"/></net>

<net id="2401"><net_src comp="244" pin="0"/><net_sink comp="2393" pin=2"/></net>

<net id="2402"><net_src comp="58" pin="0"/><net_sink comp="2393" pin=3"/></net>

<net id="2409"><net_src comp="312" pin="0"/><net_sink comp="2403" pin=0"/></net>

<net id="2410"><net_src comp="2378" pin="2"/><net_sink comp="2403" pin=1"/></net>

<net id="2411"><net_src comp="316" pin="0"/><net_sink comp="2403" pin=2"/></net>

<net id="2412"><net_src comp="318" pin="0"/><net_sink comp="2403" pin=3"/></net>

<net id="2416"><net_src comp="2378" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2423"><net_src comp="312" pin="0"/><net_sink comp="2417" pin=0"/></net>

<net id="2424"><net_src comp="2378" pin="2"/><net_sink comp="2417" pin=1"/></net>

<net id="2425"><net_src comp="320" pin="0"/><net_sink comp="2417" pin=2"/></net>

<net id="2426"><net_src comp="144" pin="0"/><net_sink comp="2417" pin=3"/></net>

<net id="2430"><net_src comp="2417" pin="4"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="2435"><net_src comp="2403" pin="4"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="2443"><net_src comp="322" pin="0"/><net_sink comp="2437" pin=0"/></net>

<net id="2444"><net_src comp="560" pin="7"/><net_sink comp="2437" pin=1"/></net>

<net id="2445"><net_src comp="324" pin="0"/><net_sink comp="2437" pin=2"/></net>

<net id="2446"><net_src comp="326" pin="0"/><net_sink comp="2437" pin=3"/></net>

<net id="2453"><net_src comp="2437" pin="4"/><net_sink comp="2450" pin=0"/></net>

<net id="2458"><net_src comp="2447" pin="1"/><net_sink comp="2454" pin=0"/></net>

<net id="2459"><net_src comp="2450" pin="1"/><net_sink comp="2454" pin=1"/></net>

<net id="2466"><net_src comp="328" pin="0"/><net_sink comp="2460" pin=0"/></net>

<net id="2467"><net_src comp="330" pin="0"/><net_sink comp="2460" pin=2"/></net>

<net id="2468"><net_src comp="560" pin="3"/><net_sink comp="2460" pin=3"/></net>

<net id="2472"><net_src comp="2460" pin="4"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="2477"><net_src comp="2454" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="2485"><net_src comp="332" pin="0"/><net_sink comp="2479" pin=0"/></net>

<net id="2486"><net_src comp="618" pin="2"/><net_sink comp="2479" pin=1"/></net>

<net id="2487"><net_src comp="280" pin="0"/><net_sink comp="2479" pin=2"/></net>

<net id="2488"><net_src comp="226" pin="0"/><net_sink comp="2479" pin=3"/></net>

<net id="2492"><net_src comp="2479" pin="4"/><net_sink comp="2489" pin=0"/></net>

<net id="2497"><net_src comp="2454" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2498"><net_src comp="2489" pin="1"/><net_sink comp="2493" pin=1"/></net>

<net id="2502"><net_src comp="2499" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2506"><net_src comp="2503" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="2517"><net_src comp="2510" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="2518"><net_src comp="2507" pin="1"/><net_sink comp="2513" pin=1"/></net>

<net id="2525"><net_src comp="334" pin="0"/><net_sink comp="2519" pin=0"/></net>

<net id="2526"><net_src comp="585" pin="3"/><net_sink comp="2519" pin=1"/></net>

<net id="2527"><net_src comp="336" pin="0"/><net_sink comp="2519" pin=2"/></net>

<net id="2528"><net_src comp="338" pin="0"/><net_sink comp="2519" pin=3"/></net>

<net id="2535"><net_src comp="340" pin="0"/><net_sink comp="2529" pin=0"/></net>

<net id="2536"><net_src comp="52" pin="0"/><net_sink comp="2529" pin=2"/></net>

<net id="2537"><net_src comp="2519" pin="4"/><net_sink comp="2529" pin=3"/></net>

<net id="2541"><net_src comp="2529" pin="4"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2546"><net_src comp="2513" pin="2"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="2555"><net_src comp="342" pin="0"/><net_sink comp="2548" pin=0"/></net>

<net id="2556"><net_src comp="52" pin="0"/><net_sink comp="2548" pin=2"/></net>

<net id="2557"><net_src comp="2519" pin="4"/><net_sink comp="2548" pin=3"/></net>

<net id="2558"><net_src comp="262" pin="0"/><net_sink comp="2548" pin=4"/></net>

<net id="2562"><net_src comp="2548" pin="5"/><net_sink comp="2559" pin=0"/></net>

<net id="2569"><net_src comp="344" pin="0"/><net_sink comp="2563" pin=0"/></net>

<net id="2570"><net_src comp="622" pin="2"/><net_sink comp="2563" pin=1"/></net>

<net id="2571"><net_src comp="248" pin="0"/><net_sink comp="2563" pin=2"/></net>

<net id="2572"><net_src comp="346" pin="0"/><net_sink comp="2563" pin=3"/></net>

<net id="2576"><net_src comp="2563" pin="4"/><net_sink comp="2573" pin=0"/></net>

<net id="2581"><net_src comp="2513" pin="2"/><net_sink comp="2577" pin=0"/></net>

<net id="2582"><net_src comp="2573" pin="1"/><net_sink comp="2577" pin=1"/></net>

<net id="2586"><net_src comp="2577" pin="2"/><net_sink comp="2583" pin=0"/></net>

<net id="2591"><net_src comp="2583" pin="1"/><net_sink comp="2587" pin=0"/></net>

<net id="2592"><net_src comp="2559" pin="1"/><net_sink comp="2587" pin=1"/></net>

<net id="2599"><net_src comp="348" pin="0"/><net_sink comp="2593" pin=0"/></net>

<net id="2600"><net_src comp="2587" pin="2"/><net_sink comp="2593" pin=1"/></net>

<net id="2601"><net_src comp="336" pin="0"/><net_sink comp="2593" pin=2"/></net>

<net id="2602"><net_src comp="38" pin="0"/><net_sink comp="2593" pin=3"/></net>

<net id="2609"><net_src comp="350" pin="0"/><net_sink comp="2603" pin=0"/></net>

<net id="2610"><net_src comp="598" pin="3"/><net_sink comp="2603" pin=1"/></net>

<net id="2611"><net_src comp="352" pin="0"/><net_sink comp="2603" pin=2"/></net>

<net id="2612"><net_src comp="248" pin="0"/><net_sink comp="2603" pin=3"/></net>

<net id="2617"><net_src comp="598" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2618"><net_src comp="354" pin="0"/><net_sink comp="2613" pin=1"/></net>

<net id="2622"><net_src comp="2603" pin="4"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="2627"><net_src comp="2624" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2633"><net_src comp="356" pin="0"/><net_sink comp="2628" pin=0"/></net>

<net id="2634"><net_src comp="2613" pin="2"/><net_sink comp="2628" pin=1"/></net>

<net id="2635"><net_src comp="358" pin="0"/><net_sink comp="2628" pin=2"/></net>

<net id="2639"><net_src comp="626" pin="2"/><net_sink comp="2636" pin=0"/></net>

<net id="2644"><net_src comp="2628" pin="3"/><net_sink comp="2640" pin=0"/></net>

<net id="2645"><net_src comp="2636" pin="1"/><net_sink comp="2640" pin=1"/></net>

<net id="2651"><net_src comp="360" pin="0"/><net_sink comp="2646" pin=0"/></net>

<net id="2652"><net_src comp="2640" pin="2"/><net_sink comp="2646" pin=1"/></net>

<net id="2653"><net_src comp="362" pin="0"/><net_sink comp="2646" pin=2"/></net>

<net id="2658"><net_src comp="364" pin="0"/><net_sink comp="2654" pin=1"/></net>

<net id="2664"><net_src comp="2646" pin="3"/><net_sink comp="2659" pin=0"/></net>

<net id="2665"><net_src comp="2654" pin="2"/><net_sink comp="2659" pin=2"/></net>

<net id="2672"><net_src comp="366" pin="0"/><net_sink comp="2666" pin=0"/></net>

<net id="2673"><net_src comp="2659" pin="3"/><net_sink comp="2666" pin=1"/></net>

<net id="2674"><net_src comp="120" pin="0"/><net_sink comp="2666" pin=2"/></net>

<net id="2675"><net_src comp="310" pin="0"/><net_sink comp="2666" pin=3"/></net>

<net id="2680"><net_src comp="2666" pin="4"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="368" pin="0"/><net_sink comp="2676" pin=1"/></net>

<net id="2686"><net_src comp="2659" pin="3"/><net_sink comp="2682" pin=0"/></net>

<net id="2687"><net_src comp="370" pin="0"/><net_sink comp="2682" pin=1"/></net>

<net id="2694"><net_src comp="372" pin="0"/><net_sink comp="2688" pin=0"/></net>

<net id="2695"><net_src comp="2640" pin="2"/><net_sink comp="2688" pin=1"/></net>

<net id="2696"><net_src comp="184" pin="0"/><net_sink comp="2688" pin=2"/></net>

<net id="2697"><net_src comp="374" pin="0"/><net_sink comp="2688" pin=3"/></net>

<net id="2704"><net_src comp="372" pin="0"/><net_sink comp="2698" pin=0"/></net>

<net id="2705"><net_src comp="2640" pin="2"/><net_sink comp="2698" pin=1"/></net>

<net id="2706"><net_src comp="60" pin="0"/><net_sink comp="2698" pin=2"/></net>

<net id="2707"><net_src comp="376" pin="0"/><net_sink comp="2698" pin=3"/></net>

<net id="2713"><net_src comp="2646" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2714"><net_src comp="2688" pin="4"/><net_sink comp="2708" pin=1"/></net>

<net id="2715"><net_src comp="2698" pin="4"/><net_sink comp="2708" pin=2"/></net>

<net id="2719"><net_src comp="2659" pin="3"/><net_sink comp="2716" pin=0"/></net>

<net id="2725"><net_src comp="386" pin="0"/><net_sink comp="2720" pin=0"/></net>

<net id="2726"><net_src comp="388" pin="0"/><net_sink comp="2720" pin=2"/></net>

<net id="2730"><net_src comp="2720" pin="3"/><net_sink comp="2727" pin=0"/></net>

<net id="2735"><net_src comp="50" pin="0"/><net_sink comp="2731" pin=1"/></net>

<net id="2740"><net_src comp="50" pin="0"/><net_sink comp="2736" pin=1"/></net>

<net id="2746"><net_src comp="386" pin="0"/><net_sink comp="2741" pin=0"/></net>

<net id="2747"><net_src comp="390" pin="0"/><net_sink comp="2741" pin=2"/></net>

<net id="2751"><net_src comp="2741" pin="3"/><net_sink comp="2748" pin=0"/></net>

<net id="2757"><net_src comp="386" pin="0"/><net_sink comp="2752" pin=0"/></net>

<net id="2758"><net_src comp="392" pin="0"/><net_sink comp="2752" pin=2"/></net>

<net id="2762"><net_src comp="2752" pin="3"/><net_sink comp="2759" pin=0"/></net>

<net id="2771"><net_src comp="2763" pin="2"/><net_sink comp="2767" pin=0"/></net>

<net id="2776"><net_src comp="274" pin="0"/><net_sink comp="2772" pin=1"/></net>

<net id="2783"><net_src comp="394" pin="0"/><net_sink comp="2777" pin=0"/></net>

<net id="2784"><net_src comp="2772" pin="2"/><net_sink comp="2777" pin=2"/></net>

<net id="2788"><net_src comp="2777" pin="4"/><net_sink comp="2785" pin=0"/></net>

<net id="2797"><net_src comp="2789" pin="2"/><net_sink comp="2793" pin=0"/></net>

<net id="2798"><net_src comp="50" pin="0"/><net_sink comp="2793" pin=1"/></net>

<net id="2803"><net_src comp="2793" pin="2"/><net_sink comp="2799" pin=1"/></net>

<net id="2808"><net_src comp="50" pin="0"/><net_sink comp="2804" pin=1"/></net>

<net id="2813"><net_src comp="2804" pin="2"/><net_sink comp="2809" pin=1"/></net>

<net id="2818"><net_src comp="50" pin="0"/><net_sink comp="2814" pin=1"/></net>

<net id="2823"><net_src comp="2793" pin="2"/><net_sink comp="2819" pin=0"/></net>

<net id="2824"><net_src comp="2814" pin="2"/><net_sink comp="2819" pin=1"/></net>

<net id="2829"><net_src comp="2819" pin="2"/><net_sink comp="2825" pin=0"/></net>

<net id="2834"><net_src comp="2819" pin="2"/><net_sink comp="2830" pin=0"/></net>

<net id="2835"><net_src comp="2731" pin="2"/><net_sink comp="2830" pin=1"/></net>

<net id="2840"><net_src comp="2830" pin="2"/><net_sink comp="2836" pin=0"/></net>

<net id="2845"><net_src comp="2830" pin="2"/><net_sink comp="2841" pin=0"/></net>

<net id="2846"><net_src comp="2736" pin="2"/><net_sink comp="2841" pin=1"/></net>

<net id="2851"><net_src comp="2841" pin="2"/><net_sink comp="2847" pin=0"/></net>

<net id="2852"><net_src comp="2767" pin="2"/><net_sink comp="2847" pin=1"/></net>

<net id="2857"><net_src comp="2847" pin="2"/><net_sink comp="2853" pin=0"/></net>

<net id="2862"><net_src comp="50" pin="0"/><net_sink comp="2858" pin=1"/></net>

<net id="2867"><net_src comp="2847" pin="2"/><net_sink comp="2863" pin=0"/></net>

<net id="2868"><net_src comp="2858" pin="2"/><net_sink comp="2863" pin=1"/></net>

<net id="2873"><net_src comp="2767" pin="2"/><net_sink comp="2869" pin=0"/></net>

<net id="2874"><net_src comp="50" pin="0"/><net_sink comp="2869" pin=1"/></net>

<net id="2879"><net_src comp="2869" pin="2"/><net_sink comp="2875" pin=1"/></net>

<net id="2884"><net_src comp="2875" pin="2"/><net_sink comp="2880" pin=0"/></net>

<net id="2885"><net_src comp="2841" pin="2"/><net_sink comp="2880" pin=1"/></net>

<net id="2897"><net_src comp="396" pin="0"/><net_sink comp="2886" pin=0"/></net>

<net id="2898"><net_src comp="2799" pin="2"/><net_sink comp="2886" pin=2"/></net>

<net id="2899"><net_src comp="2809" pin="2"/><net_sink comp="2886" pin=3"/></net>

<net id="2900"><net_src comp="2825" pin="2"/><net_sink comp="2886" pin=4"/></net>

<net id="2901"><net_src comp="2836" pin="2"/><net_sink comp="2886" pin=5"/></net>

<net id="2902"><net_src comp="2853" pin="2"/><net_sink comp="2886" pin=6"/></net>

<net id="2903"><net_src comp="2863" pin="2"/><net_sink comp="2886" pin=7"/></net>

<net id="2904"><net_src comp="2880" pin="2"/><net_sink comp="2886" pin=8"/></net>

<net id="2928"><net_src comp="398" pin="0"/><net_sink comp="2905" pin=0"/></net>

<net id="2929"><net_src comp="400" pin="0"/><net_sink comp="2905" pin=1"/></net>

<net id="2930"><net_src comp="402" pin="0"/><net_sink comp="2905" pin=2"/></net>

<net id="2931"><net_src comp="404" pin="0"/><net_sink comp="2905" pin=3"/></net>

<net id="2932"><net_src comp="2727" pin="1"/><net_sink comp="2905" pin=4"/></net>

<net id="2933"><net_src comp="406" pin="0"/><net_sink comp="2905" pin=5"/></net>

<net id="2934"><net_src comp="408" pin="0"/><net_sink comp="2905" pin=6"/></net>

<net id="2935"><net_src comp="410" pin="0"/><net_sink comp="2905" pin=7"/></net>

<net id="2936"><net_src comp="2748" pin="1"/><net_sink comp="2905" pin=8"/></net>

<net id="2937"><net_src comp="412" pin="0"/><net_sink comp="2905" pin=9"/></net>

<net id="2938"><net_src comp="2759" pin="1"/><net_sink comp="2905" pin=10"/></net>

<net id="2939"><net_src comp="414" pin="0"/><net_sink comp="2905" pin=11"/></net>

<net id="2940"><net_src comp="2759" pin="1"/><net_sink comp="2905" pin=12"/></net>

<net id="2941"><net_src comp="416" pin="0"/><net_sink comp="2905" pin=13"/></net>

<net id="2942"><net_src comp="2748" pin="1"/><net_sink comp="2905" pin=14"/></net>

<net id="2943"><net_src comp="418" pin="0"/><net_sink comp="2905" pin=15"/></net>

<net id="2944"><net_src comp="2759" pin="1"/><net_sink comp="2905" pin=16"/></net>

<net id="2945"><net_src comp="420" pin="0"/><net_sink comp="2905" pin=17"/></net>

<net id="2946"><net_src comp="2785" pin="1"/><net_sink comp="2905" pin=18"/></net>

<net id="2947"><net_src comp="422" pin="0"/><net_sink comp="2905" pin=19"/></net>

<net id="2948"><net_src comp="2886" pin="9"/><net_sink comp="2905" pin=20"/></net>

<net id="2954"><net_src comp="2293" pin="1"/><net_sink comp="2949" pin=0"/></net>

<net id="2955"><net_src comp="288" pin="0"/><net_sink comp="2949" pin=1"/></net>

<net id="2956"><net_src comp="2313" pin="1"/><net_sink comp="2949" pin=2"/></net>

<net id="2957"><net_src comp="2949" pin="3"/><net_sink comp="2317" pin=1"/></net>

<net id="2958"><net_src comp="2949" pin="3"/><net_sink comp="2326" pin=1"/></net>

<net id="2959"><net_src comp="2949" pin="3"/><net_sink comp="2333" pin=0"/></net>

<net id="2963"><net_src comp="424" pin="2"/><net_sink comp="2960" pin=0"/></net>

<net id="2964"><net_src comp="2960" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="2968"><net_src comp="666" pin="3"/><net_sink comp="2965" pin=0"/></net>

<net id="2969"><net_src comp="2965" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="2970"><net_src comp="2965" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2971"><net_src comp="2965" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="2975"><net_src comp="674" pin="1"/><net_sink comp="2972" pin=0"/></net>

<net id="2976"><net_src comp="2972" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="2977"><net_src comp="2972" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="2978"><net_src comp="2972" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="2979"><net_src comp="2972" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="2983"><net_src comp="678" pin="3"/><net_sink comp="2980" pin=0"/></net>

<net id="2984"><net_src comp="2980" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2985"><net_src comp="2980" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="2986"><net_src comp="2980" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="2990"><net_src comp="686" pin="3"/><net_sink comp="2987" pin=0"/></net>

<net id="2991"><net_src comp="2987" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="2992"><net_src comp="2987" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2996"><net_src comp="704" pin="1"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="3001"><net_src comp="436" pin="3"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="3006"><net_src comp="709" pin="2"/><net_sink comp="3003" pin=0"/></net>

<net id="3007"><net_src comp="3003" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="3008"><net_src comp="3003" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="3012"><net_src comp="714" pin="2"/><net_sink comp="3009" pin=0"/></net>

<net id="3013"><net_src comp="3009" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="3017"><net_src comp="630" pin="2"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="3019"><net_src comp="3014" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="3023"><net_src comp="752" pin="4"/><net_sink comp="3020" pin=0"/></net>

<net id="3024"><net_src comp="3020" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="3025"><net_src comp="3020" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="3029"><net_src comp="762" pin="1"/><net_sink comp="3026" pin=0"/></net>

<net id="3030"><net_src comp="3026" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="3034"><net_src comp="766" pin="3"/><net_sink comp="3031" pin=0"/></net>

<net id="3035"><net_src comp="3031" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="3039"><net_src comp="859" pin="4"/><net_sink comp="3036" pin=0"/></net>

<net id="3040"><net_src comp="3036" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="3041"><net_src comp="3036" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="3045"><net_src comp="869" pin="4"/><net_sink comp="3042" pin=0"/></net>

<net id="3046"><net_src comp="3042" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="3047"><net_src comp="3042" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="3051"><net_src comp="879" pin="4"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="3056"><net_src comp="941" pin="2"/><net_sink comp="3053" pin=0"/></net>

<net id="3057"><net_src comp="3053" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="3061"><net_src comp="947" pin="4"/><net_sink comp="3058" pin=0"/></net>

<net id="3062"><net_src comp="3058" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="3063"><net_src comp="3058" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="3067"><net_src comp="957" pin="1"/><net_sink comp="3064" pin=0"/></net>

<net id="3068"><net_src comp="3064" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="3072"><net_src comp="1028" pin="4"/><net_sink comp="3069" pin=0"/></net>

<net id="3073"><net_src comp="3069" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="3074"><net_src comp="3069" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="3078"><net_src comp="1038" pin="4"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="3083"><net_src comp="1048" pin="4"/><net_sink comp="3080" pin=0"/></net>

<net id="3084"><net_src comp="3080" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="3085"><net_src comp="3080" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="3089"><net_src comp="1116" pin="4"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="3091"><net_src comp="3086" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="3095"><net_src comp="1126" pin="4"/><net_sink comp="3092" pin=0"/></net>

<net id="3096"><net_src comp="3092" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="3100"><net_src comp="1136" pin="4"/><net_sink comp="3097" pin=0"/></net>

<net id="3101"><net_src comp="3097" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="3102"><net_src comp="3097" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="3106"><net_src comp="1204" pin="4"/><net_sink comp="3103" pin=0"/></net>

<net id="3107"><net_src comp="3103" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="3108"><net_src comp="3103" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="3112"><net_src comp="1214" pin="4"/><net_sink comp="3109" pin=0"/></net>

<net id="3113"><net_src comp="3109" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="3117"><net_src comp="1224" pin="4"/><net_sink comp="3114" pin=0"/></net>

<net id="3118"><net_src comp="3114" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="3119"><net_src comp="3114" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="3123"><net_src comp="1292" pin="4"/><net_sink comp="3120" pin=0"/></net>

<net id="3124"><net_src comp="3120" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="3125"><net_src comp="3120" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="3129"><net_src comp="1302" pin="4"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="3134"><net_src comp="1312" pin="4"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="3136"><net_src comp="3131" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="3140"><net_src comp="449" pin="3"/><net_sink comp="3137" pin=0"/></net>

<net id="3141"><net_src comp="3137" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="3145"><net_src comp="462" pin="3"/><net_sink comp="3142" pin=0"/></net>

<net id="3146"><net_src comp="3142" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="3150"><net_src comp="475" pin="3"/><net_sink comp="3147" pin=0"/></net>

<net id="3151"><net_src comp="3147" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="3155"><net_src comp="488" pin="3"/><net_sink comp="3152" pin=0"/></net>

<net id="3156"><net_src comp="3152" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="3160"><net_src comp="501" pin="3"/><net_sink comp="3157" pin=0"/></net>

<net id="3161"><net_src comp="3157" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="3165"><net_src comp="514" pin="3"/><net_sink comp="3162" pin=0"/></net>

<net id="3166"><net_src comp="3162" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="3170"><net_src comp="527" pin="3"/><net_sink comp="3167" pin=0"/></net>

<net id="3171"><net_src comp="3167" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="3175"><net_src comp="540" pin="3"/><net_sink comp="3172" pin=0"/></net>

<net id="3176"><net_src comp="3172" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="3180"><net_src comp="1408" pin="4"/><net_sink comp="3177" pin=0"/></net>

<net id="3181"><net_src comp="3177" pin="1"/><net_sink comp="1581" pin=1"/></net>

<net id="3185"><net_src comp="1418" pin="4"/><net_sink comp="3182" pin=0"/></net>

<net id="3186"><net_src comp="3182" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="3190"><net_src comp="1443" pin="2"/><net_sink comp="3187" pin=0"/></net>

<net id="3191"><net_src comp="3187" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="3192"><net_src comp="3187" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="3196"><net_src comp="1448" pin="2"/><net_sink comp="3193" pin=0"/></net>

<net id="3197"><net_src comp="3193" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="3198"><net_src comp="3193" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="3202"><net_src comp="1453" pin="2"/><net_sink comp="3199" pin=0"/></net>

<net id="3203"><net_src comp="3199" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="3204"><net_src comp="3199" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="3205"><net_src comp="3199" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="3209"><net_src comp="1458" pin="3"/><net_sink comp="3206" pin=0"/></net>

<net id="3210"><net_src comp="3206" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="3211"><net_src comp="3206" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="3212"><net_src comp="3206" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="3216"><net_src comp="1640" pin="4"/><net_sink comp="3213" pin=0"/></net>

<net id="3217"><net_src comp="3213" pin="1"/><net_sink comp="2044" pin=0"/></net>

<net id="3221"><net_src comp="1661" pin="3"/><net_sink comp="3218" pin=0"/></net>

<net id="3222"><net_src comp="3218" pin="1"/><net_sink comp="2126" pin=1"/></net>

<net id="3226"><net_src comp="1677" pin="2"/><net_sink comp="3223" pin=0"/></net>

<net id="3227"><net_src comp="3223" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="3228"><net_src comp="3223" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="3229"><net_src comp="3223" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="3230"><net_src comp="3223" pin="1"/><net_sink comp="2135" pin=2"/></net>

<net id="3231"><net_src comp="3223" pin="1"/><net_sink comp="2197" pin=0"/></net>

<net id="3232"><net_src comp="3223" pin="1"/><net_sink comp="2217" pin=1"/></net>

<net id="3236"><net_src comp="1699" pin="2"/><net_sink comp="3233" pin=0"/></net>

<net id="3237"><net_src comp="3233" pin="1"/><net_sink comp="2799" pin=0"/></net>

<net id="3238"><net_src comp="3233" pin="1"/><net_sink comp="2814" pin=0"/></net>

<net id="3242"><net_src comp="1752" pin="2"/><net_sink comp="3239" pin=0"/></net>

<net id="3243"><net_src comp="3239" pin="1"/><net_sink comp="2121" pin=0"/></net>

<net id="3247"><net_src comp="1763" pin="3"/><net_sink comp="3244" pin=0"/></net>

<net id="3248"><net_src comp="3244" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="3249"><net_src comp="3244" pin="1"/><net_sink comp="2167" pin=0"/></net>

<net id="3250"><net_src comp="3244" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="3251"><net_src comp="3244" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="3255"><net_src comp="1861" pin="2"/><net_sink comp="3252" pin=0"/></net>

<net id="3256"><net_src comp="3252" pin="1"/><net_sink comp="2789" pin=1"/></net>

<net id="3257"><net_src comp="3252" pin="1"/><net_sink comp="2804" pin=0"/></net>

<net id="3258"><net_src comp="3252" pin="1"/><net_sink comp="2886" pin=1"/></net>

<net id="3262"><net_src comp="1891" pin="2"/><net_sink comp="3259" pin=0"/></net>

<net id="3263"><net_src comp="3259" pin="1"/><net_sink comp="2789" pin=0"/></net>

<net id="3264"><net_src comp="3259" pin="1"/><net_sink comp="2809" pin=0"/></net>

<net id="3268"><net_src comp="1930" pin="3"/><net_sink comp="3265" pin=0"/></net>

<net id="3269"><net_src comp="3265" pin="1"/><net_sink comp="2102" pin=4"/></net>

<net id="3273"><net_src comp="1972" pin="2"/><net_sink comp="3270" pin=0"/></net>

<net id="3274"><net_src comp="3270" pin="1"/><net_sink comp="2731" pin=0"/></net>

<net id="3275"><net_src comp="3270" pin="1"/><net_sink comp="2825" pin=1"/></net>

<net id="3279"><net_src comp="2012" pin="2"/><net_sink comp="3276" pin=0"/></net>

<net id="3280"><net_src comp="3276" pin="1"/><net_sink comp="2736" pin=0"/></net>

<net id="3281"><net_src comp="3276" pin="1"/><net_sink comp="2836" pin=1"/></net>

<net id="3285"><net_src comp="642" pin="2"/><net_sink comp="3282" pin=0"/></net>

<net id="3286"><net_src comp="3282" pin="1"/><net_sink comp="2149" pin=0"/></net>

<net id="3287"><net_src comp="3282" pin="1"/><net_sink comp="2154" pin=0"/></net>

<net id="3288"><net_src comp="3282" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="3289"><net_src comp="3282" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="3290"><net_src comp="3282" pin="1"/><net_sink comp="2237" pin=0"/></net>

<net id="3291"><net_src comp="3282" pin="1"/><net_sink comp="2301" pin=0"/></net>

<net id="3295"><net_src comp="2053" pin="3"/><net_sink comp="3292" pin=0"/></net>

<net id="3296"><net_src comp="3292" pin="1"/><net_sink comp="2853" pin=1"/></net>

<net id="3297"><net_src comp="3292" pin="1"/><net_sink comp="2858" pin=0"/></net>

<net id="3301"><net_src comp="2066" pin="2"/><net_sink comp="3298" pin=0"/></net>

<net id="3302"><net_src comp="3298" pin="1"/><net_sink comp="2763" pin=0"/></net>

<net id="3306"><net_src comp="2121" pin="2"/><net_sink comp="3303" pin=0"/></net>

<net id="3307"><net_src comp="3303" pin="1"/><net_sink comp="2720" pin=1"/></net>

<net id="3308"><net_src comp="3303" pin="1"/><net_sink comp="2741" pin=1"/></net>

<net id="3309"><net_src comp="3303" pin="1"/><net_sink comp="2752" pin=1"/></net>

<net id="3310"><net_src comp="3303" pin="1"/><net_sink comp="2777" pin=1"/></net>

<net id="3314"><net_src comp="2265" pin="4"/><net_sink comp="3311" pin=0"/></net>

<net id="3315"><net_src comp="3311" pin="1"/><net_sink comp="2378" pin=0"/></net>

<net id="3319"><net_src comp="2285" pin="3"/><net_sink comp="3316" pin=0"/></net>

<net id="3320"><net_src comp="3316" pin="1"/><net_sink comp="2306" pin=1"/></net>

<net id="3324"><net_src comp="2293" pin="1"/><net_sink comp="3321" pin=0"/></net>

<net id="3325"><net_src comp="3321" pin="1"/><net_sink comp="2949" pin=0"/></net>

<net id="3329"><net_src comp="2301" pin="2"/><net_sink comp="3326" pin=0"/></net>

<net id="3330"><net_src comp="3326" pin="1"/><net_sink comp="2763" pin=1"/></net>

<net id="3334"><net_src comp="2313" pin="1"/><net_sink comp="3331" pin=0"/></net>

<net id="3335"><net_src comp="3331" pin="1"/><net_sink comp="2949" pin=0"/></net>

<net id="3339"><net_src comp="2356" pin="3"/><net_sink comp="3336" pin=0"/></net>

<net id="3340"><net_src comp="3336" pin="1"/><net_sink comp="2364" pin=0"/></net>

<net id="3341"><net_src comp="3336" pin="1"/><net_sink comp="2654" pin=0"/></net>

<net id="3342"><net_src comp="3336" pin="1"/><net_sink comp="2659" pin=1"/></net>

<net id="3346"><net_src comp="2383" pin="4"/><net_sink comp="3343" pin=0"/></net>

<net id="3347"><net_src comp="3343" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="3351"><net_src comp="2393" pin="4"/><net_sink comp="3348" pin=0"/></net>

<net id="3352"><net_src comp="3348" pin="1"/><net_sink comp="2499" pin=0"/></net>

<net id="3353"><net_src comp="3348" pin="1"/><net_sink comp="2529" pin=1"/></net>

<net id="3354"><net_src comp="3348" pin="1"/><net_sink comp="2548" pin=1"/></net>

<net id="3358"><net_src comp="2403" pin="4"/><net_sink comp="3355" pin=0"/></net>

<net id="3359"><net_src comp="3355" pin="1"/><net_sink comp="2460" pin=1"/></net>

<net id="3363"><net_src comp="2413" pin="1"/><net_sink comp="3360" pin=0"/></net>

<net id="3364"><net_src comp="3360" pin="1"/><net_sink comp="2447" pin=0"/></net>

<net id="3368"><net_src comp="553" pin="3"/><net_sink comp="3365" pin=0"/></net>

<net id="3369"><net_src comp="3365" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="3373"><net_src comp="570" pin="3"/><net_sink comp="3370" pin=0"/></net>

<net id="3374"><net_src comp="3370" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="3378"><net_src comp="2460" pin="4"/><net_sink comp="3375" pin=0"/></net>

<net id="3379"><net_src comp="3375" pin="1"/><net_sink comp="2507" pin=0"/></net>

<net id="3383"><net_src comp="2493" pin="2"/><net_sink comp="3380" pin=0"/></net>

<net id="3384"><net_src comp="3380" pin="1"/><net_sink comp="2510" pin=0"/></net>

<net id="3388"><net_src comp="578" pin="3"/><net_sink comp="3385" pin=0"/></net>

<net id="3389"><net_src comp="3385" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="3393"><net_src comp="591" pin="3"/><net_sink comp="3390" pin=0"/></net>

<net id="3394"><net_src comp="3390" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="3398"><net_src comp="2593" pin="4"/><net_sink comp="3395" pin=0"/></net>

<net id="3399"><net_src comp="3395" pin="1"/><net_sink comp="2624" pin=0"/></net>

<net id="3403"><net_src comp="2676" pin="2"/><net_sink comp="3400" pin=0"/></net>

<net id="3404"><net_src comp="3400" pin="1"/><net_sink comp="2767" pin=1"/></net>

<net id="3408"><net_src comp="2682" pin="2"/><net_sink comp="3405" pin=0"/></net>

<net id="3409"><net_src comp="3405" pin="1"/><net_sink comp="2875" pin=0"/></net>

<net id="3413"><net_src comp="2708" pin="3"/><net_sink comp="3410" pin=0"/></net>

<net id="3414"><net_src comp="3410" pin="1"/><net_sink comp="2777" pin=3"/></net>

<net id="3418"><net_src comp="2716" pin="1"/><net_sink comp="3415" pin=0"/></net>

<net id="3419"><net_src comp="3415" pin="1"/><net_sink comp="2772" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {18 19 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {16 17 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {17 18 }
  - Chain level:
	State 1
		bs_exp : 1
		bs_sig : 1
		tmp : 1
		tmp_5 : 1
		index0 : 1
		zext_ln502 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr : 3
		b_frac_tilde_inverse : 4
	State 2
		zext_ln485 : 1
		b_frac_2 : 2
		zext_ln516 : 1
		mul_ln516 : 3
		a : 4
		trunc_ln39 : 4
		tmp_6 : 4
	State 3
		zext_ln42 : 1
		zext_ln42_2_cast : 2
		zext_ln42_1 : 1
		tmp_4 : 2
		zext_ln42_2 : 3
		select_ln42 : 4
		zext_ln44 : 1
		add_ln44 : 5
		mul_ln44 : 2
		zext_ln44_2 : 3
		sub_ln44 : 6
		z2 : 7
		a_1 : 7
		tmp_7 : 7
	State 4
		eZ : 1
		zext_ln44_3 : 1
		zext_ln44_4 : 2
		add_ln44_1 : 3
		mul_ln44_1 : 1
		shl_ln44_2 : 2
		zext_ln44_7 : 3
		sub_ln44_1 : 4
		a_2 : 5
		trunc_ln39_1 : 5
	State 5
		zext_ln40_1 : 1
		eZ_1 : 2
		zext_ln44_8 : 1
		zext_ln44_9 : 3
		add_ln44_2 : 4
		zext_ln44_11 : 1
		mul_ln44_2 : 2
		shl_ln44_5 : 3
		zext_ln44_12 : 4
		sub_ln44_2 : 5
		z4 : 6
		tmp_8 : 6
		tmp_9 : 6
	State 6
		eZ_2 : 1
		zext_ln44_13 : 1
		zext_ln44_14 : 2
		add_ln44_3 : 3
		mul_ln44_3 : 1
		shl_ln44_7 : 2
		zext_ln44_17 : 3
		sub_ln44_3 : 4
		tmp_10 : 5
		tmp_11 : 5
		tmp_13 : 5
	State 7
		eZ_3 : 1
		zext_ln44_18 : 1
		zext_ln44_19 : 2
		add_ln44_4 : 3
		mul_ln44_4 : 1
		shl_ln44_9 : 2
		zext_ln44_22 : 3
		sub_ln44_4 : 4
		tmp_14 : 5
		tmp_15 : 5
		tmp_16 : 5
	State 8
		eZ_4 : 1
		zext_ln44_23 : 1
		zext_ln44_24 : 2
		add_ln44_5 : 3
		mul_ln44_5 : 1
		shl_ln44_3 : 2
		zext_ln44_27 : 3
		sub_ln44_5 : 4
		tmp_17 : 5
		tmp_18 : 5
		tmp_19 : 5
	State 9
		log_sum : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr : 1
		logn : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr : 1
		logn_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr : 1
		logn_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr : 1
		logn_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr : 1
		logn_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr : 1
		logn_5 : 2
		eZ_5 : 1
		zext_ln44_28 : 1
		zext_ln44_29 : 2
		add_ln44_6 : 3
		mul_ln44_6 : 1
		shl_ln44_11 : 2
		zext_ln44_32 : 3
		sub_ln44_6 : 4
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr : 1
		logn_6 : 2
		tmp_20 : 5
		tmp_21 : 5
	State 10
		b_exp : 1
		icmp_ln340 : 2
		x_is_1 : 3
		tmp_2 : 2
		b_exp_1 : 1
		b_exp_2 : 2
		sext_ln494 : 3
		Elog2 : 4
		zext_ln194 : 1
		zext_ln194_1 : 1
		zext_ln194_2 : 1
		zext_ln194_3 : 1
		zext_ln194_4 : 1
		zext_ln194_5 : 1
		zext_ln194_6 : 1
		add_ln209 : 2
		add_ln209_1 : 2
		zext_ln209 : 3
		add_ln209_2 : 4
		add_ln209_3 : 2
		add_ln209_4 : 2
		zext_ln209_1 : 3
		add_ln209_5 : 4
		zext_ln209_2 : 5
		log_sum_1 : 6
		mul_ln522 : 1
		lshr_ln : 2
		zext_ln522_1 : 3
		sub_ln522 : 4
		lshr_ln522_1 : 5
		shl_ln2 : 5
		sext_ln525 : 6
		sext_ln525_1 : 7
		add_ln525 : 8
		zext_ln525 : 6
		add_ln525_1 : 9
		log_base : 10
	State 11
		es_sign : 1
		es_exp : 1
		es_sig : 1
		zext_ln486_1 : 2
		m_exp : 3
		y_is_0 : 2
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		y_is_inf : 3
		icmp_ln18_2 : 2
		y_is_NaN : 3
		icmp_ln372 : 4
		tmp_1 : 4
		es_exp_cast : 1
		add_ln373 : 2
		zext_ln373 : 3
		lshr_ln373 : 4
		and_ln373_1 : 5
		icmp_ln373 : 5
		or_ln373 : 5
		xor_ln373 : 5
		sel_tmp3 : 5
		y_is_int : 6
		and_ln378 : 3
		or_ln378 : 3
		or_ln378_1 : 3
		or_ln386 : 7
		xor_ln386 : 7
		and_ln386 : 7
		or_ln386_1 : 7
		or_ln386_2 : 7
		y_is_pos : 2
		y_is_pinf : 3
		y_is_ninf : 3
		sub_ln422 : 3
		sext_ln422 : 4
		y_is_odd : 5
		and_ln431 : 3
		and_ln431_1 : 3
		and_ln431_2 : 2
		and_ln431_3 : 2
		or_ln431 : 3
		or_ln431_1 : 3
		or_ln431_2 : 3
		and_ln438 : 3
		and_ln438_1 : 3
		and_ln438_2 : 2
		and_ln438_3 : 2
		or_ln438 : 3
		or_ln438_1 : 3
		or_ln438_2 : 3
		e_frac : 2
		zext_ln532 : 3
		e_frac_1 : 4
		e_frac_2 : 5
		sext_ln539_1 : 6
		m_frac_l : 7
		tmp_30 : 8
	State 12
		xor_ln421 : 1
		and_ln422 : 1
		and_ln422_1 : 1
		sel_tmp7 : 1
		y_is_odd_1 : 2
		r_sign : 3
		sext_ln545 : 1
		select_ln545 : 2
		sext_ln545_1 : 3
		zext_ln545 : 4
		ashr_ln545 : 5
		shl_ln545 : 5
		trunc_ln545 : 6
		trunc_ln545_1 : 6
		m_fix_l : 7
		zext_ln546 : 4
		shl_ln546 : 8
		ashr_ln546 : 8
		m_fix_back : 9
		zext_ln552 : 1
		shl_ln552 : 2
		tmp_22 : 1
		select_ln553 : 2
		sext_ln553 : 3
		zext_ln553 : 4
		shl_ln553 : 5
		ashr_ln553 : 5
		select_ln553_1 : 6
		m_fix_0_in_in_v_v : 7
		empty : 8
		zext_ln549 : 9
		m_fix : 8
		m_fix_hi : 8
		tmp_23 : 10
		sext_ln563 : 9
		mul_ln563 : 10
		sext_ln628 : 10
		icmp_ln628 : 11
	State 13
	State 14
		sext_ln563_1 : 1
		add_ln563 : 2
	State 15
		tmp_9_cast : 1
		tmp_24 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 16
		mul_ln568 : 1
		m_fix_a : 2
		sub_ln574 : 3
		m_diff_hi : 4
		Z2 : 4
		Z3 : 4
		Z4 : 4
		Z4_ind : 4
		zext_ln249 : 5
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr : 6
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load : 7
		zext_ln254 : 5
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 : 6
		f_Z3 : 7
	State 17
		f_Z4 : 1
		zext_ln250_1 : 2
		exp_Z4_m_1 : 3
		exp_Z3_m_1 : 1
		zext_ln258 : 2
		zext_ln258_1 : 4
		mul_ln258 : 5
		tmp_25 : 6
		zext_ln261_1 : 7
		add_ln261 : 8
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 1
		f_Z2 : 2
	State 18
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 1
		exp_Z1 : 2
		exp_Z2P_m_1 : 1
		tmp_26 : 1
		exp_Z2_m_1 : 2
		zext_ln277 : 3
		zext_ln277_1 : 2
		mul_ln277 : 4
		and_ln : 2
		zext_ln280 : 3
		tmp_27 : 5
		zext_ln280_2 : 6
		add_ln280 : 7
		zext_ln280_1 : 8
		exp_Z1P_m_1_l : 9
		exp_Z1P_m_1 : 10
	State 19
		exp_Z1_hi : 1
		add_ln616 : 1
		zext_ln616 : 2
		mul_ln616 : 3
		shl_ln4 : 2
		zext_ln616_2 : 4
		add_ln616_1 : 5
		tmp_28 : 6
		r_exp_2 : 7
		tmp_29 : 8
		icmp_ln628_1 : 9
		icmp_ln645 : 8
		tmp_3 : 6
		tmp_12 : 6
		out_sig : 7
		trunc_ln657 : 8
	State 20
		bitcast_ln497 : 1
		bitcast_ln497_1 : 1
		bitcast_ln497_2 : 1
		t_3 : 1
		bitcast_ln497_3 : 2
		retval_2 : 1
		ret_ln661 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln44_fu_834      |    0    |    0    |    76   |
|          |     add_ln44_1_fu_915     |    0    |    0    |    81   |
|          |     add_ln44_2_fu_995     |    0    |    0    |   101   |
|          |     add_ln44_3_fu_1084    |    0    |    0    |   120   |
|          |     add_ln44_4_fu_1172    |    0    |    0    |   125   |
|          |     add_ln44_5_fu_1260    |    0    |    0    |   130   |
|          |     add_ln44_6_fu_1372    |    0    |    0    |   135   |
|          |       b_exp_fu_1431       |    0    |    0    |    18   |
|          |      b_exp_1_fu_1466      |    0    |    0    |    18   |
|          |     add_ln209_fu_1512     |    0    |    0    |   116   |
|          |    add_ln209_1_fu_1518    |    0    |    0    |   109   |
|          |    add_ln209_2_fu_1528    |    0    |    0    |   109   |
|          |    add_ln209_3_fu_1534    |    0    |    0    |    92   |
|          |    add_ln209_4_fu_1540    |    0    |    0    |    89   |
|    add   |    add_ln209_5_fu_1550    |    0    |    0    |    93   |
|          |     log_sum_1_fu_1560     |    0    |    0    |   109   |
|          |     add_ln525_fu_1624     |    0    |    0    |   120   |
|          |    add_ln525_1_fu_1634    |    0    |    0    |   121   |
|          |       m_exp_fu_1677       |    0    |    0    |    18   |
|          |     add_ln373_fu_1781     |    0    |    0    |    13   |
|          |    add_ln563_1_fu_2342    |    0    |    0    |    20   |
|          |     exp_Z4_m_1_fu_2454    |    0    |    0    |    42   |
|          |     add_ln261_fu_2493     |    0    |    0    |    43   |
|          |    exp_Z2P_m_1_fu_2513    |    0    |    0    |    50   |
|          |     add_ln280_fu_2577     |    0    |    0    |    51   |
|          |   exp_Z1P_m_1_l_fu_2587   |    0    |    0    |    58   |
|          |     add_ln616_fu_2613     |    0    |    0    |    65   |
|          |    add_ln616_1_fu_2640    |    0    |    0    |   114   |
|          |      r_exp_1_fu_2654      |    0    |    0    |    20   |
|          |      out_exp_fu_2772      |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |     shl_ln545_fu_2154     |    0    |    0    |   435   |
|    shl   |     shl_ln546_fu_2178     |    0    |    0    |   431   |
|          |     shl_ln552_fu_2204     |    0    |    0    |   435   |
|          |     shl_ln553_fu_2232     |    0    |    0    |   435   |
|----------|---------------------------|---------|---------|---------|
|          |     ashr_ln545_fu_2149    |    0    |    0    |   435   |
|   ashr   |     ashr_ln546_fu_2184    |    0    |    0    |   431   |
|          |     ashr_ln553_fu_2237    |    0    |    0    |   435   |
|----------|---------------------------|---------|---------|---------|
|          |        Elog2_fu_604       |    5    |    0    |    89   |
|          |      mul_ln568_fu_609     |    4    |    0    |    62   |
|          |      mul_ln522_fu_614     |    5    |    0    |    28   |
|          |      mul_ln258_fu_618     |    4    |    0    |    19   |
|          |      mul_ln277_fu_622     |    6    |    0    |    17   |
|          |      mul_ln616_fu_626     |    9    |    0    |    21   |
|          |      mul_ln516_fu_630     |    3    |    0    |    25   |
|    mul   |     mul_ln44_1_fu_634     |    4    |    0    |    68   |
|          |     mul_ln44_6_fu_638     |    4    |    0    |    80   |
|          |      m_frac_l_fu_642      |    13   |    0    |    83   |
|          |     mul_ln44_5_fu_646     |    5    |    0    |    97   |
|          |     mul_ln44_2_fu_650     |    5    |    0    |   101   |
|          |     mul_ln44_4_fu_654     |    5    |    0    |   118   |
|          |     mul_ln44_3_fu_658     |    5    |    0    |   140   |
|          |      mul_ln44_fu_843      |    0    |    0    |    62   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln44_fu_853      |    0    |    0    |    76   |
|          |     sub_ln44_1_fu_941     |    0    |    0    |    82   |
|          |     sub_ln44_2_fu_1022    |    0    |    0    |   102   |
|          |     sub_ln44_3_fu_1110    |    0    |    0    |   121   |
|          |     sub_ln44_4_fu_1198    |    0    |    0    |   126   |
|    sub   |     sub_ln44_5_fu_1286    |    0    |    0    |   131   |
|          |     sub_ln44_6_fu_1398    |    0    |    0    |   136   |
|          |     sub_ln522_fu_1592     |    0    |    0    |   124   |
|          |     sub_ln422_fu_1920     |    0    |    0    |    19   |
|          |      e_frac_1_fu_2030     |    0    |    0    |    60   |
|          |     sub_ln545_fu_2126     |    0    |    0    |    18   |
|          |     sub_ln574_fu_2378     |    0    |    0    |    66   |
|----------|---------------------------|---------|---------|---------|
|          |      b_frac_2_fu_739      |    0    |    0    |    48   |
|          |     select_ln42_fu_816    |    0    |    0    |    65   |
|          |      b_exp_2_fu_1472      |    0    |    0    |    12   |
|          |      e_frac_2_fu_2036     |    0    |    0    |    48   |
|          |    select_ln545_fu_2135   |    0    |    0    |    12   |
|          |      m_fix_l_fu_2167      |    0    |    0    |   105   |
|  select  |     m_fix_back_fu_2190    |    0    |    0    |   105   |
|          |    select_ln553_fu_2217   |    0    |    0    |    12   |
|          |   select_ln553_1_fu_2242  |    0    |    0    |   106   |
|          | m_fix_0_in_in_v_v_fu_2250 |    0    |    0    |   106   |
|          |    select_ln563_fu_2348   |    0    |    0    |    13   |
|          |       r_exp_fu_2356       |    0    |    0    |    13   |
|          |      r_exp_2_fu_2659      |    0    |    0    |    13   |
|          |      out_sig_fu_2708      |    0    |    0    |    47   |
|----------|---------------------------|---------|---------|---------|
|          |    icmp_ln340_1_fu_709    |    0    |    0    |    59   |
|          |     icmp_ln18_4_fu_714    |    0    |    0    |    59   |
|          |     icmp_ln340_fu_1437    |    0    |    0    |    19   |
|          |    icmp_ln18_3_fu_1448    |    0    |    0    |    18   |
|          |       x_is_0_fu_1453      |    0    |    0    |    18   |
|          |       y_is_0_fu_1683      |    0    |    0    |    18   |
|          |     icmp_ln18_fu_1703     |    0    |    0    |    18   |
|          |    icmp_ln18_1_fu_1709    |    0    |    0    |    59   |
|   icmp   |    icmp_ln18_2_fu_1721    |    0    |    0    |    59   |
|          |     icmp_ln372_fu_1757    |    0    |    0    |    19   |
|          |     icmp_ln373_fu_1803    |    0    |    0    |    59   |
|          |     icmp_ln421_fu_2061    |    0    |    0    |    19   |
|          |     icmp_ln422_fu_2066    |    0    |    0    |    19   |
|          |    icmp_ln422_1_fu_2071   |    0    |    0    |    19   |
|          |     icmp_ln628_fu_2301    |    0    |    0    |   138   |
|          |     icmp_ln563_fu_2336    |    0    |    0    |    25   |
|          |    icmp_ln628_1_fu_2676   |    0    |    0    |    10   |
|          |     icmp_ln645_fu_2682    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |       x_is_1_fu_1443      |    0    |    0    |    2    |
|          |      x_is_p1_fu_1694      |    0    |    0    |    2    |
|          |      x_is_n1_fu_1699      |    0    |    0    |    2    |
|          |      y_is_inf_fu_1715     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_1727     |    0    |    0    |    2    |
|          |      x_is_NaN_fu_1733     |    0    |    0    |    2    |
|          |      x_is_inf_fu_1737     |    0    |    0    |    2    |
|          |      x_is_neg_fu_1752     |    0    |    0    |    2    |
|          |    and_ln373_1_fu_1797    |    0    |    0    |    52   |
|          |     and_ln378_fu_1849     |    0    |    0    |    2    |
|          |     and_ln386_fu_1879     |    0    |    0    |    2    |
|          |     y_is_pinf_fu_1903     |    0    |    0    |    2    |
|          |     y_is_ninf_fu_1909     |    0    |    0    |    2    |
|          |     and_ln431_fu_1938     |    0    |    0    |    2    |
|          |    and_ln431_1_fu_1944    |    0    |    0    |    2    |
|          |    and_ln431_2_fu_1949    |    0    |    0    |    2    |
|          |    and_ln431_3_fu_1955    |    0    |    0    |    2    |
|          |     and_ln438_fu_1978     |    0    |    0    |    2    |
|    and   |    and_ln438_1_fu_1983    |    0    |    0    |    2    |
|          |    and_ln438_2_fu_1989    |    0    |    0    |    2    |
|          |    and_ln438_3_fu_1994    |    0    |    0    |    2    |
|          |     and_ln422_fu_2082     |    0    |    0    |    2    |
|          |    and_ln422_1_fu_2088    |    0    |    0    |    2    |
|          |       r_sign_fu_2121      |    0    |    0    |    2    |
|          |     and_ln628_fu_2763     |    0    |    0    |    2    |
|          |     and_ln342_fu_2799     |    0    |    0    |    2    |
|          |    and_ln386_1_fu_2809    |    0    |    0    |    2    |
|          |    and_ln342_1_fu_2819    |    0    |    0    |    2    |
|          |    and_ln431_4_fu_2825    |    0    |    0    |    2    |
|          |    and_ln431_5_fu_2830    |    0    |    0    |    2    |
|          |    and_ln438_4_fu_2836    |    0    |    0    |    2    |
|          |    and_ln438_5_fu_2841    |    0    |    0    |    2    |
|          |    and_ln628_1_fu_2847    |    0    |    0    |    2    |
|          |     and_ln629_fu_2853     |    0    |    0    |    2    |
|          |    and_ln629_1_fu_2863    |    0    |    0    |    2    |
|          |     and_ln645_fu_2875     |    0    |    0    |    2    |
|          |    and_ln645_1_fu_2880    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      y_is_int_fu_1829     |    0    |    0    |    9    |
| sparsemux|     y_is_odd_1_fu_2102    |    0    |    0    |    9    |
|          |      retval_2_fu_2905     |    0    |    0    |    43   |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln357_fu_1741     |    0    |    0    |    2    |
|          |      or_ln373_fu_1809     |    0    |    0    |    2    |
|          |      or_ln378_fu_1855     |    0    |    0    |    2    |
|          |     or_ln378_1_fu_1861    |    0    |    0    |    2    |
|          |      or_ln386_fu_1867     |    0    |    0    |    2    |
|          |     or_ln386_1_fu_1885    |    0    |    0    |    2    |
|          |     or_ln386_2_fu_1891    |    0    |    0    |    2    |
|    or    |      or_ln431_fu_1960     |    0    |    0    |    2    |
|          |     or_ln431_1_fu_1966    |    0    |    0    |    2    |
|          |     or_ln431_2_fu_1972    |    0    |    0    |    2    |
|          |      or_ln438_fu_2000     |    0    |    0    |    2    |
|          |     or_ln438_1_fu_2006    |    0    |    0    |    2    |
|          |     or_ln438_2_fu_2012    |    0    |    0    |    2    |
|          |      or_ln628_fu_2767     |    0    |    0    |    2    |
|          |     or_ln386_3_fu_2789    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     xor_ln341_fu_1689     |    0    |    0    |    2    |
|          |     xor_ln357_fu_1746     |    0    |    0    |    2    |
|          |     xor_ln373_fu_1815     |    0    |    0    |    2    |
|          |     xor_ln386_fu_1873     |    0    |    0    |    2    |
|          |      y_is_pos_fu_1897     |    0    |    0    |    2    |
|          |  x_abs_greater_1_fu_1915  |    0    |    0    |    2    |
|    xor   |     xor_ln421_fu_2076     |    0    |    0    |    2    |
|          |     xor_ln431_fu_2731     |    0    |    0    |    2    |
|          |     xor_ln438_fu_2736     |    0    |    0    |    2    |
|          |    xor_ln386_1_fu_2793    |    0    |    0    |    2    |
|          |    xor_ln386_2_fu_2804    |    0    |    0    |    2    |
|          |     xor_ln342_fu_2814     |    0    |    0    |    2    |
|          |     xor_ln629_fu_2858     |    0    |    0    |    2    |
|          |     xor_ln628_fu_2869     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_678        |    0    |    0    |    0    |
|          |        tmp_5_fu_686       |    0    |    0    |    0    |
|          |        tmp_6_fu_766       |    0    |    0    |    0    |
|          |       tmp_2_fu_1458       |    0    |    0    |    0    |
|          |      es_sign_fu_1653      |    0    |    0    |    0    |
| bitselect|       tmp_1_fu_1763       |    0    |    0    |    0    |
|          |      y_is_odd_fu_1930     |    0    |    0    |    17   |
|          |       tmp_30_fu_2053      |    0    |    0    |    0    |
|          |       tmp_22_fu_2209      |    0    |    0    |    0    |
|          |       tmp_23_fu_2285      |    0    |    0    |    0    |
|          |       tmp_24_fu_2326      |    0    |    0    |    0    |
|          |       tmp_28_fu_2646      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   lshr   |     lshr_ln373_fu_1791    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_2949        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |    exp_read_read_fu_424   |    0    |    0    |    0    |
|          |   base_read_read_fu_430   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_exp_fu_666       |    0    |    0    |    0    |
|          |       index0_fu_694       |    0    |    0    |    0    |
|          |          a_fu_752         |    0    |    0    |    0    |
|          |         z2_fu_859         |    0    |    0    |    0    |
|          |         a_1_fu_869        |    0    |    0    |    0    |
|          |        tmp_7_fu_879       |    0    |    0    |    0    |
|          |         a_2_fu_947        |    0    |    0    |    0    |
|          |         z4_fu_1028        |    0    |    0    |    0    |
|          |       tmp_8_fu_1038       |    0    |    0    |    0    |
|          |       tmp_9_fu_1048       |    0    |    0    |    0    |
|          |       tmp_10_fu_1116      |    0    |    0    |    0    |
|          |       tmp_11_fu_1126      |    0    |    0    |    0    |
|          |       tmp_13_fu_1136      |    0    |    0    |    0    |
|          |       tmp_14_fu_1204      |    0    |    0    |    0    |
|          |       tmp_15_fu_1214      |    0    |    0    |    0    |
|          |       tmp_16_fu_1224      |    0    |    0    |    0    |
|          |       tmp_17_fu_1292      |    0    |    0    |    0    |
|          |       tmp_18_fu_1302      |    0    |    0    |    0    |
|          |       tmp_19_fu_1312      |    0    |    0    |    0    |
|          |       tmp_20_fu_1408      |    0    |    0    |    0    |
|          |       tmp_21_fu_1418      |    0    |    0    |    0    |
|partselect|      lshr_ln_fu_1571      |    0    |    0    |    0    |
|          |    lshr_ln522_1_fu_1598   |    0    |    0    |    0    |
|          |      log_base_fu_1640     |    0    |    0    |    0    |
|          |       es_exp_fu_1661      |    0    |    0    |    0    |
|          |    es_exp_cast_fu_1771    |    0    |    0    |    0    |
|          |       m_fix_fu_2265       |    0    |    0    |    0    |
|          |      m_fix_hi_fu_2275     |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_2317    |    0    |    0    |    0    |
|          |      m_fix_a_fu_2368      |    0    |    0    |    0    |
|          |     m_diff_hi_fu_2383     |    0    |    0    |    0    |
|          |         Z2_fu_2393        |    0    |    0    |    0    |
|          |         Z3_fu_2403        |    0    |    0    |    0    |
|          |       Z4_ind_fu_2417      |    0    |    0    |    0    |
|          |        f_Z4_fu_2437       |    0    |    0    |    0    |
|          |       tmp_25_fu_2479      |    0    |    0    |    0    |
|          |       tmp_26_fu_2519      |    0    |    0    |    0    |
|          |       tmp_27_fu_2563      |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_fu_2593    |    0    |    0    |    0    |
|          |     exp_Z1_hi_fu_2603     |    0    |    0    |    0    |
|          |       tmp_29_fu_2666      |    0    |    0    |    0    |
|          |       tmp_3_fu_2688       |    0    |    0    |    0    |
|          |       tmp_12_fu_2698      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_sig_fu_674       |    0    |    0    |    0    |
|          |     trunc_ln39_fu_762     |    0    |    0    |    0    |
|          |    trunc_ln39_1_fu_957    |    0    |    0    |    0    |
|          |       es_sig_fu_1669      |    0    |    0    |    0    |
|   trunc  |    trunc_ln545_fu_2159    |    0    |    0    |    0    |
|          |   trunc_ln545_1_fu_2163   |    0    |    0    |    0    |
|          |       empty_fu_2257       |    0    |    0    |    0    |
|          |    trunc_ln563_fu_2333    |    0    |    0    |    0    |
|          |         Z4_fu_2413        |    0    |    0    |    0    |
|          |    trunc_ln657_fu_2716    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln502_fu_704     |    0    |    0    |    0    |
|          |     zext_ln485_fu_735     |    0    |    0    |    0    |
|          |     zext_ln516_fu_747     |    0    |    0    |    0    |
|          |      zext_ln42_fu_788     |    0    |    0    |    0    |
|          |     zext_ln42_1_fu_800    |    0    |    0    |    0    |
|          |     zext_ln42_2_fu_812    |    0    |    0    |    0    |
|          |      zext_ln44_fu_830     |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_840    |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_849    |    0    |    0    |    0    |
|          |      zext_ln40_fu_889     |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_907    |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_911    |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_921    |    0    |    0    |    0    |
|          |     zext_ln44_6_fu_925    |    0    |    0    |    0    |
|          |     zext_ln44_7_fu_937    |    0    |    0    |    0    |
|          |     zext_ln40_1_fu_968    |    0    |    0    |    0    |
|          |     zext_ln44_8_fu_987    |    0    |    0    |    0    |
|          |     zext_ln44_9_fu_991    |    0    |    0    |    0    |
|          |    zext_ln44_10_fu_1001   |    0    |    0    |    0    |
|          |    zext_ln44_11_fu_1005   |    0    |    0    |    0    |
|          |    zext_ln44_12_fu_1018   |    0    |    0    |    0    |
|          |    zext_ln40_2_fu_1058    |    0    |    0    |    0    |
|          |    zext_ln44_13_fu_1076   |    0    |    0    |    0    |
|          |    zext_ln44_14_fu_1080   |    0    |    0    |    0    |
|          |    zext_ln44_15_fu_1090   |    0    |    0    |    0    |
|          |    zext_ln44_16_fu_1094   |    0    |    0    |    0    |
|          |    zext_ln44_17_fu_1106   |    0    |    0    |    0    |
|          |    zext_ln40_3_fu_1146    |    0    |    0    |    0    |
|          |    zext_ln44_18_fu_1164   |    0    |    0    |    0    |
|          |    zext_ln44_19_fu_1168   |    0    |    0    |    0    |
|          |    zext_ln44_20_fu_1178   |    0    |    0    |    0    |
|          |    zext_ln44_21_fu_1182   |    0    |    0    |    0    |
|          |    zext_ln44_22_fu_1194   |    0    |    0    |    0    |
|          |    zext_ln40_4_fu_1234    |    0    |    0    |    0    |
|          |    zext_ln44_23_fu_1252   |    0    |    0    |    0    |
|          |    zext_ln44_24_fu_1256   |    0    |    0    |    0    |
|          |    zext_ln44_25_fu_1266   |    0    |    0    |    0    |
|          |    zext_ln44_26_fu_1270   |    0    |    0    |    0    |
|          |    zext_ln44_27_fu_1282   |    0    |    0    |    0    |
|          |     zext_ln46_fu_1322     |    0    |    0    |    0    |
|          |    zext_ln46_1_fu_1326    |    0    |    0    |    0    |
|          |    zext_ln46_2_fu_1330    |    0    |    0    |    0    |
|          |    zext_ln46_3_fu_1334    |    0    |    0    |    0    |
|          |    zext_ln46_4_fu_1338    |    0    |    0    |    0    |
|          |    zext_ln46_5_fu_1342    |    0    |    0    |    0    |
|          |    zext_ln40_5_fu_1346    |    0    |    0    |    0    |
|   zext   |    zext_ln44_28_fu_1364   |    0    |    0    |    0    |
|          |    zext_ln44_29_fu_1368   |    0    |    0    |    0    |
|          |    zext_ln44_30_fu_1378   |    0    |    0    |    0    |
|          |    zext_ln44_31_fu_1382   |    0    |    0    |    0    |
|          |    zext_ln44_32_fu_1394   |    0    |    0    |    0    |
|          |    zext_ln46_6_fu_1404    |    0    |    0    |    0    |
|          |     zext_ln486_fu_1428    |    0    |    0    |    0    |
|          |     zext_ln194_fu_1484    |    0    |    0    |    0    |
|          |    zext_ln194_1_fu_1488   |    0    |    0    |    0    |
|          |    zext_ln194_2_fu_1492   |    0    |    0    |    0    |
|          |    zext_ln194_3_fu_1496   |    0    |    0    |    0    |
|          |    zext_ln194_4_fu_1500   |    0    |    0    |    0    |
|          |    zext_ln194_5_fu_1504   |    0    |    0    |    0    |
|          |    zext_ln194_6_fu_1508   |    0    |    0    |    0    |
|          |     zext_ln209_fu_1524    |    0    |    0    |    0    |
|          |    zext_ln209_1_fu_1546   |    0    |    0    |    0    |
|          |    zext_ln209_2_fu_1556   |    0    |    0    |    0    |
|          |     zext_ln522_fu_1566    |    0    |    0    |    0    |
|          |    zext_ln522_1_fu_1588   |    0    |    0    |    0    |
|          |     zext_ln525_fu_1630    |    0    |    0    |    0    |
|          |    zext_ln486_1_fu_1673   |    0    |    0    |    0    |
|          |     zext_ln373_fu_1787    |    0    |    0    |    0    |
|          |     zext_ln532_fu_2026    |    0    |    0    |    0    |
|          |     zext_ln545_fu_2145    |    0    |    0    |    0    |
|          |     zext_ln546_fu_2174    |    0    |    0    |    0    |
|          |     zext_ln552_fu_2200    |    0    |    0    |    0    |
|          |     zext_ln553_fu_2228    |    0    |    0    |    0    |
|          |     zext_ln549_fu_2261    |    0    |    0    |    0    |
|          |     zext_ln249_fu_2427    |    0    |    0    |    0    |
|          |     zext_ln254_fu_2432    |    0    |    0    |    0    |
|          |     zext_ln250_fu_2447    |    0    |    0    |    0    |
|          |    zext_ln250_1_fu_2450   |    0    |    0    |    0    |
|          |     zext_ln258_fu_2469    |    0    |    0    |    0    |
|          |    zext_ln258_1_fu_2474   |    0    |    0    |    0    |
|          |    zext_ln261_1_fu_2489   |    0    |    0    |    0    |
|          |     zext_ln273_fu_2499    |    0    |    0    |    0    |
|          |     zext_ln611_fu_2503    |    0    |    0    |    0    |
|          |     zext_ln255_fu_2507    |    0    |    0    |    0    |
|          |     zext_ln261_fu_2510    |    0    |    0    |    0    |
|          |     zext_ln277_fu_2538    |    0    |    0    |    0    |
|          |    zext_ln277_1_fu_2543   |    0    |    0    |    0    |
|          |     zext_ln280_fu_2559    |    0    |    0    |    0    |
|          |    zext_ln280_2_fu_2573   |    0    |    0    |    0    |
|          |    zext_ln280_1_fu_2583   |    0    |    0    |    0    |
|          |     zext_ln616_fu_2619    |    0    |    0    |    0    |
|          |    zext_ln616_1_fu_2624   |    0    |    0    |    0    |
|          |    zext_ln616_2_fu_2636   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       b_frac_fu_719       |    0    |    0    |    0    |
|          |      b_frac_1_fu_728      |    0    |    0    |    0    |
|          |         z1_fu_774         |    0    |    0    |    0    |
|          |        tmp_s_fu_781       |    0    |    0    |    0    |
|          |  zext_ln42_2_cast_fu_792  |    0    |    0    |    0    |
|          |        tmp_4_fu_804       |    0    |    0    |    0    |
|          |       shl_ln_fu_823       |    0    |    0    |    0    |
|          |         eZ_fu_892         |    0    |    0    |    0    |
|          |     shl_ln44_1_fu_900     |    0    |    0    |    0    |
|          |     shl_ln44_2_fu_929     |    0    |    0    |    0    |
|          |         z3_fu_961         |    0    |    0    |    0    |
|          |        eZ_1_fu_972        |    0    |    0    |    0    |
|          |     shl_ln44_4_fu_980     |    0    |    0    |    0    |
|          |     shl_ln44_5_fu_1010    |    0    |    0    |    0    |
|          |        eZ_2_fu_1061       |    0    |    0    |    0    |
|          |     shl_ln44_6_fu_1069    |    0    |    0    |    0    |
|          |     shl_ln44_7_fu_1098    |    0    |    0    |    0    |
|          |        eZ_3_fu_1149       |    0    |    0    |    0    |
|          |     shl_ln44_8_fu_1157    |    0    |    0    |    0    |
|          |     shl_ln44_9_fu_1186    |    0    |    0    |    0    |
|bitconcatenate|        eZ_4_fu_1237       |    0    |    0    |    0    |
|          |     shl_ln44_s_fu_1245    |    0    |    0    |    0    |
|          |     shl_ln44_3_fu_1274    |    0    |    0    |    0    |
|          |        eZ_5_fu_1349       |    0    |    0    |    0    |
|          |    shl_ln44_10_fu_1357    |    0    |    0    |    0    |
|          |    shl_ln44_11_fu_1386    |    0    |    0    |    0    |
|          |      shl_ln1_fu_1581      |    0    |    0    |    0    |
|          |      shl_ln2_fu_1608      |    0    |    0    |    0    |
|          |      sel_tmp3_fu_1821     |    0    |    0    |    0    |
|          |       e_frac_fu_2018      |    0    |    0    |    0    |
|          |      sel_tmp7_fu_2094     |    0    |    0    |    0    |
|          |      shl_ln3_fu_2306      |    0    |    0    |    0    |
|          |     exp_Z3_m_1_fu_2460    |    0    |    0    |    0    |
|          |     exp_Z2_m_1_fu_2529    |    0    |    0    |    0    |
|          |       and_ln_fu_2548      |    0    |    0    |    0    |
|          |      shl_ln4_fu_2628      |    0    |    0    |    0    |
|          |         t_fu_2720         |    0    |    0    |    0    |
|          |        t_1_fu_2741        |    0    |    0    |    0    |
|          |        t_2_fu_2752        |    0    |    0    |    0    |
|          |        t_3_fu_2777        |    0    |    0    |    0    |
|          |      sel_tmp_fu_2886      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln494_fu_1479    |    0    |    0    |    0    |
|          |     sext_ln525_fu_1616    |    0    |    0    |    0    |
|          |    sext_ln525_1_fu_1620   |    0    |    0    |    0    |
|          |     sext_ln422_fu_1926    |    0    |    0    |    0    |
|          |     sext_ln539_fu_2044    |    0    |    0    |    0    |
|          |    sext_ln539_1_fu_2048   |    0    |    0    |    0    |
|   sext   |     sext_ln545_fu_2131    |    0    |    0    |    0    |
|          |    sext_ln545_1_fu_2141   |    0    |    0    |    0    |
|          |     sext_ln552_fu_2197    |    0    |    0    |    0    |
|          |     sext_ln553_fu_2224    |    0    |    0    |    0    |
|          |     sext_ln563_fu_2293    |    0    |    0    |    0    |
|          |     sext_ln628_fu_2297    |    0    |    0    |    0    |
|          |    sext_ln563_1_fu_2313   |    0    |    0    |    0    |
|          |     sext_ln568_fu_2364    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    78   |    0    |   9015  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------+--------+
|                                                                                 |   FF   |
+---------------------------------------------------------------------------------+--------+
|                                   Z2_reg_3348                                   |    8   |
|                                   Z3_reg_3355                                   |    8   |
|                                   Z4_reg_3360                                   |   35   |
|                                   a_1_reg_3042                                  |    6   |
|                                   a_2_reg_3058                                  |    6   |
|                                    a_reg_3020                                   |    4   |
|                                add_ln261_reg_3380                               |   36   |
|                                 bs_exp_reg_2965                                 |   11   |
|                                 bs_sig_reg_2972                                 |   52   |
|                                 es_exp_reg_3218                                 |   11   |
|                               exp_Z1P_m_1_reg_3395                              |   50   |
|                               exp_Z3_m_1_reg_3375                               |   43   |
|                                exp_read_reg_2960                                |   64   |
|                               icmp_ln18_3_reg_3193                              |    1   |
|                               icmp_ln18_4_reg_3009                              |    1   |
|                              icmp_ln340_1_reg_3003                              |    1   |
|                               icmp_ln422_reg_3298                               |    1   |
|                              icmp_ln628_1_reg_3400                              |    1   |
|                               icmp_ln628_reg_3326                               |    1   |
|                               icmp_ln645_reg_3405                               |    1   |
|                                log_base_reg_3213                                |   78   |
|                                m_diff_hi_reg_3343                               |    8   |
|                                  m_exp_reg_3223                                 |   12   |
|                                  m_fix_reg_3311                                 |   59   |
|                                m_frac_l_reg_3282                                |   131  |
|                                mul_ln516_reg_3014                               |   54   |
|                               or_ln378_1_reg_3252                               |    1   |
|                               or_ln386_2_reg_3259                               |    1   |
|                               or_ln431_2_reg_3270                               |    1   |
|                               or_ln438_2_reg_3276                               |    1   |
|                                 out_sig_reg_3410                                |   52   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3137        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2998  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3152|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3157|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3162|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3167|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3172|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3142|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3147|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3390    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3385     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3370    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3365     |    8   |
|                                  r_exp_reg_3336                                 |   13   |
|                                 r_sign_reg_3303                                 |    1   |
|                              sext_ln563_1_reg_3331                              |   31   |
|                               sext_ln563_reg_3321                               |   31   |
|                               sub_ln44_1_reg_3053                               |   82   |
|                                 tmp_10_reg_3086                                 |   87   |
|                                 tmp_11_reg_3092                                 |   81   |
|                                 tmp_13_reg_3097                                 |    6   |
|                                 tmp_14_reg_3103                                 |   82   |
|                                 tmp_15_reg_3109                                 |   76   |
|                                 tmp_16_reg_3114                                 |    6   |
|                                 tmp_17_reg_3120                                 |   77   |
|                                 tmp_18_reg_3126                                 |   71   |
|                                 tmp_19_reg_3131                                 |    6   |
|                                  tmp_1_reg_3244                                 |    1   |
|                                 tmp_20_reg_3177                                 |   72   |
|                                 tmp_21_reg_3182                                 |   40   |
|                                 tmp_23_reg_3316                                 |    1   |
|                                  tmp_2_reg_3206                                 |    1   |
|                                 tmp_30_reg_3292                                 |    1   |
|                                  tmp_5_reg_2987                                 |    1   |
|                                  tmp_6_reg_3031                                 |    1   |
|                                  tmp_7_reg_3048                                 |   67   |
|                                  tmp_8_reg_3075                                 |   86   |
|                                  tmp_9_reg_3080                                 |    6   |
|                                   tmp_reg_2980                                  |    1   |
|                              trunc_ln39_1_reg_3064                              |   76   |
|                               trunc_ln39_reg_3026                               |   50   |
|                               trunc_ln657_reg_3415                              |   11   |
|                                 x_is_0_reg_3199                                 |    1   |
|                                 x_is_1_reg_3187                                 |    1   |
|                                 x_is_n1_reg_3233                                |    1   |
|                                x_is_neg_reg_3239                                |    1   |
|                                y_is_odd_reg_3265                                |    1   |
|                                   z2_reg_3036                                   |   73   |
|                                   z4_reg_3069                                   |   92   |
|                               zext_ln502_reg_2993                               |   64   |
+---------------------------------------------------------------------------------+--------+
|                                      Total                                      |  2122  |
+---------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_443 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_456 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_469 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_482 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_495 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_508 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_521 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_534 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_547 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_560 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_560 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_585 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_598 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_2949    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   200  || 5.67229 ||    0    ||   131   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   78   |    -   |    0   |  9015  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   131  |
|  Register |    -   |    -   |  2122  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   78   |    5   |  2122  |  9146  |
+-----------+--------+--------+--------+--------+
