{"Source Block": ["oh/elink/dv/elink_e16_model.v@2242:2252@HdlStmAssign", "       begin\n\t  wr_binary_pointer_rlc[FAD:0] <= wr_binary_next_rlc[FAD:0];\t  \n\t  wr_gray_pointer_rlc[FAD:0]   <= wr_gray_next_rlc[FAD:0];\t  \n       end\t  \n\n   assign wr_addr_rlc[FAD-1:0]       = wr_binary_pointer_rlc[FAD-1:0];\n   assign wr_binary_next_rlc[FAD:0]  = wr_binary_pointer_rlc[FAD:0] + \n\t\t\t\t       {{(FAD){1'b0}},wr_write_rlc};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2247:2258", "   assign wr_addr_rlc[FAD-1:0]       = wr_binary_pointer_rlc[FAD-1:0];\n   assign wr_binary_next_rlc[FAD:0]  = wr_binary_pointer_rlc[FAD:0] + \n\t\t\t\t       {{(FAD){1'b0}},wr_write_rlc};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n\t\t\t\t    wr_binary_next_rlc[FAD:0];\n\n   //# FIFO full indication\n   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n"], ["oh/elink/dv/elink_e16_model.v@2243:2254", "\t  wr_binary_pointer_rlc[FAD:0] <= wr_binary_next_rlc[FAD:0];\t  \n\t  wr_gray_pointer_rlc[FAD:0]   <= wr_gray_next_rlc[FAD:0];\t  \n       end\t  \n\n   assign wr_addr_rlc[FAD-1:0]       = wr_binary_pointer_rlc[FAD-1:0];\n   assign wr_binary_next_rlc[FAD:0]  = wr_binary_pointer_rlc[FAD:0] + \n\t\t\t\t       {{(FAD){1'b0}},wr_write_rlc};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n\t\t\t\t    wr_binary_next_rlc[FAD:0];\n\n"], ["oh/elink/dv/elink_e16_model.v@3949:3959", "     else if(cclk_en)\n       if(wr_write)\n\t wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n   \n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},wr_write};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next[FAD:0] = {1'b0,wr_binary_next[FAD:1]} ^ wr_binary_next[FAD:0];\n\n   //# FIFO full indication\n"]], "Diff Content": {"Delete": [[2247, "   assign wr_addr_rlc[FAD-1:0]       = wr_binary_pointer_rlc[FAD-1:0];\n"]], "Add": []}}