#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 14:21:39 2020
# Process ID: 349527
# Current directory: /home/ciprian/Documents/Github/Cmod-A7/hw/scripts
# Command line: vivado -mode tcl
# Log file: /home/ciprian/Documents/Github/Cmod-A7/hw/scripts/vivado.log
# Journal file: /home/ciprian/Documents/Github/Cmod-A7/hw/scripts/vivado.jou
#-----------------------------------------------------------
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7a15tcpg236-1" $project_obj
##     set_property "board_part" "digilentinc.com:cmod_a7-15t:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Thu Nov  5 14:22:43 2020] Launched synth_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 14:22:43 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
wait_on_run impl_1 
[Thu Nov  5 14:22:43 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log GPIO_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top GPIO_demo -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.680 ; gain = 0.000 ; free physical = 4171 ; free virtual = 14203
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'inst_clk' [/home/ciprian/Documents/Github/Cmod-A7/hw/src/hdl/GPIO.vhd:267]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.574 ; gain = 0.000 ; free physical = 4074 ; free virtual = 14085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'inst_clk' of type 'clk_wiz_0' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2236.605 ; gain = 64.031 ; free physical = 4058 ; free virtual = 14069
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 1 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 14:23:36 2020...
[Thu Nov  5 14:23:37 2020] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 2161.516 ; gain = 0.000 ; free physical = 4079 ; free virtual = 14085
impl_1
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip
close_project
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7a15tcpg236-1" $project_obj
##     set_property "board_part" "digilentinc.com:cmod_a7-15t:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
close_project
ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
## 	set_property "part" "xc7a35tcpg236-1" $project_obj
## 	set_property "board_part" "digilentinc.com:cmod_a7-35t:part0:1.1" $project_obj
## 	set_property "default_lib" "xil_defaultlib" $project_obj
## 	set_property "simulator_language" "Mixed" $project_obj
## 	set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Thu Nov  5 14:40:34 2020] Launched synth_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 14:40:34 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
wait_on_run impl_1
[Thu Nov  5 14:40:36 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log GPIO_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top GPIO_demo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.676 ; gain = 0.000 ; free physical = 3219 ; free virtual = 13170
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_clk/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_clk/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.586 ; gain = 408.016 ; free physical = 2666 ; free virtual = 12620
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_clk/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.586 ; gain = 0.000 ; free physical = 2716 ; free virtual = 12670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2580.586 ; gain = 464.043 ; free physical = 2716 ; free virtual = 12670
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2661.461 ; gain = 80.875 ; free physical = 2717 ; free virtual = 12655

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22f3d458d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22f3d458d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 208d6fe81

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 208d6fe81

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 208d6fe81

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 208d6fe81

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.258 ; gain = 0.000 ; free physical = 2560 ; free virtual = 12499
Ending Logic Optimization Task | Checksum: 19247c16d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2805.258 ; gain = 121.812 ; free physical = 2560 ; free virtual = 12499

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.258 ; gain = 0.000 ; free physical = 2560 ; free virtual = 12499
Ending Netlist Obfuscation Task | Checksum: 19247c16d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.258 ; gain = 0.000 ; free physical = 2560 ; free virtual = 12499
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.262 ; gain = 0.000 ; free physical = 2558 ; free virtual = 12498
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2529 ; free virtual = 12476
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100ed6f35

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2529 ; free virtual = 12476
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2529 ; free virtual = 12476

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a65ba299

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2513 ; free virtual = 12460

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bebb14b5

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2528 ; free virtual = 12475

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bebb14b5

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2528 ; free virtual = 12475
Phase 1 Placer Initialization | Checksum: bebb14b5

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2528 ; free virtual = 12475

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cda4d1a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2517 ; free virtual = 12464

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 19535f9a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2514 ; free virtual = 12461
Phase 2 Global Placement | Checksum: 19535f9a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2514 ; free virtual = 12462

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13477ffe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2523 ; free virtual = 12461

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163843082

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23e65b6d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23e65b6d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d7c9ac7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2520 ; free virtual = 12459

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2223d3c76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2223d3c76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460
Phase 3 Detail Placement | Checksum: 2223d3c76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fe08c47b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.843 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b6a36bfd

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1db2862ba

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fe08c47b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.843. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20a8cdef0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460
Phase 4.1 Post Commit Optimization | Checksum: 20a8cdef0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2521 ; free virtual = 12460

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20a8cdef0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20a8cdef0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461
Phase 4.4 Final Placement Cleanup | Checksum: 1cc8e049d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc8e049d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461
Ending Placer Task | Checksum: 10bcf362f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2522 ; free virtual = 12461
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2528 ; free virtual = 12469
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2525 ; free virtual = 12464
INFO: [runtcl-4] Executing : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2532 ; free virtual = 12471
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2877.293 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12429
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d8bfaab6 ConstDB: 0 ShapeSum: 330f8b79 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e43311c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2366 ; free virtual = 12318
Post Restoration Checksum: NetGraph: 5b0e1282 NumContArr: 33351e9a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e43311c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2367 ; free virtual = 12319

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8e43311c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2334 ; free virtual = 12286

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8e43311c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2334 ; free virtual = 12286
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bdab120f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2324 ; free virtual = 12276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.826  | TNS=0.000  | WHS=-0.382 | THS=-49.420|

Phase 2 Router Initialization | Checksum: 1ba8da8ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2324 ; free virtual = 12276

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 314
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 314
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c70ab37b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2326 ; free virtual = 12278

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14bbec371

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ee09723d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279
Phase 4 Rip-up And Reroute | Checksum: 1ee09723d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ee09723d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ee09723d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279
Phase 5 Delay and Skew Optimization | Checksum: 1ee09723d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197e975ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.643  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13b005e46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279
Phase 6 Post Hold Fix | Checksum: 13b005e46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0633022 %
  Global Horizontal Routing Utilization  = 0.106585 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2283ed5dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2327 ; free virtual = 12279

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2283ed5dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2326 ; free virtual = 12278

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144684db9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2326 ; free virtual = 12277

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.643  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 144684db9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2326 ; free virtual = 12277
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2962.434 ; gain = 16.008 ; free physical = 2359 ; free virtual = 12310

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2962.434 ; gain = 85.141 ; free physical = 2359 ; free virtual = 12310
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2962.434 ; gain = 0.000 ; free physical = 2355 ; free virtual = 12307
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force GPIO_demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPIO_demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  5 14:42:06 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3285.195 ; gain = 192.406 ; free physical = 2314 ; free virtual = 12260
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 14:42:07 2020...
[Thu Nov  5 14:42:07 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 2190.438 ; gain = 0.000 ; free physical = 3913 ; free virtual = 13859
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-GPIO-hw.xpr.zip
close_project
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7a15tcpg236-1" $project_obj
##     set_property "board_part" "digilentinc.com:cmod_a7-15t:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "Verilog" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Thu Nov  5 14:49:24 2020] Launched synth_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 14:49:24 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
wait_on_run impl_1 
[Thu Nov  5 14:49:24 2020] Waiting for impl_1 to finish...
[Thu Nov  5 14:49:51 2020] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2190.441 ; gain = 0.000 ; free physical = 3837 ; free virtual = 13814
synth_1
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-XADC-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-XADC-hw.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-XADC-hw.xpr.zip
close_project
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7a15tcpg236-1" $project_obj
##     set_property "board_part" "digilentinc.com:cmod_a7-15t:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2020.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7a15tcpg236-1
##    set_property BOARD_PART digilentinc.com:cmod_a7-15t:part0:1.1 [current_project]
## }
## variable design_name
## set design_name user_15t
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <user_15t> in project, so creating one...
Wrote  : </home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/user_15t.bd> 
INFO: [BD::TCL 103-2004] Making design <user_15t> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "user_15t".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_emc:3.0\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:clk_wiz:6.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_emc:3.0 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst SYS_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set cellular_ram [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 cellular_ram ]
## 
##   set led_2bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_2bits ]
## 
##   set push_buttons_1bit [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_1bit ]
## 
##   set rgb_led [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 rgb_led ]
## 
##   set usb_uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart ]
## 
## 
##   # Create ports
##   set reset [ create_bd_port -dir I -type rst reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $reset
##   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 12000000 sys_clock ]
##   set_property -dict [ list \
##    CONFIG.PHASE {0.000} \
##  ] $sys_clock
## 
##   # Create instance: axi_emc_0, and set properties
##   set axi_emc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 axi_emc_0 ]
##   set_property -dict [ list \
##    CONFIG.C_MAX_MEM_WIDTH {8} \
##    CONFIG.C_MEM0_TYPE {1} \
##    CONFIG.C_MEM0_WIDTH {8} \
##    CONFIG.C_TAVDV_PS_MEM_0 {8000} \
##    CONFIG.C_TCEDV_PS_MEM_0 {8000} \
##    CONFIG.C_THZCE_PS_MEM_0 {8000} \
##    CONFIG.C_THZOE_PS_MEM_0 {8000} \
##    CONFIG.C_TLZWE_PS_MEM_0 {3000} \
##    CONFIG.C_TWC_PS_MEM_0 {8000} \
##    CONFIG.C_TWP_PS_MEM_0 {8000} \
##    CONFIG.EMC_BOARD_INTERFACE {cellular_ram} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_emc_0
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS_2 {1} \
##    CONFIG.C_GPIO2_WIDTH {1} \
##    CONFIG.C_GPIO_WIDTH {2} \
##    CONFIG.C_INTERRUPT_PRESENT {1} \
##    CONFIG.C_IS_DUAL {1} \
##    CONFIG.GPIO2_BOARD_INTERFACE {push_buttons_1bit} \
##    CONFIG.GPIO_BOARD_INTERFACE {led_2bits} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_gpio_0
## 
##   # Create instance: axi_gpio_1, and set properties
##   set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
##   set_property -dict [ list \
##    CONFIG.C_DOUT_DEFAULT {0x00000007} \
##    CONFIG.C_GPIO_WIDTH {3} \
##    CONFIG.GPIO_BOARD_INTERFACE {rgb_led} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_gpio_1
## 
##   # Create instance: axi_intc_0, and set properties
##   set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
##   set_property -dict [ list \
##    CONFIG.M00_HAS_DATA_FIFO {2} \
##    CONFIG.M00_HAS_REGSLICE {4} \
##    CONFIG.NUM_MI {1} \
##    CONFIG.NUM_SI {2} \
##    CONFIG.S00_HAS_DATA_FIFO {2} \
##    CONFIG.S00_HAS_REGSLICE {4} \
##    CONFIG.S01_HAS_DATA_FIFO {2} \
##    CONFIG.S01_HAS_REGSLICE {4} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $axi_mem_intercon
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_uartlite_0
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
##   set_property -dict [ list \
##    CONFIG.CLKIN1_JITTER_PS {833.33} \
##    CONFIG.CLKOUT1_JITTER {479.872} \
##    CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
##    CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
##    CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
##    CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
##    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
##    CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} \
##    CONFIG.RESET_BOARD_INTERFACE {reset} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $clk_wiz_0
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ADDR_TAG_BITS {6} \
##    CONFIG.C_DCACHE_ADDR_TAG {6} \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_LINE_LEN {8} \
##    CONFIG.C_ILL_OPCODE_EXCEPTION {0} \
##    CONFIG.C_I_LMB {1} \
##    CONFIG.C_MMU_ZONES {2} \
##    CONFIG.C_M_AXI_D_BUS_EXCEPTION {1} \
##    CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} \
##    CONFIG.C_NUMBER_OF_PC_BRK {2} \
##    CONFIG.C_OPCODE_0x0_ILLEGAL {0} \
##    CONFIG.C_UNALIGNED_EXCEPTIONS {0} \
##    CONFIG.C_USE_BARREL {1} \
##    CONFIG.C_USE_DCACHE {1} \
##    CONFIG.C_USE_HW_MUL {1} \
##    CONFIG.C_USE_ICACHE {1} \
##    CONFIG.C_USE_MMU {0} \
##    CONFIG.C_USE_MSR_INSTR {1} \
##    CONFIG.C_USE_PCMP_INSTR {1} \
##    CONFIG.G_TEMPLATE_LIST {6} \
##    CONFIG.G_USE_EXCEPTIONS {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {5} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_clk_wiz_0_100M, and set properties
##   set rst_clk_wiz_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M ]
##   set_property -dict [ list \
##    CONFIG.RESET_BOARD_INTERFACE {reset} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $rst_clk_wiz_0_100M
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_emc_0_EMC_INTF [get_bd_intf_ports cellular_ram] [get_bd_intf_pins axi_emc_0/EMC_INTF]
##   connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports led_2bits] [get_bd_intf_pins axi_gpio_0/GPIO]
##   connect_bd_intf_net -intf_net axi_gpio_0_GPIO2 [get_bd_intf_ports push_buttons_1bit] [get_bd_intf_pins axi_gpio_0/GPIO2]
##   connect_bd_intf_net -intf_net axi_gpio_1_GPIO [get_bd_intf_ports rgb_led] [get_bd_intf_pins axi_gpio_1/GPIO]
##   connect_bd_intf_net -intf_net axi_intc_0_interrupt [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_emc_0/S_AXI_MEM] [get_bd_intf_pins axi_mem_intercon/M00_AXI]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports usb_uart] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
## 
##   # Create port connections
##   connect_bd_net -net axi_gpio_0_ip2intc_irpt [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins axi_emc_0/rdclk] [get_bd_pins axi_emc_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk]
##   connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
##   connect_bd_net -net rst_clk_wiz_0_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn]
##   connect_bd_net -net rst_clk_wiz_0_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins rst_clk_wiz_0_100M/mb_reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_peripheral_aresetn [get_bd_pins axi_emc_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
##   connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins axi_intc_0/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0x60000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_emc_0/S_AXI_MEM/Mem0] -force
##   assign_bd_address -offset 0x60000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs axi_emc_0/S_AXI_MEM/Mem0] -force
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] -force
##   assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_intc_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x41C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
Slave segment '/axi_emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/microblaze_0/Data' at <0x6000_0000 [ 512K ]>.
Slave segment '/axi_emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/microblaze_0/Instruction' at <0x6000_0000 [ 512K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x41C0_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 32K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 32K ]>.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x6007FFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x6007FFFF.
Wrote  : </home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/user_15t.bd> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'user_15t.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/synth/user_15t.vhd
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/sim/user_15t.vhd
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/hdl/user_15t_wrapper.vhd
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [BD 41-1662] The design 'user_15t.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/synth/user_15t.vhd
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/sim/user_15t.vhd
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/hdl/user_15t_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_data_fifo_0/user_15t_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_data_fifo_0/user_15t_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_data_fifo_0/user_15t_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_timer_0_0/user_15t_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/hw_handoff/user_15t.hwh
Generated Block Design Tcl file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/hw_handoff/user_15t_bd.tcl
Generated Hardware Definition File /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/synth/user_15t.hwdef
[Thu Nov  5 14:56:00 2020] Launched user_15t_axi_emc_0_0_synth_1, user_15t_s01_data_fifo_0_synth_1, user_15t_s01_regslice_0_synth_1, user_15t_m00_data_fifo_0_synth_1, user_15t_s00_regslice_0_synth_1, user_15t_s00_data_fifo_0_synth_1, user_15t_rst_clk_wiz_0_100M_0_synth_1, user_15t_xbar_0_synth_1, user_15t_axi_gpio_0_0_synth_1, user_15t_lmb_bram_0_synth_1, user_15t_ilmb_v10_0_synth_1, user_15t_axi_gpio_1_0_synth_1, user_15t_axi_intc_0_0_synth_1, user_15t_ilmb_bram_if_cntlr_0_synth_1, user_15t_dlmb_v10_0_synth_1, user_15t_dlmb_bram_if_cntlr_0_synth_1, user_15t_xbar_1_synth_1, user_15t_microblaze_0_0_synth_1, user_15t_mdm_1_0_synth_1, user_15t_clk_wiz_0_0_synth_1, user_15t_axi_uartlite_0_0_synth_1, user_15t_axi_timer_0_0_synth_1, user_15t_m00_regslice_0_synth_1, synth_1...
Run output will be captured here:
user_15t_axi_emc_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_emc_0_0_synth_1/runme.log
user_15t_s01_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_s01_data_fifo_0_synth_1/runme.log
user_15t_s01_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_s01_regslice_0_synth_1/runme.log
user_15t_m00_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_m00_data_fifo_0_synth_1/runme.log
user_15t_s00_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_s00_regslice_0_synth_1/runme.log
user_15t_s00_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_s00_data_fifo_0_synth_1/runme.log
user_15t_rst_clk_wiz_0_100M_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_rst_clk_wiz_0_100M_0_synth_1/runme.log
user_15t_xbar_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_xbar_0_synth_1/runme.log
user_15t_axi_gpio_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_gpio_0_0_synth_1/runme.log
user_15t_lmb_bram_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_lmb_bram_0_synth_1/runme.log
user_15t_ilmb_v10_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_ilmb_v10_0_synth_1/runme.log
user_15t_axi_gpio_1_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_gpio_1_0_synth_1/runme.log
user_15t_axi_intc_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_intc_0_0_synth_1/runme.log
user_15t_ilmb_bram_if_cntlr_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_ilmb_bram_if_cntlr_0_synth_1/runme.log
user_15t_dlmb_v10_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_dlmb_v10_0_synth_1/runme.log
user_15t_dlmb_bram_if_cntlr_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_dlmb_bram_if_cntlr_0_synth_1/runme.log
user_15t_xbar_1_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_xbar_1_synth_1/runme.log
user_15t_microblaze_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_microblaze_0_0_synth_1/runme.log
user_15t_mdm_1_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_mdm_1_0_synth_1/runme.log
user_15t_clk_wiz_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_clk_wiz_0_0_synth_1/runme.log
user_15t_axi_uartlite_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_uartlite_0_0_synth_1/runme.log
user_15t_axi_timer_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_axi_timer_0_0_synth_1/runme.log
user_15t_m00_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_15t_m00_regslice_0_synth_1/runme.log
synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 14:56:00 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2672.266 ; gain = 190.027 ; free physical = 3273 ; free virtual = 13353
0
wait_on_run impl_1 
[Thu Nov  5 14:56:00 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log user_15t_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source user_15t_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source user_15t_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top user_15t_wrapper -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_emc_0_0/user_15t_axi_emc_0_0.dcp' for cell 'user_15t_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_0_0/user_15t_axi_gpio_0_0.dcp' for cell 'user_15t_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_1_0/user_15t_axi_gpio_1_0.dcp' for cell 'user_15t_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_intc_0_0/user_15t_axi_intc_0_0.dcp' for cell 'user_15t_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_timer_0_0/user_15t_axi_timer_0_0.dcp' for cell 'user_15t_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0.dcp' for cell 'user_15t_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.dcp' for cell 'user_15t_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_mdm_1_0/user_15t_mdm_1_0.dcp' for cell 'user_15t_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_microblaze_0_0/user_15t_microblaze_0_0.dcp' for cell 'user_15t_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_rst_clk_wiz_0_100M_0/user_15t_rst_clk_wiz_0_100M_0.dcp' for cell 'user_15t_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_xbar_0/user_15t_xbar_0.dcp' for cell 'user_15t_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_data_fifo_0/user_15t_m00_data_fifo_0.dcp' for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0.dcp' for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_data_fifo_0/user_15t_s00_data_fifo_0.dcp' for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0.dcp' for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_data_fifo_0/user_15t_s01_data_fifo_0.dcp' for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0.dcp' for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_xbar_1/user_15t_xbar_1.dcp' for cell 'user_15t_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_dlmb_bram_if_cntlr_0/user_15t_dlmb_bram_if_cntlr_0.dcp' for cell 'user_15t_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_dlmb_v10_0/user_15t_dlmb_v10_0.dcp' for cell 'user_15t_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_ilmb_bram_if_cntlr_0/user_15t_ilmb_bram_if_cntlr_0.dcp' for cell 'user_15t_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_ilmb_v10_0/user_15t_ilmb_v10_0.dcp' for cell 'user_15t_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_lmb_bram_0/user_15t_lmb_bram_0.dcp' for cell 'user_15t_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2118.648 ; gain = 0.000 ; free physical = 7414 ; free virtual = 12319
INFO: [Netlist 29-17] Analyzing 709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_emc_0_0/user_15t_axi_emc_0_0_board.xdc] for cell 'user_15t_i/axi_emc_0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_emc_0_0/user_15t_axi_emc_0_0_board.xdc] for cell 'user_15t_i/axi_emc_0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_emc_0_0/user_15t_axi_emc_0_0.xdc] for cell 'user_15t_i/axi_emc_0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_emc_0_0/user_15t_axi_emc_0_0.xdc] for cell 'user_15t_i/axi_emc_0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_0_0/user_15t_axi_gpio_0_0_board.xdc] for cell 'user_15t_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_0_0/user_15t_axi_gpio_0_0_board.xdc] for cell 'user_15t_i/axi_gpio_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_0_0/user_15t_axi_gpio_0_0.xdc] for cell 'user_15t_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_0_0/user_15t_axi_gpio_0_0.xdc] for cell 'user_15t_i/axi_gpio_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_1_0/user_15t_axi_gpio_1_0_board.xdc] for cell 'user_15t_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_1_0/user_15t_axi_gpio_1_0_board.xdc] for cell 'user_15t_i/axi_gpio_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_1_0/user_15t_axi_gpio_1_0.xdc] for cell 'user_15t_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_gpio_1_0/user_15t_axi_gpio_1_0.xdc] for cell 'user_15t_i/axi_gpio_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_intc_0_0/user_15t_axi_intc_0_0.xdc] for cell 'user_15t_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_intc_0_0/user_15t_axi_intc_0_0.xdc] for cell 'user_15t_i/axi_intc_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_timer_0_0/user_15t_axi_timer_0_0.xdc] for cell 'user_15t_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_timer_0_0/user_15t_axi_timer_0_0.xdc] for cell 'user_15t_i/axi_timer_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0_board.xdc] for cell 'user_15t_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0_board.xdc] for cell 'user_15t_i/axi_uartlite_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0.xdc] for cell 'user_15t_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_uartlite_0_0/user_15t_axi_uartlite_0_0.xdc] for cell 'user_15t_i/axi_uartlite_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0_board.xdc] for cell 'user_15t_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0_board.xdc] for cell 'user_15t_i/clk_wiz_0/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.xdc] for cell 'user_15t_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2665.395 ; gain = 490.852 ; free physical = 6326 ; free virtual = 11307
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_clk_wiz_0_0/user_15t_clk_wiz_0_0.xdc] for cell 'user_15t_i/clk_wiz_0/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_mdm_1_0/user_15t_mdm_1_0.xdc] for cell 'user_15t_i/mdm_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_mdm_1_0/user_15t_mdm_1_0.xdc] for cell 'user_15t_i/mdm_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_microblaze_0_0/user_15t_microblaze_0_0.xdc] for cell 'user_15t_i/microblaze_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_microblaze_0_0/user_15t_microblaze_0_0.xdc] for cell 'user_15t_i/microblaze_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_rst_clk_wiz_0_100M_0/user_15t_rst_clk_wiz_0_100M_0_board.xdc] for cell 'user_15t_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_rst_clk_wiz_0_100M_0/user_15t_rst_clk_wiz_0_100M_0_board.xdc] for cell 'user_15t_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_rst_clk_wiz_0_100M_0/user_15t_rst_clk_wiz_0_100M_0.xdc] for cell 'user_15t_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_rst_clk_wiz_0_100M_0/user_15t_rst_clk_wiz_0_100M_0.xdc] for cell 'user_15t_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_intc_0_0/user_15t_axi_intc_0_0_clocks.xdc] for cell 'user_15t_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_axi_intc_0_0/user_15t_axi_intc_0_0_clocks.xdc] for cell 'user_15t_i/axi_intc_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_regslice_0/user_15t_s00_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_data_fifo_0/user_15t_s00_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s00_data_fifo_0/user_15t_s00_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_regslice_0/user_15t_s01_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_data_fifo_0/user_15t_s01_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_s01_data_fifo_0/user_15t_s01_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_data_fifo_0/user_15t_m00_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_data_fifo_0/user_15t_m00_data_fifo_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_m00_regslice_0/user_15t_m00_regslice_0_clocks.xdc] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[19] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[20] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[21] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[22] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[23] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[24] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[25] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[26] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[27] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[28] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[29] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[30] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_15t_i/axi_emc_0/U0/mem_a_int_reg[31] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'user_15t_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_15t/ip/user_15t_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6329 ; free virtual = 11273
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 191 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 71 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

36 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2945.531 ; gain = 827.016 ; free physical = 6329 ; free virtual = 11273
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6291 ; free virtual = 11264

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15af64991

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6110 ; free virtual = 11094
INFO: [Opt 31-389] Phase Retarget created 130 cells and removed 324 cells
INFO: [Opt 31-1021] In phase Retarget, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b5bb3801

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6110 ; free virtual = 11094
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 133 cells
INFO: [Opt 31-1021] In phase Constant propagation, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2069ab2b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6143 ; free virtual = 11093
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1343 cells
INFO: [Opt 31-1021] In phase Sweep, 358 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG user_15t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 40 load(s) on clock net user_15t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f5aa720a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6143 ; free virtual = 11093
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f5aa720a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6142 ; free virtual = 11092
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f5aa720a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6142 ; free virtual = 11092
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             130  |             324  |                                            121  |
|  Constant propagation         |              16  |             133  |                                            118  |
|  Sweep                        |               0  |            1343  |                                            358  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            148  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6141 ; free virtual = 11091
Ending Logic Optimization Task | Checksum: 1da74748b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6141 ; free virtual = 11091

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6139 ; free virtual = 11090
Ending Netlist Obfuscation Task | Checksum: 1da74748b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6139 ; free virtual = 11090
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 6127 ; free virtual = 11080
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file user_15t_wrapper_drc_opted.rpt -pb user_15t_wrapper_drc_opted.pb -rpx user_15t_wrapper_drc_opted.rpx
Command: report_drc -file user_15t_wrapper_drc_opted.rpt -pb user_15t_wrapper_drc_opted.pb -rpx user_15t_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6090 ; free virtual = 11050
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 119469f35

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6090 ; free virtual = 11050
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6090 ; free virtual = 11048

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155340a7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6077 ; free virtual = 11040

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6065 ; free virtual = 11032

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6065 ; free virtual = 11032
Phase 1 Placer Initialization | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6065 ; free virtual = 11031

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25aa48e31

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6043 ; free virtual = 11010

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 27a534461

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6027 ; free virtual = 10998
Phase 2 Global Placement | Checksum: 27a534461

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6030 ; free virtual = 11001

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296d72a79

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6034 ; free virtual = 11005

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3993111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6033 ; free virtual = 11005

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cbe5e845

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6033 ; free virtual = 11005

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 203ecab35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6033 ; free virtual = 11005

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a133eb15

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5994 ; free virtual = 10998

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e7db2db1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10999

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e75b6e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10999
Phase 3 Detail Placement | Checksum: 16e75b6e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5995 ; free virtual = 10999

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d1aaa2f3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.718 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f5a841c7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10989
INFO: [Place 46-33] Processed net user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16313d2d5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10989
Phase 4.1.1.1 BUFG Insertion | Checksum: d1aaa2f3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10989
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.718. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10989
Phase 4.1 Post Commit Optimization | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6007 ; free virtual = 10989

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10989

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10989

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10989
Phase 4.4 Final Placement Cleanup | Checksum: 173dc7444

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10989
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173dc7444

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10988
Ending Placer Task | Checksum: 11023ce18

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6006 ; free virtual = 10988
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6020 ; free virtual = 11002
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5988 ; free virtual = 10987
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file user_15t_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6012 ; free virtual = 10995
INFO: [runtcl-4] Executing : report_utilization -file user_15t_wrapper_utilization_placed.rpt -pb user_15t_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file user_15t_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 6018 ; free virtual = 11001
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3018.660 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10966
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d303682 ConstDB: 0 ShapeSum: 72f39796 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5877 ; free virtual = 10868
Post Restoration Checksum: NetGraph: a23b754a NumContArr: 2e5adf7e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5878 ; free virtual = 10870

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5846 ; free virtual = 10837

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5846 ; free virtual = 10837
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fbb4b3a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5819 ; free virtual = 10816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.842  | TNS=0.000  | WHS=-0.314 | THS=-201.894|

Phase 2 Router Initialization | Checksum: 2055f23ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3102.992 ; gain = 16.008 ; free physical = 5795 ; free virtual = 10786

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8991
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8991
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 203edc95b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5778 ; free virtual = 10785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1135
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1175d18a4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5756 ; free virtual = 10763

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10762
Phase 4 Rip-up And Reroute | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10762
Phase 5 Delay and Skew Optimization | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d81effe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5748 ; free virtual = 10753
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.136  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19dbb1eac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5751 ; free virtual = 10753
Phase 6 Post Hold Fix | Checksum: 19dbb1eac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5751 ; free virtual = 10753

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.04353 %
  Global Horizontal Routing Utilization  = 3.75898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c3bddee9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5752 ; free virtual = 10753

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c3bddee9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5750 ; free virtual = 10751

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f14e7130

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5753 ; free virtual = 10755

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.136  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f14e7130

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5757 ; free virtual = 10758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 26.988 ; free physical = 5792 ; free virtual = 10793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3113.973 ; gain = 95.312 ; free physical = 5792 ; free virtual = 10793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3121.977 ; gain = 0.000 ; free physical = 5757 ; free virtual = 10778
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file user_15t_wrapper_drc_routed.rpt -pb user_15t_wrapper_drc_routed.pb -rpx user_15t_wrapper_drc_routed.rpx
Command: report_drc -file user_15t_wrapper_drc_routed.rpt -pb user_15t_wrapper_drc_routed.pb -rpx user_15t_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file user_15t_wrapper_methodology_drc_routed.rpt -pb user_15t_wrapper_methodology_drc_routed.pb -rpx user_15t_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file user_15t_wrapper_methodology_drc_routed.rpt -pb user_15t_wrapper_methodology_drc_routed.pb -rpx user_15t_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_15t_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file user_15t_wrapper_power_routed.rpt -pb user_15t_wrapper_power_summary_routed.pb -rpx user_15t_wrapper_power_routed.rpx
Command: report_power -file user_15t_wrapper_power_routed.rpt -pb user_15t_wrapper_power_summary_routed.pb -rpx user_15t_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file user_15t_wrapper_route_status.rpt -pb user_15t_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file user_15t_wrapper_timing_summary_routed.rpt -pb user_15t_wrapper_timing_summary_routed.pb -rpx user_15t_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file user_15t_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file user_15t_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file user_15t_wrapper_bus_skew_routed.rpt -pb user_15t_wrapper_bus_skew_routed.pb -rpx user_15t_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force user_15t_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage user_15t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 147 net(s) have no routable loads. The problem bus(es) and/or net(s) are user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_15t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_15t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_15t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 86 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./user_15t_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  5 15:01:25 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3466.566 ; gain = 218.254 ; free physical = 5636 ; free virtual = 10730
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 15:01:25 2020...
[Thu Nov  5 15:01:25 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:21:44 ; elapsed = 00:05:25 . Memory (MB): peak = 2672.266 ; gain = 0.000 ; free physical = 7480 ; free virtual = 12574
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-OOB-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_emc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_s01_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_s01_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_m00_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_s00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_s00_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_rst_clk_wiz_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_gpio_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_intc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_15t_m00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_emc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_s01_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_m00_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_s00_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_rst_clk_wiz_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_gpio_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_intc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_15t_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_emc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_emc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_gpio_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_gpio_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_intc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_intc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_m00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_m00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_m00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_m00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_s00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_s00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_s00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_s00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_s01_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_s01_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_s01_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_s01_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_15t_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_15t_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-OOB-hw.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.395 ; gain = 55.129 ; free physical = 7348 ; free virtual = 12532
/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-15T-OOB-hw.xpr.zip
close_project
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
## 	set_property "part" "xc7a35tcpg236-1" $project_obj
## 	set_property "board_part" "digilentinc.com:cmod_a7-35t:part0:1.1" $project_obj
## 	set_property "default_lib" "xil_defaultlib" $project_obj
## 	set_property "simulator_language" "Mixed" $project_obj
## 	set_property "target_language" "Verilog" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
[Thu Nov  5 15:08:48 2020] Launched synth_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 15:08:48 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
wait_on_run impl_1 
[Thu Nov  5 15:08:48 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log XADCdemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top XADCdemo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.676 ; gain = 0.000 ; free physical = 7204 ; free virtual = 12309
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/src/constraints/CmodA7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.676 ; gain = 0.000 ; free physical = 7070 ; free virtual = 12191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2180.574 ; gain = 63.898 ; free physical = 7081 ; free virtual = 12190

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f22a2d69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f22a2d69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fec5ece4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fec5ece4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fec5ece4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fec5ece4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.215 ; gain = 0.000 ; free physical = 6543 ; free virtual = 11653
Ending Logic Optimization Task | Checksum: 1f711a89b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.215 ; gain = 491.656 ; free physical = 6543 ; free virtual = 11653

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.215 ; gain = 0.000 ; free physical = 6543 ; free virtual = 11653
Ending Netlist Obfuscation Task | Checksum: 1f711a89b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.215 ; gain = 0.000 ; free physical = 6543 ; free virtual = 11653
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.215 ; gain = 556.539 ; free physical = 6543 ; free virtual = 11653
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2713.234 ; gain = 0.000 ; free physical = 6542 ; free virtual = 11653
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
Command: report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.074 ; gain = 0.000 ; free physical = 6526 ; free virtual = 11632
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11bd7ddd7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2790.074 ; gain = 0.000 ; free physical = 6526 ; free virtual = 11632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.074 ; gain = 0.000 ; free physical = 6526 ; free virtual = 11632

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d3df6298

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2790.074 ; gain = 0.000 ; free physical = 6494 ; free virtual = 11616

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fab6b43e

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6507 ; free virtual = 11628

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fab6b43e

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6507 ; free virtual = 11628
Phase 1 Placer Initialization | Checksum: fab6b43e

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6507 ; free virtual = 11628

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 131b68024

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6505 ; free virtual = 11627

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 171864923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615
Phase 2 Global Placement | Checksum: 171864923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 120d255b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1818f5296

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14a209fb4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a209fb4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11615

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 108bb5628

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6492 ; free virtual = 11613

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 108bb5628

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6492 ; free virtual = 11613

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 108bb5628

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6492 ; free virtual = 11613
Phase 3 Detail Placement | Checksum: 108bb5628

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6492 ; free virtual = 11613

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c59bc4ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=79.475 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 273ae55a0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6491 ; free virtual = 11613
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aa91ff9e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6491 ; free virtual = 11613
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c59bc4ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6491 ; free virtual = 11613
INFO: [Place 30-746] Post Placement Timing Summary WNS=79.475. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616
Phase 4.1 Post Commit Optimization | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6494 ; free virtual = 11616
Phase 4.4 Final Placement Cleanup | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616
Phase 4 Post Placement Optimization and Clean-Up | Checksum: db66e58d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616
Ending Placer Task | Checksum: cf5834da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2817.055 ; gain = 26.980 ; free physical = 6494 ; free virtual = 11616
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6503 ; free virtual = 11625
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file XADCdemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6497 ; free virtual = 11618
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_placed.rpt -pb XADCdemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6503 ; free virtual = 11625
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.055 ; gain = 0.000 ; free physical = 6466 ; free virtual = 11588
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2d273a12 ConstDB: 0 ShapeSum: a230fac8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18ada7081

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6362 ; free virtual = 11480
Post Restoration Checksum: NetGraph: e8e76dcb NumContArr: a1f302b6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18ada7081

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6363 ; free virtual = 11481

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18ada7081

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6329 ; free virtual = 11448

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18ada7081

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6329 ; free virtual = 11448
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20b37d397

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6324 ; free virtual = 11439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.472 | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ffdd6faf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6324 ; free virtual = 11439

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000159451 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 65
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 65
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22361d7dc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.755 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 154fbe89e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441
Phase 4 Rip-up And Reroute | Checksum: 154fbe89e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 154fbe89e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 154fbe89e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441
Phase 5 Delay and Skew Optimization | Checksum: 154fbe89e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15b22992d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.849 | TNS=0.000  | WHS=0.322  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1acea0735

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441
Phase 6 Post Hold Fix | Checksum: 1acea0735

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0303755 %
  Global Horizontal Routing Utilization  = 0.0308433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d31719c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d31719c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6325 ; free virtual = 11440

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20cd0361c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=78.849 | TNS=0.000  | WHS=0.322  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20cd0361c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6326 ; free virtual = 11441
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.219 ; gain = 16.008 ; free physical = 6360 ; free virtual = 11475

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.219 ; gain = 114.164 ; free physical = 6360 ; free virtual = 11475
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2936.199 ; gain = 2.969 ; free physical = 6357 ; free virtual = 11473
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file XADCdemo_route_status.rpt -pb XADCdemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file XADCdemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XADCdemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XADCdemo_bus_skew_routed.rpt -pb XADCdemo_bus_skew_routed.pb -rpx XADCdemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force XADCdemo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./XADCdemo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  5 15:10:16 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3269.945 ; gain = 175.332 ; free physical = 6313 ; free virtual = 11426
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 15:10:16 2020...
[Thu Nov  5 15:10:16 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2727.395 ; gain = 0.000 ; free physical = 7907 ; free virtual = 13020
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-35T-XADC-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-35T-XADC-hw.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
/home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-35T-XADC-hw.xpr.zip
close_project
set argv "-r ~/Documents/Github/Cmod-A7/hw/"
-r ~/Documents/Github/Cmod-A7/hw/
source digilent_vivado_checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "hw" in /home/ciprian/Documents/Github/Cmod-A7/hw/proj
# create_project $proj_name [file dirname $xpr_path]
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7a35tcpg236-1" $project_obj
##     set_property "board_part" "digilentinc.com:cmod_a7-35t:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "Verilog" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     source [lindex $ipi_tcl_files 0]
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2020.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7a35tcpg236-1
##    set_property BOARD_PART digilentinc.com:cmod_a7-35t:part0:1.1 [current_project]
## }
## variable design_name
## set design_name user_35t
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <user_35t> in project, so creating one...
Wrote  : </home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/user_35t.bd> 
INFO: [BD::TCL 103-2004] Making design <user_35t> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "user_35t".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_emc:3.0\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:clk_wiz:6.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_emc:3.0 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst SYS_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set cellular_ram [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 cellular_ram ]
## 
##   set led_2bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_2bits ]
## 
##   set push_buttons_1bit [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_1bit ]
## 
##   set rgb_led [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 rgb_led ]
## 
##   set usb_uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart ]
## 
## 
##   # Create ports
##   set reset [ create_bd_port -dir I -type rst reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $reset
##   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 12000000 sys_clock ]
##   set_property -dict [ list \
##    CONFIG.PHASE {0.000} \
##  ] $sys_clock
## 
##   # Create instance: axi_emc_0, and set properties
##   set axi_emc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 axi_emc_0 ]
##   set_property -dict [ list \
##    CONFIG.C_MAX_MEM_WIDTH {8} \
##    CONFIG.C_MEM0_TYPE {1} \
##    CONFIG.C_MEM0_WIDTH {8} \
##    CONFIG.C_TAVDV_PS_MEM_0 {8000} \
##    CONFIG.C_TCEDV_PS_MEM_0 {8000} \
##    CONFIG.C_THZCE_PS_MEM_0 {8000} \
##    CONFIG.C_THZOE_PS_MEM_0 {8000} \
##    CONFIG.C_TLZWE_PS_MEM_0 {3000} \
##    CONFIG.C_TWC_PS_MEM_0 {8000} \
##    CONFIG.C_TWP_PS_MEM_0 {8000} \
##    CONFIG.EMC_BOARD_INTERFACE {cellular_ram} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_emc_0
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS_2 {1} \
##    CONFIG.C_GPIO2_WIDTH {1} \
##    CONFIG.C_GPIO_WIDTH {2} \
##    CONFIG.C_INTERRUPT_PRESENT {1} \
##    CONFIG.C_IS_DUAL {1} \
##    CONFIG.GPIO2_BOARD_INTERFACE {push_buttons_1bit} \
##    CONFIG.GPIO_BOARD_INTERFACE {led_2bits} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_gpio_0
## 
##   # Create instance: axi_gpio_1, and set properties
##   set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
##   set_property -dict [ list \
##    CONFIG.C_DOUT_DEFAULT {0x00000007} \
##    CONFIG.C_GPIO_WIDTH {3} \
##    CONFIG.GPIO_BOARD_INTERFACE {rgb_led} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_gpio_1
## 
##   # Create instance: axi_intc_0, and set properties
##   set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
##   set_property -dict [ list \
##    CONFIG.M00_HAS_DATA_FIFO {2} \
##    CONFIG.M00_HAS_REGSLICE {4} \
##    CONFIG.NUM_MI {1} \
##    CONFIG.NUM_SI {2} \
##    CONFIG.S00_HAS_DATA_FIFO {2} \
##    CONFIG.S00_HAS_REGSLICE {4} \
##    CONFIG.S01_HAS_DATA_FIFO {2} \
##    CONFIG.S01_HAS_REGSLICE {4} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $axi_mem_intercon
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $axi_uartlite_0
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
##   set_property -dict [ list \
##    CONFIG.CLKIN1_JITTER_PS {833.33} \
##    CONFIG.CLKOUT1_JITTER {479.872} \
##    CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
##    CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
##    CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
##    CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
##    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
##    CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} \
##    CONFIG.RESET_BOARD_INTERFACE {reset} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $clk_wiz_0
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ADDR_TAG_BITS {6} \
##    CONFIG.C_DCACHE_ADDR_TAG {6} \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_LINE_LEN {8} \
##    CONFIG.C_ILL_OPCODE_EXCEPTION {0} \
##    CONFIG.C_I_LMB {1} \
##    CONFIG.C_MMU_ZONES {2} \
##    CONFIG.C_M_AXI_D_BUS_EXCEPTION {1} \
##    CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} \
##    CONFIG.C_NUMBER_OF_PC_BRK {2} \
##    CONFIG.C_OPCODE_0x0_ILLEGAL {0} \
##    CONFIG.C_UNALIGNED_EXCEPTIONS {0} \
##    CONFIG.C_USE_BARREL {1} \
##    CONFIG.C_USE_DCACHE {1} \
##    CONFIG.C_USE_HW_MUL {1} \
##    CONFIG.C_USE_ICACHE {1} \
##    CONFIG.C_USE_MMU {0} \
##    CONFIG.C_USE_MSR_INSTR {1} \
##    CONFIG.C_USE_PCMP_INSTR {1} \
##    CONFIG.G_TEMPLATE_LIST {6} \
##    CONFIG.G_USE_EXCEPTIONS {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {5} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_clk_wiz_0_100M, and set properties
##   set rst_clk_wiz_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M ]
##   set_property -dict [ list \
##    CONFIG.RESET_BOARD_INTERFACE {reset} \
##    CONFIG.USE_BOARD_FLOW {true} \
##  ] $rst_clk_wiz_0_100M
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_emc_0_EMC_INTF [get_bd_intf_ports cellular_ram] [get_bd_intf_pins axi_emc_0/EMC_INTF]
##   connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports led_2bits] [get_bd_intf_pins axi_gpio_0/GPIO]
##   connect_bd_intf_net -intf_net axi_gpio_0_GPIO2 [get_bd_intf_ports push_buttons_1bit] [get_bd_intf_pins axi_gpio_0/GPIO2]
##   connect_bd_intf_net -intf_net axi_gpio_1_GPIO [get_bd_intf_ports rgb_led] [get_bd_intf_pins axi_gpio_1/GPIO]
##   connect_bd_intf_net -intf_net axi_intc_0_interrupt [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_emc_0/S_AXI_MEM] [get_bd_intf_pins axi_mem_intercon/M00_AXI]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports usb_uart] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
## 
##   # Create port connections
##   connect_bd_net -net axi_gpio_0_ip2intc_irpt [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins axi_emc_0/rdclk] [get_bd_pins axi_emc_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk]
##   connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
##   connect_bd_net -net rst_clk_wiz_0_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn]
##   connect_bd_net -net rst_clk_wiz_0_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins rst_clk_wiz_0_100M/mb_reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_peripheral_aresetn [get_bd_pins axi_emc_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
##   connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins axi_intc_0/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0x60000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_emc_0/S_AXI_MEM/Mem0] -force
##   assign_bd_address -offset 0x60000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs axi_emc_0/S_AXI_MEM/Mem0] -force
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] -force
##   assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_intc_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x41C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
Slave segment '/axi_emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/microblaze_0/Data' at <0x6000_0000 [ 512K ]>.
Slave segment '/axi_emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/microblaze_0/Instruction' at <0x6000_0000 [ 512K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x41C0_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 32K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 32K ]>.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x6007FFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x6007FFFF.
Wrote  : </home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/user_35t.bd> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'user_35t.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/synth/user_35t.v
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/sim/user_35t.v
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/hdl/user_35t_wrapper.v
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from /home/ciprian/Documents/Github/Cmod-A7/hw/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: hw
# puts "INFO: Exiting Vivado"
INFO: Exiting Vivado
close_project
open_project /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/cache'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
hw
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [BD 41-1662] The design 'user_35t.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/synth/user_35t.v
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/sim/user_35t.v
VHDL Output written to : /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/hdl/user_35t_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_data_fifo_0/user_35t_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_data_fifo_0/user_35t_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_data_fifo_0/user_35t_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_timer_0_0/user_35t_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/hw_handoff/user_35t.hwh
Generated Block Design Tcl file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/hw_handoff/user_35t_bd.tcl
Generated Hardware Definition File /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/synth/user_35t.hwdef
[Thu Nov  5 15:15:37 2020] Launched user_35t_axi_emc_0_0_synth_1, user_35t_lmb_bram_0_synth_1, user_35t_rst_clk_wiz_0_100M_0_synth_1, user_35t_ilmb_bram_if_cntlr_0_synth_1, user_35t_ilmb_v10_0_synth_1, user_35t_dlmb_bram_if_cntlr_0_synth_1, user_35t_dlmb_v10_0_synth_1, user_35t_xbar_1_synth_1, user_35t_mdm_1_0_synth_1, user_35t_microblaze_0_0_synth_1, user_35t_axi_uartlite_0_0_synth_1, user_35t_clk_wiz_0_0_synth_1, user_35t_m00_regslice_0_synth_1, user_35t_axi_timer_0_0_synth_1, user_35t_s01_data_fifo_0_synth_1, user_35t_s01_regslice_0_synth_1, user_35t_m00_data_fifo_0_synth_1, user_35t_s00_regslice_0_synth_1, user_35t_s00_data_fifo_0_synth_1, user_35t_xbar_0_synth_1, user_35t_axi_gpio_0_0_synth_1, user_35t_axi_gpio_1_0_synth_1, user_35t_axi_intc_0_0_synth_1, synth_1...
Run output will be captured here:
user_35t_axi_emc_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_emc_0_0_synth_1/runme.log
user_35t_lmb_bram_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_lmb_bram_0_synth_1/runme.log
user_35t_rst_clk_wiz_0_100M_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_rst_clk_wiz_0_100M_0_synth_1/runme.log
user_35t_ilmb_bram_if_cntlr_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_ilmb_bram_if_cntlr_0_synth_1/runme.log
user_35t_ilmb_v10_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_ilmb_v10_0_synth_1/runme.log
user_35t_dlmb_bram_if_cntlr_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_dlmb_bram_if_cntlr_0_synth_1/runme.log
user_35t_dlmb_v10_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_dlmb_v10_0_synth_1/runme.log
user_35t_xbar_1_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_xbar_1_synth_1/runme.log
user_35t_mdm_1_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_mdm_1_0_synth_1/runme.log
user_35t_microblaze_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_microblaze_0_0_synth_1/runme.log
user_35t_axi_uartlite_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_uartlite_0_0_synth_1/runme.log
user_35t_clk_wiz_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_clk_wiz_0_0_synth_1/runme.log
user_35t_m00_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_m00_regslice_0_synth_1/runme.log
user_35t_axi_timer_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_timer_0_0_synth_1/runme.log
user_35t_s01_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_s01_data_fifo_0_synth_1/runme.log
user_35t_s01_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_s01_regslice_0_synth_1/runme.log
user_35t_m00_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_m00_data_fifo_0_synth_1/runme.log
user_35t_s00_regslice_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_s00_regslice_0_synth_1/runme.log
user_35t_s00_data_fifo_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_s00_data_fifo_0_synth_1/runme.log
user_35t_xbar_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_xbar_0_synth_1/runme.log
user_35t_axi_gpio_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_gpio_0_0_synth_1/runme.log
user_35t_axi_gpio_1_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_gpio_1_0_synth_1/runme.log
user_35t_axi_intc_0_0_synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/user_35t_axi_intc_0_0_synth_1/runme.log
synth_1: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/synth_1/runme.log
[Thu Nov  5 15:15:37 2020] Launched impl_1...
Run output will be captured here: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.078 ; gain = 30.684 ; free physical = 7752 ; free virtual = 13011
0
wait_on_run impl_1 
[Thu Nov  5 15:15:37 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log user_35t_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source user_35t_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source user_35t_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top user_35t_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_emc_0_0/user_35t_axi_emc_0_0.dcp' for cell 'user_35t_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_0_0/user_35t_axi_gpio_0_0.dcp' for cell 'user_35t_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_1_0/user_35t_axi_gpio_1_0.dcp' for cell 'user_35t_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_intc_0_0/user_35t_axi_intc_0_0.dcp' for cell 'user_35t_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_timer_0_0/user_35t_axi_timer_0_0.dcp' for cell 'user_35t_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0.dcp' for cell 'user_35t_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.dcp' for cell 'user_35t_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_mdm_1_0/user_35t_mdm_1_0.dcp' for cell 'user_35t_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_microblaze_0_0/user_35t_microblaze_0_0.dcp' for cell 'user_35t_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_rst_clk_wiz_0_100M_0/user_35t_rst_clk_wiz_0_100M_0.dcp' for cell 'user_35t_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_xbar_0/user_35t_xbar_0.dcp' for cell 'user_35t_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_data_fifo_0/user_35t_m00_data_fifo_0.dcp' for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0.dcp' for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_data_fifo_0/user_35t_s00_data_fifo_0.dcp' for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0.dcp' for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_data_fifo_0/user_35t_s01_data_fifo_0.dcp' for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0.dcp' for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_xbar_1/user_35t_xbar_1.dcp' for cell 'user_35t_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_dlmb_bram_if_cntlr_0/user_35t_dlmb_bram_if_cntlr_0.dcp' for cell 'user_35t_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_dlmb_v10_0/user_35t_dlmb_v10_0.dcp' for cell 'user_35t_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_ilmb_bram_if_cntlr_0/user_35t_ilmb_bram_if_cntlr_0.dcp' for cell 'user_35t_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_ilmb_v10_0/user_35t_ilmb_v10_0.dcp' for cell 'user_35t_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_lmb_bram_0/user_35t_lmb_bram_0.dcp' for cell 'user_35t_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2118.648 ; gain = 0.000 ; free physical = 8556 ; free virtual = 12113
INFO: [Netlist 29-17] Analyzing 709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_emc_0_0/user_35t_axi_emc_0_0_board.xdc] for cell 'user_35t_i/axi_emc_0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_emc_0_0/user_35t_axi_emc_0_0_board.xdc] for cell 'user_35t_i/axi_emc_0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_emc_0_0/user_35t_axi_emc_0_0.xdc] for cell 'user_35t_i/axi_emc_0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_emc_0_0/user_35t_axi_emc_0_0.xdc] for cell 'user_35t_i/axi_emc_0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_0_0/user_35t_axi_gpio_0_0_board.xdc] for cell 'user_35t_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_0_0/user_35t_axi_gpio_0_0_board.xdc] for cell 'user_35t_i/axi_gpio_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_0_0/user_35t_axi_gpio_0_0.xdc] for cell 'user_35t_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_0_0/user_35t_axi_gpio_0_0.xdc] for cell 'user_35t_i/axi_gpio_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_1_0/user_35t_axi_gpio_1_0_board.xdc] for cell 'user_35t_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_1_0/user_35t_axi_gpio_1_0_board.xdc] for cell 'user_35t_i/axi_gpio_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_1_0/user_35t_axi_gpio_1_0.xdc] for cell 'user_35t_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_gpio_1_0/user_35t_axi_gpio_1_0.xdc] for cell 'user_35t_i/axi_gpio_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_intc_0_0/user_35t_axi_intc_0_0.xdc] for cell 'user_35t_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_intc_0_0/user_35t_axi_intc_0_0.xdc] for cell 'user_35t_i/axi_intc_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_timer_0_0/user_35t_axi_timer_0_0.xdc] for cell 'user_35t_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_timer_0_0/user_35t_axi_timer_0_0.xdc] for cell 'user_35t_i/axi_timer_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0_board.xdc] for cell 'user_35t_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0_board.xdc] for cell 'user_35t_i/axi_uartlite_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0.xdc] for cell 'user_35t_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_uartlite_0_0/user_35t_axi_uartlite_0_0.xdc] for cell 'user_35t_i/axi_uartlite_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0_board.xdc] for cell 'user_35t_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0_board.xdc] for cell 'user_35t_i/clk_wiz_0/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.xdc] for cell 'user_35t_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2665.395 ; gain = 490.852 ; free physical = 8072 ; free virtual = 11640
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.xdc] for cell 'user_35t_i/clk_wiz_0/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_mdm_1_0/user_35t_mdm_1_0.xdc] for cell 'user_35t_i/mdm_1/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_mdm_1_0/user_35t_mdm_1_0.xdc] for cell 'user_35t_i/mdm_1/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_microblaze_0_0/user_35t_microblaze_0_0.xdc] for cell 'user_35t_i/microblaze_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_microblaze_0_0/user_35t_microblaze_0_0.xdc] for cell 'user_35t_i/microblaze_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_rst_clk_wiz_0_100M_0/user_35t_rst_clk_wiz_0_100M_0_board.xdc] for cell 'user_35t_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_rst_clk_wiz_0_100M_0/user_35t_rst_clk_wiz_0_100M_0_board.xdc] for cell 'user_35t_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_rst_clk_wiz_0_100M_0/user_35t_rst_clk_wiz_0_100M_0.xdc] for cell 'user_35t_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_rst_clk_wiz_0_100M_0/user_35t_rst_clk_wiz_0_100M_0.xdc] for cell 'user_35t_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_intc_0_0/user_35t_axi_intc_0_0_clocks.xdc] for cell 'user_35t_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_axi_intc_0_0/user_35t_axi_intc_0_0_clocks.xdc] for cell 'user_35t_i/axi_intc_0/U0'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_regslice_0/user_35t_s00_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_data_fifo_0/user_35t_s00_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s00_data_fifo_0/user_35t_s00_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_regslice_0/user_35t_s01_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_data_fifo_0/user_35t_s01_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_s01_data_fifo_0/user_35t_s01_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_data_fifo_0/user_35t_m00_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst'
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_data_fifo_0/user_35t_m00_data_fifo_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_m00_regslice_0/user_35t_m00_regslice_0_clocks.xdc] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[19] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[20] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[21] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[22] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[23] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[24] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[25] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[26] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[27] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[28] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[29] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[30] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance user_35t_i/axi_emc_0/U0/mem_a_int_reg[31] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'user_35t_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.srcs/sources_1/bd/user_35t/ip/user_35t_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 8106 ; free virtual = 11665
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 191 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 71 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

36 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2945.531 ; gain = 827.016 ; free physical = 8106 ; free virtual = 11665
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 8108 ; free virtual = 11668

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c824011

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7935 ; free virtual = 11513
INFO: [Opt 31-389] Phase Retarget created 130 cells and removed 324 cells
INFO: [Opt 31-1021] In phase Retarget, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178c2b66c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7935 ; free virtual = 11513
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 133 cells
INFO: [Opt 31-1021] In phase Constant propagation, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1529f5472

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7936 ; free virtual = 11511
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1343 cells
INFO: [Opt 31-1021] In phase Sweep, 358 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 40 load(s) on clock net user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a275fc83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7936 ; free virtual = 11511
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a275fc83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7936 ; free virtual = 11511
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a275fc83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7935 ; free virtual = 11510
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             130  |             324  |                                            121  |
|  Constant propagation         |              16  |             133  |                                            118  |
|  Sweep                        |               0  |            1343  |                                            358  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            148  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7935 ; free virtual = 11510
Ending Logic Optimization Task | Checksum: 14ec06ee9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7935 ; free virtual = 11510

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7934 ; free virtual = 11509
Ending Netlist Obfuscation Task | Checksum: 14ec06ee9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7934 ; free virtual = 11509
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.531 ; gain = 0.000 ; free physical = 7913 ; free virtual = 11503
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file user_35t_wrapper_drc_opted.rpt -pb user_35t_wrapper_drc_opted.pb -rpx user_35t_wrapper_drc_opted.rpx
Command: report_drc -file user_35t_wrapper_drc_opted.rpt -pb user_35t_wrapper_drc_opted.pb -rpx user_35t_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7934 ; free virtual = 11466
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 119469f35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7934 ; free virtual = 11466
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7934 ; free virtual = 11466

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155340a7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7920 ; free virtual = 11458

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7913 ; free virtual = 11453

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7912 ; free virtual = 11452
Phase 1 Placer Initialization | Checksum: 1eb73208d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7912 ; free virtual = 11452

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25aa48e31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7889 ; free virtual = 11429

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 27a534461

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7844 ; free virtual = 11434
Phase 2 Global Placement | Checksum: 27a534461

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7847 ; free virtual = 11438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296d72a79

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7849 ; free virtual = 11439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3993111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7848 ; free virtual = 11439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cbe5e845

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7878 ; free virtual = 11439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 203ecab35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7878 ; free virtual = 11439

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a133eb15

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7872 ; free virtual = 11449

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e7db2db1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7872 ; free virtual = 11450

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e75b6e3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7871 ; free virtual = 11449
Phase 3 Detail Placement | Checksum: 16e75b6e3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7871 ; free virtual = 11449

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d1aaa2f3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.718 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 69f43c25

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
INFO: [Place 46-33] Processed net user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d75fcd33

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
Phase 4.1.1.1 BUFG Insertion | Checksum: d1aaa2f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.718. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1059ea3ab

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
Phase 4.1 Post Commit Optimization | Checksum: 1059ea3ab

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7900 ; free virtual = 11465

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1059ea3ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
Phase 4.4 Final Placement Cleanup | Checksum: 173dc7444

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173dc7444

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
Ending Placer Task | Checksum: 11023ce18

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7901 ; free virtual = 11466
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7912 ; free virtual = 11477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7882 ; free virtual = 11464
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file user_35t_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7906 ; free virtual = 11484
INFO: [runtcl-4] Executing : report_utilization -file user_35t_wrapper_utilization_placed.rpt -pb user_35t_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file user_35t_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7912 ; free virtual = 11489
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3014.691 ; gain = 0.000 ; free physical = 7854 ; free virtual = 11466
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d303682 ConstDB: 0 ShapeSum: 72f39796 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7752 ; free virtual = 11363
Post Restoration Checksum: NetGraph: a23b754a NumContArr: 2e5adf7e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7755 ; free virtual = 11367

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7723 ; free virtual = 11335

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d09654c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7723 ; free virtual = 11335
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fbb4b3a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7712 ; free virtual = 11328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.842  | TNS=0.000  | WHS=-0.314 | THS=-201.894|

Phase 2 Router Initialization | Checksum: 2055f23ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3100.992 ; gain = 16.008 ; free physical = 7710 ; free virtual = 11326

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8991
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8991
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 203edc95b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7709 ; free virtual = 11325

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1135
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1175d18a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7714 ; free virtual = 11323

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324
Phase 4 Rip-up And Reroute | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324
Phase 5 Delay and Skew Optimization | Checksum: 22b1d7bb5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d81effe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.136  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19dbb1eac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324
Phase 6 Post Hold Fix | Checksum: 19dbb1eac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.04353 %
  Global Horizontal Routing Utilization  = 3.75898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c3bddee9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7715 ; free virtual = 11324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c3bddee9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7714 ; free virtual = 11323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f14e7130

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7716 ; free virtual = 11326

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.136  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f14e7130

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7716 ; free virtual = 11326
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3113.973 ; gain = 28.988 ; free physical = 7752 ; free virtual = 11362

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3113.973 ; gain = 99.281 ; free physical = 7752 ; free virtual = 11362
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3121.977 ; gain = 0.000 ; free physical = 7727 ; free virtual = 11348
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file user_35t_wrapper_drc_routed.rpt -pb user_35t_wrapper_drc_routed.pb -rpx user_35t_wrapper_drc_routed.rpx
Command: report_drc -file user_35t_wrapper_drc_routed.rpt -pb user_35t_wrapper_drc_routed.pb -rpx user_35t_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file user_35t_wrapper_methodology_drc_routed.rpt -pb user_35t_wrapper_methodology_drc_routed.pb -rpx user_35t_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file user_35t_wrapper_methodology_drc_routed.rpt -pb user_35t_wrapper_methodology_drc_routed.pb -rpx user_35t_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/user_35t_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file user_35t_wrapper_power_routed.rpt -pb user_35t_wrapper_power_summary_routed.pb -rpx user_35t_wrapper_power_routed.rpx
Command: report_power -file user_35t_wrapper_power_routed.rpt -pb user_35t_wrapper_power_summary_routed.pb -rpx user_35t_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file user_35t_wrapper_route_status.rpt -pb user_35t_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file user_35t_wrapper_timing_summary_routed.rpt -pb user_35t_wrapper_timing_summary_routed.pb -rpx user_35t_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file user_35t_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file user_35t_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file user_35t_wrapper_bus_skew_routed.rpt -pb user_35t_wrapper_bus_skew_routed.pb -rpx user_35t_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force user_35t_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 147 net(s) have no routable loads. The problem bus(es) and/or net(s) are user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 86 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./user_35t_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ciprian/Documents/Github/Cmod-A7/hw/proj/hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  5 15:21:08 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3464.566 ; gain = 215.285 ; free physical = 7663 ; free virtual = 11303
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 15:21:08 2020...
[Thu Nov  5 15:21:13 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:20:04 ; elapsed = 00:05:36 . Memory (MB): peak = 2758.078 ; gain = 0.000 ; free physical = 9439 ; free virtual = 13085
archive_project /home/ciprian/Documents/Github/release/Cmod-A7/Cmod-A7-35T-OOB-hw.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-349527-K-Legion' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Cmod-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_emc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_rst_clk_wiz_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_m00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_s01_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_s01_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_m00_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_s00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_s00_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_gpio_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'user_35t_axi_intc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_emc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_rst_clk_wiz_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_s01_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_m00_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_s00_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_gpio_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'user_35t_axi_intc_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_emc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_emc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_gpio_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_gpio_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_intc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_intc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_m00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_m00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_m00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_m00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_s00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_s00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_s00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_s00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_s01_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_s01_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_s01_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_s01_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'user_35t_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'user_35t_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
