#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  3 01:16:36 2024
# Process ID: 9136
# Current directory: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2428 C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Controller\DFX_Controller.xpr
# Log file: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/vivado.log
# Journal file: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/ip_repo2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1520.133 ; gain = 364.461
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:Led_AXI_AttemptInfi:1.0 - Led_AXI_AttemptInfi_0
Successfully read diagram <design_1> from block design file <C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.086 ; gain = 187.953
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LedControl
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.043 ; gain = 398.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LedControl' [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:72]
WARNING: [Synth 8-614] signal 'secDealy' is read in the process but is not in the sensitivity list [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'LedControl' (0#1) [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:72]
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity LedControl does not have driver. [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:43]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity LedControl does not have driver. [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:49]
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-7129] Port m_axi_awaddr[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[2] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[1] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[0] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[2] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[1] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[0] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module LedControl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2533.352 ; gain = 506.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.352 ; gain = 506.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.352 ; gain = 506.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2533.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2601.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.879 ; gain = 630.293
5 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.879 ; gain = 948.793
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.runs/synth_1/LedControl.dcp to C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
[Wed Apr  3 01:18:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.runs/synth_1

startgroup
delete_bd_objs [get_bd_intf_nets Led_AXI_AttemptInfi_0_M_AXI] [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets microblaze_0_interrupt]
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_nets Led_AXI_AttemptInfi_0_Led_Output] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets reset_1] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets clk_wiz_1_locked] [get_bd_nets clk_wiz_1_clk_out1] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets sys_clock_1] [get_bd_nets mdm_1_debug_sys_rst]
delete_bd_objs [get_bd_intf_ports push_buttons_5bits] [get_bd_intf_ports usb_uart]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells Led_AXI_AttemptInfi_0] [get_bd_cells microblaze_0_axi_intc] [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells microblaze_0_xlconcat] [get_bd_cells axi_gpio_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_ports reset] [get_bd_ports sys_clock] [get_bd_ports Led_Output_0]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_0'
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2712.828 ; gain = 31.996
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_1/resetn
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_interrupt]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets microblaze_0_intr] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets reset_1] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0_axi_intc] [get_bd_cells microblaze_0_xlconcat] [get_bd_cells microblaze_0] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_ports reset] [get_bd_ports sys_clock]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_0'
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_1/resetn
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
startgroup
set_property CONFIG.NUM_PORTS {1} [get_bd_cells microblaze_0_xlconcat]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins axi_uartlite_0/interrupt]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {push_buttons_5bits} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {push_buttons_5bits ( 5 Push Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE push_buttons_5bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_5bits
INFO: [BoardRule 102-9] connect_bd_intf_net /push_buttons_5bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Led_AXI_AttemptInfi:1.0 Led_AXI_AttemptInfi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/Led_AXI_AttemptInfi_0/M_AXI} Slave {/microblaze_0_axi_intc/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Led_AXI_AttemptInfi_0/M_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/Led_AXI_AttemptInfi_0/M_AXI' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/Led_AXI_AttemptInfi_0/M_AXI' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_axi_intc/S_AXI/Reg' is being assigned into address space '/Led_AXI_AttemptInfi_0/M_AXI' at <0x4120_0000 [ 64K ]>.
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins Led_AXI_AttemptInfi_0/Led_Output]
endgroup
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/ip_repo2'.
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_Led_AXI_AttemptInfi_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Led_AXI_AttemptInfi_0_1 to use current project options
Wrote  : <C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Controller\DFX_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Led_AXI_AttemptInfi_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Controller\DFX_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Led_AXI_AttemptInfi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.875 ; gain = 14.992
catch { config_ip_cache -export [get_ips -all design_1_Led_AXI_AttemptInfi_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Led_AXI_AttemptInfi_0_1
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_2
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_v10_2
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ilmb_v10_2
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_bram_if_cntlr_2
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ilmb_bram_if_cntlr_2
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_lmb_bram_2
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_axi_intc_2
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mdm_1_2
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_1_2
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_1_100M_2
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_uartlite_0_1
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_1
export_ip_user_files -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files -ipstatic_source_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/modelsim} {questa=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/questa} {riviera=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/riviera} {activehdl=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/ip_repo2'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Led_AXI_AttemptInfi:1.0 [get_ips  design_1_Led_AXI_AttemptInfi_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Led_AXI_AttemptInfi_0_1 to use current project options
Wrote  : <C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Controller\DFX_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Led_AXI_AttemptInfi_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Controller\DFX_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Led_AXI_AttemptInfi_0 .
Exporting to file c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.875 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_Led_AXI_AttemptInfi_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Led_AXI_AttemptInfi_0_1
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_2
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_v10_2
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ilmb_v10_2
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_bram_if_cntlr_2
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ilmb_bram_if_cntlr_2
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_lmb_bram_2
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_axi_intc_2
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mdm_1_2
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_1_2
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_1_100M_2
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_uartlite_0_1
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_1
export_ip_user_files -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files -ipstatic_source_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/modelsim} {questa=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/questa} {riviera=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/riviera} {activehdl=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LedControl'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'LedControl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LedControl_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedControl'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot LedControl_behav xil_defaultlib.LedControl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot LedControl_behav xil_defaultlib.LedControl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ledcontrol
Built simulation snapshot LedControl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LedControl_behav -key {Behavioral:sim_1:Functional:LedControl} -tclbatch {LedControl.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source LedControl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LedControl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.945 ; gain = 28.070
add_force {/LedControl/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/LedControl/m_axi_rdata} -radix hex {1 0ns}
run 1 ms
add_force {/LedControl/m_axi_aclk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LedControl' [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:72]
WARNING: [Synth 8-614] signal 'secDealy' is read in the process but is not in the sensitivity list [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'LedControl' (0#1) [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:72]
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity LedControl does not have driver. [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:43]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity LedControl does not have driver. [C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Controller/DFX_Controller.srcs/sources_1/new/LedControl.vhd:49]
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design LedControl has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-7129] Port m_axi_awaddr[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[2] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[1] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awaddr[0] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[2] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[1] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wdata[0] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module LedControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module LedControl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.207 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3166.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3166.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 01:29:04 2024...
