// Seed: 3700872598
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge 1) begin
    if (id_0) if (id_0 || id_0) id_2 <= id_2;
  end
  logic id_3;
endmodule
