                 -1   $modde0cv
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              2   
0000              3            CSEG at 0
0000 020407       4            ljmp mycode
0003              5   
0030              6   dseg at 30h
0030              7   
0030              8   x:               ds      4 ; 32-bits for variable 'x'
0034              9   y:               ds      4 ; 32-bits fro variable 'y'
0038             10   bcd:     ds      5 ; 10-digit packed BDC (each byte stores 2 digits)
003D             11   temp1:   ds      4 ; 32-bits for variable 'temp1'
0041             12   temp2:   ds      4 ; 32-bits for variable 'temp2'
0045             13   
0000             14   bseg
0000             15   
0000             16   mf:                      dbit 1 ; Math functions flag
0001             17   
                 -1   $include(math32.asm)
                570   $LIST
0299             19   
0299             20            CSEG
0299             21   
0299             22   ; Look-up table for 7-seg displays
0299             23   myLUT:
0299 C0F9A4B0    24       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H        ; 0 TO 4
     99
029E 9282F880    25       DB 092H, 082H, 0F8H, 080H, 090H        ; 4 TO 9
     90
02A3             26   
                 27   showBCD MAC
                 28   	; Display LSD
                 29       mov A, %0
                 30       anl a, #0fh
                 31       movc A, @A+dptr
                 32       mov %1, A
                 33   	; Display MSD
                 34       mov A, %0
                 35       swap a
                 36       anl a, #0fh
                 37       movc A, @A+dptr
                 38       mov %2, A
                 39   ENDMAC
02A3             40   
02A3             41   Display:
02A3 900299      42            mov dptr, #myLUT
02A6             43            ; Display LSD
02A6 E538        43       mov A, bcd+0
02A8 540F        43       anl a, #0fh
02AA 93          43       movc A, @A+dptr
02AB F591        43       mov HEX0, A
02AD             43            ; Display MSD
02AD E538        43       mov A, bcd+0
02AF C4          43       swap a
02B0 540F        43       anl a, #0fh
02B2 93          43       movc A, @A+dptr
02B3 F592        43       mov HEX1, A
02B5             44            ; Display LSD
02B5 E539        44       mov A, bcd+1
02B7 540F        44       anl a, #0fh
02B9 93          44       movc A, @A+dptr
02BA F593        44       mov HEX2, A
02BC             44            ; Display MSD
02BC E539        44       mov A, bcd+1
02BE C4          44       swap a
02BF 540F        44       anl a, #0fh
02C1 93          44       movc A, @A+dptr
02C2 F594        44       mov HEX3, A
02C4             45            ; Display LSD
02C4 E53A        45       mov A, bcd+2
02C6 540F        45       anl a, #0fh
02C8 93          45       movc A, @A+dptr
02C9 F58E        45       mov HEX4, A
02CB             45            ; Display MSD
02CB E53A        45       mov A, bcd+2
02CD C4          45       swap a
02CE 540F        45       anl a, #0fh
02D0 93          45       movc A, @A+dptr
02D1 F58F        45       mov HEX5, A
02D3 22          46       ret
02D4             47   
                 48   MYRLC MAC
                 49   	mov a, %0
                 50   	rlc a
                 51   	mov %0, a
                 52   ENDMAC
02D4             53   
02D4             54   Shift_Digits:
02D4 7804        55            mov R0, #4 ; shift left four bits
02D6             56   Shift_Digits_L0:
02D6 C3          57            clr c
02D7 E538        58            mov a, bcd+0
02D9 33          58            rlc a
02DA F538        58            mov bcd+0, a
02DC E539        59            mov a, bcd+1
02DE 33          59            rlc a
02DF F539        59            mov bcd+1, a
02E1 E53A        60            mov a, bcd+2
02E3 33          60            rlc a
02E4 F53A        60            mov bcd+2, a
02E6 E53B        61            mov a, bcd+3
02E8 33          61            rlc a
02E9 F53B        61            mov bcd+3, a
02EB E53C        62            mov a, bcd+4
02ED 33          62            rlc a
02EE F53C        62            mov bcd+4, a
02F0 D8E4        63            djnz R0, Shift_Digits_L0
02F2             64            ; R7 has the new bcd digit      
02F2 EF          65            mov a, R7
02F3 4538        66            orl a, bcd+0
02F5 F538        67            mov bcd+0, a
02F7             68            ; bcd+3 and bcd+4 don't fit in the 7-segment displays so make them zero
02F7 E4          69            clr a
02F8 F53C        70            mov bcd+4, a
02FA 22          71            ret
02FB             72   
02FB             73   Wait50ms:
02FB             74   ;33.33MHz, 1 clk per cycle: 0.03us
02FB 781E        75            mov R0, #30
02FD 794A        76   L3: mov R1, #74
02FF 7AFA        77   L2: mov R2, #250
0301 DAFE        78   L1: djnz R2, L1 ;3*250*0.03us=22.5us
0303 D9FA        79       djnz R1, L2 ;74*22.5us=1.665ms
0305 D8F6        80       djnz R0, L3 ;1.665ms*30=50ms
0307 22          81       ret
0308             82   
0308             83   ; Check if SW0 to SW9 are toggled up.  Returns the toggled switch in
0308             84   ; R7.  If the carry is not set, no toggling switches were detected.
0308             85   ReadNumber:
0308 ACE8        86            mov r4, SWA ; Read switches 0 to 7
030A E595        87            mov a, SWB ; Read switches 8 to 9
030C 5403        88            anl a, #00000011B ; Only two bits of SWB available
030E FD          89            mov r5, a
030F EC          90            mov a, r4
0310 4D          91            orl a, r5
0311 602B        92            jz ReadNumber_no_number
0313 1202FB      93            lcall Wait50ms ; debounce
0316 E5E8        94            mov a, SWA
0318 C3          95            clr c
0319 9C          96            subb a, r4
031A 7022        97            jnz ReadNumber_no_number ; it was a bounce
031C E595        98            mov a, SWB
031E 5403        99            anl a, #00000011B
0320 C3         100            clr c
0321 9D         101            subb a, r5
0322 701A       102            jnz ReadNumber_no_number ; it was a bounce
0324 7F10       103            mov r7, #16 ; Loop counter
0326            104   ReadNumber_L0:
0326 C3         105            clr c
0327 EC         106            mov a, r4
0328 33         107            rlc a
0329 FC         108            mov r4, a
032A ED         109            mov a, r5
032B 33         110            rlc a
032C FD         111            mov r5, a
032D 4004       112            jc ReadNumber_decode
032F DFF5       113            djnz r7, ReadNumber_L0
0331 800B       114            sjmp ReadNumber_no_number       
0333            115   ReadNumber_decode:
0333 1F         116            dec r7
0334 D3         117            setb c
0335            118   ReadNumber_L1:
0335 E5E8       119            mov a, SWA
0337 70FC       120            jnz ReadNumber_L1
0339            121   ReadNumber_L2:
0339 E595       122            mov a, SWB
033B 70FC       123            jnz ReadNumber_L2
033D 22         124            ret
033E            125   ReadNumber_no_number:
033E C3         126            clr c
033F 22         127            ret
0340            128   
0340            129   ; macro for loading temp1
                130   LOAD_temp1 MAC
                131   	mov x+0, #low (%0 % 0x10000) 
                132   	mov x+1, #high(%0 % 0x10000) 
                133   	mov x+2, #low (%0 / 0x10000) 
                134   	mov x+3, #high(%0 / 0x10000) 
                135   ENDMAC
0340            136   
0340            137   ; macro for loading temp2
                138   LOAD_temp2 MAC
                139   	mov x+0, #low (%0 % 0x10000) 
                140   	mov x+1, #high(%0 % 0x10000) 
                141   	mov x+2, #low (%0 / 0x10000) 
                142   	mov x+3, #high(%0 / 0x10000) 
                143   ENDMAC
0340            144   
0340            145   ; temp1 = x
0340            146   copy_xtemp1:
0340 85303D     147            mov temp1+0, x+0
0343 85313E     148            mov temp1+1, x+1
0346 85323F     149            mov temp1+2, x+2
0349 853340     150            mov temp1+3, x+3
034C 22         151            ret
034D            152   
034D            153   ; y = temp1      
034D            154   copy_temp1y:
034D 853D34     155            mov y+0, temp1+0
0350 853E35     156            mov y+1, temp1+1
0353 853F36     157            mov y+2, temp1+2
0356 854037     158            mov y+3, temp1+3
0359 22         159            ret
035A            160   
035A            161   ; temp2 = x
035A            162   copy_xtemp2:
035A 853041     163            mov temp2+0, x+0
035D 853142     164            mov temp2+1, x+1
0360 853243     165            mov temp2+2, x+2
0363 853344     166            mov temp2+3, x+3
0366 22         167            ret
0367            168   
0367            169   ; x = temp2      
0367            170   copy_temp2x:
0367 854130     171            mov x+0, temp2+0
036A 854231     172            mov x+1, temp2+1
036D 854332     173            mov x+2, temp2+2
0370 854433     174            mov x+3, temp2+3
0373 22         175            ret
0374            176   
0374            177   ; jump to forever loop
0374            178   forever_jump:
0374 020421     179            ljmp forever
0377            180   
0377            181   remainder_loop:
0377            182            ; remainder = dividend (x is the dividend and y is the divisor)
0377            183            ; while remainder >= divisor
0377            184            ;       remainder = remainder - divisor (x = x - y)
0377 1200E9     185            lcall sub32
037A 12010B     186            lcall x_lt_y
037D 3000F7     187            jnb mf, remainder_loop
0380 22         188            ret
0381            189   
0381            190   do_percentage:
0381            191            ; x = x*y
0381            192            ; x//100
0381 12017D     193            lcall mul32
0384 753464     194            mov y+0, #low (100 % 0x10000) 
0387 753500     194            mov y+1, #high(100 % 0x10000) 
038A 753600     194            mov y+2, #low (100 / 0x10000) 
038D 753700     194            mov y+3, #high(100 / 0x10000) 
0390 12020A     195            lcall div32
0393 22         196            ret
0394            197   
0394            198   do_isqrt:
0394            199            ; def babylonian(n):
0394            200            ; x = n
0394            201            ; y = 1
0394            202            ; while(x>y):
0394            203            ;       x = (x+y)//2
0394            204            ;       y = n//x
0394            205            ; return x
0394 753401     206            mov y+0, #low (1 % 0x10000) 
0397 753500     206            mov y+1, #high(1 % 0x10000) 
039A 753600     206            mov y+2, #low (1 / 0x10000) 
039D 753700     206            mov y+3, #high(1 / 0x10000) 
03A0 120340     207            lcall copy_xtemp1
03A3            208   do_isqrt_loop:
03A3 1200C8     209            lcall add32
03A6 753402     210            mov y+0, #low (2 % 0x10000) 
03A9 753500     210            mov y+1, #high(2 % 0x10000) 
03AC 753600     210            mov y+2, #low (2 / 0x10000) 
03AF 753700     210            mov y+3, #high(2 / 0x10000) 
03B2 12020A     211            lcall div32
03B5 12035A     212            lcall copy_xtemp2
03B8 12034D     213            lcall copy_temp1y
03BB 120280     214            lcall xchg_xy
03BE 12020A     215            lcall div32
03C1 120273     216            lcall copy_xy
03C4 120367     217            lcall copy_temp2x
03C7 120173     218            lcall x_lteq_y
03CA 3000D6     219            jnb mf, do_isqrt_loop
03CD 22         220            ret
03CE            221   
03CE            222   ; check the function and turn the corresponding LED on
03CE            223   check:
03CE BB0005     224            cjne R3, #0, case1
03D1 75E800     225            mov LEDRA, #0b
03D4 D2E8       226            setb LEDRA.0
03D6            227   case1:
03D6 BB0105     228            cjne R3, #1, case2
03D9 75E800     229            mov LEDRA, #0b
03DC D2E9       230            setb LEDRA.1
03DE            231   case2:
03DE BB0205     232            cjne R3, #2, case3
03E1 75E800     233            mov LEDRA, #0b
03E4 D2EA       234            setb LEDRA.2
03E6            235   case3:
03E6 BB0305     236            cjne R3, #3, case4
03E9 75E800     237            mov LEDRA, #0b
03EC D2EB       238            setb LEDRA.3
03EE            239   case4:
03EE BB0405     240            cjne R3, #4, case5
03F1 75E800     241            mov LEDRA, #0b
03F4 D2EC       242            setb LEDRA.4
03F6            243   case5:
03F6 BB0505     244            cjne R3, #5, case6
03F9 75E800     245            mov LEDRA, #0b
03FC D2ED       246            setb LEDRA.5
03FE            247   case6:
03FE BB0605     248            cjne R3, #6, other
0401 75E800     249            mov LEDRA, #0b
0404 D2EE       250            setb LEDRA.6
0406            251   other:
0406 22         252            ret
0407            253                    
0407            254   mycode:
0407 75817F     255            mov SP, #7FH
040A E4         256            clr a
040B F5E8       257            mov LEDRA, a
040D F595       258            mov LEDRB, a
040F F538       259            mov bcd+0, a
0411 F539       260            mov bcd+1, a
0413 F53A       261            mov bcd+2, a
0415 F53B       262            mov bcd+3, a
0417 F53C       263            mov bcd+4, a
0419 1202A3     264            lcall Display
041C 75F000     265            mov b, #0 ; b = 0: addition, b = 1: subtraction, etc
041F D2E8       266            setb LEDRA.0 ; turn on LEDR0 to indicate addition
0421            267   
0421            268   ; KEYs are set to 1 by default.
0421            269   ; So, 'not pressed' means KEY is pressed or the bit is set to 0
0421            270   forever:
0421 ABF0       271            mov R3, b
0423 1203CE     272            lcall check
0426 20FB10     273            jb KEY.3, no_funct ; If 'Function' key not pressed, skip
0429 30FBFD     274            jnb KEY.3, $ ; Wait for the release of 'Function' key
042C 05F0       275            inc b ; 'b' is used as function select
042E E5F0       276            mov a, b ; make sure b is not larger than 6
0430 B407EE     277            cjne a, #7, forever ; loop in forever until b gets larger than 6
0433 75F000     278            mov b, #0 ; set b to 0 if it gets larger than 7
0436 020421     279            ljmp forever ; Go check for more input
0439            280   
0439            281   no_funct:
0439 20FA1E     282            jb KEY.2, no_load ; If 'Load' key is not pressed, skip
043C 30FAFD     283            jnb KEY.2, $ ; Wait for the release of 'Load' key
043F 12008C     284            lcall bcd2hex ; Convert the BCD number to hex in x
0442 120273     285            lcall copy_xy ; Copy x to y
0445 753000     286            mov x+0, #low (0 % 0x10000) 
0448 753100     286            mov x+1, #high(0 % 0x10000) 
044B 753200     286            mov x+2, #low (0 / 0x10000) 
044E 753300     286            mov x+3, #high(0 / 0x10000)  ; Cear x (this is a macro)
0451 120003     287            lcall hex2bcd ; Convert result in x to BCD
0454 1202A3     288            lcall Display ; Display the new BCD number
0457 020421     289            ljmp forever
045A            290   
045A            291   no_load:
045A 20F917     292            jb KEY.1, no_equal_jump ; If 'equal' is not pressed, skip
045D 30F9FD     293            jnb KEY.1, $ ; Wait for the release of 'equal' key
0460 12008C     294            lcall bcd2hex ; Convert the BCD number to hex in x
0463 E5F0       295            mov a, b ; Check if we are doing addition
0465 B4000F     296            cjne a, #0, sub ; If we are not doing addition, go to subtraction
0468 1200C8     297            lcall add32 ; x = x+y
046B 120003     298            lcall hex2bcd ; Convert result in x to BCD
046E 1202A3     299            lcall Display ; Display the new BCD number
0471 020421     300            ljmp forever ; Go check for more input
0474            301   
0474            302   no_equal_jump:
0474 0204F2     303            ljmp no_equal ; long jump to no_equal
0477            304   
0477            305   sub:
0477 B4010F     306            cjne a, #1, multiply
047A 120280     307            lcall xchg_xy
047D 1200E9     308            lcall sub32 ; x = x-y
0480 120003     309            lcall hex2bcd
0483 1202A3     310            lcall Display
0486 020421     311            ljmp forever
0489            312   
0489            313   multiply:
0489 B4020F     314            cjne a, #2, division
048C 120280     315            lcall xchg_xy
048F 12017D     316            lcall mul32 ; x = x*y
0492 120003     317            lcall hex2bcd
0495 1202A3     318            lcall Display
0498 020421     319            ljmp forever
049B            320   
049B            321   division:
049B B4030F     322            cjne a, #3, remainder
049E 120280     323            lcall xchg_xy
04A1 12020A     324            lcall div32 ; x = x//y (floor division)
04A4 120003     325            lcall hex2bcd
04A7 1202A3     326            lcall Display
04AA 020421     327            ljmp forever
04AD            328   
04AD            329   remainder:
04AD B4041E     330            cjne a, #4, percentage
04B0 120280     331            lcall xchg_xy
04B3 12010B     332            lcall x_lt_y
04B6 300009     333            jnb mf, remainder_loop_jump ; if x < y, just display x, else go to remainder
04B9 120003     334            lcall hex2bcd
04BC 1202A3     335            lcall Display
04BF 020421     336            ljmp forever
04C2            337   remainder_loop_jump:
04C2 120377     338            lcall remainder_loop
04C5 120003     339            lcall hex2bcd
04C8 1202A3     340            lcall Display
04CB 020421     341            ljmp forever
04CE            342   
04CE            343   percentage:
04CE B4050F     344            cjne a, #5, isqrt
04D1 120280     345            lcall xchg_xy
04D4 120381     346            lcall do_percentage
04D7 120003     347            lcall hex2bcd
04DA 1202A3     348            lcall Display
04DD 020421     349            ljmp forever
04E0            350   
04E0            351   isqrt:
04E0 B4061A     352            cjne a, #6, no_new_digit
04E3 120280     353            lcall xchg_xy
04E6 120394     354            lcall do_isqrt
04E9 120003     355            lcall hex2bcd
04EC 1202A3     356            lcall Display
04EF 020421     357            ljmp forever
04F2            358   
04F2            359   no_equal:
04F2 120308     360            lcall ReadNumber
04F5 5006       361            jnc no_new_digit
04F7 1202D4     362            lcall Shift_Digits
04FA 1202A3     363            lcall Display
04FD            364   
04FD            365   no_new_digit:
04FD 020421     366            ljmp forever
0500            367            
0500            368   end
