Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 21:04:24 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  2           
TIMING-20  Warning   Non-clocked latch                                                                                      816         
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           
LATCH-1    Advisory  Existing latches in the design                                                                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (816)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (816)
--------------------------
 There are 816 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.151      -76.894                    258                10343        0.061        0.000                      0                10343        3.000        0.000                       0                  3004  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -1.151      -76.894                    258                10277        0.061        0.000                      0                10277        8.750        0.000                       0                  2899  
  timer_clk_clk_pll        5.858        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :          258  Failing Endpoints,  Worst Slack       -1.151ns,  Total Violation      -76.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 5.512ns (27.397%)  route 14.607ns (72.603%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.668    12.019    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.124    12.143 r  cpu/u_if_stage/if_pc[19]_i_2/O
                         net (fo=1, routed)           0.294    12.438    cpu/u_if_stage/if_pc[19]_i_2_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  cpu/u_if_stage/if_pc[19]_i_1/O
                         net (fo=31, routed)          1.904    14.465    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X76Y125        LUT2 (Prop_lut2_I1_O)        0.124    14.589 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_3/O
                         net (fo=1, routed)           0.425    15.014    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/addra_12_sn_1_repN_3_alias
    SLICE_X74Y126        LUT6 (Prop_lut6_I5_O)        0.124    15.138 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_comp/O
                         net (fo=4, routed)           3.179    18.318    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.665    18.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.697    
                         clock uncertainty           -0.087    17.610    
    RAMB36_X7Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.167    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -18.318    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 5.388ns (26.381%)  route 15.036ns (73.619%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 18.547 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.939    12.290    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y107        LUT6 (Prop_lut6_I5_O)        0.124    12.414 r  cpu/u_if_stage/if_pc[17]_i_1_comp/O
                         net (fo=66, routed)          1.309    13.723    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y103        LUT2 (Prop_lut2_I1_O)        0.124    13.847 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp_3/O
                         net (fo=1, routed)           0.664    14.512    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/addra_12_sn_1_repN_3_alias
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.124    14.636 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_comp/O
                         net (fo=4, routed)           3.987    18.623    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ramloop[25].ram.ram_ena
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.017    18.547    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.473    18.074    
                         clock uncertainty           -0.087    17.986    
    RAMB36_X7Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.543    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 -1.079    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.960ns  (logic 5.388ns (26.994%)  route 14.572ns (73.006%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 18.187 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.960    12.312    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.436 r  cpu/u_if_stage/if_pc[16]_i_1_comp/O
                         net (fo=66, routed)          0.875    13.311    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[14]
    SLICE_X61Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.435 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=1, routed)           0.642    14.077    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/addra_12_sn_1_repN_1_alias
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.201 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_comp/O
                         net (fo=4, routed)           3.958    18.159    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/ramloop[54].ram.ram_ena
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.657    18.187    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.689    
                         clock uncertainty           -0.087    17.602    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.159    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -18.159    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.154ns  (logic 5.512ns (27.349%)  route 14.642ns (72.651%))
  Logic Levels:           17  (CARRY4=2 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.548    11.899    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.023 f  cpu/u_if_stage/if_pc[15]_i_2/O
                         net (fo=1, routed)           0.294    12.317    cpu/u_if_stage/if_pc[15]_i_2_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124    12.441 f  cpu/u_if_stage/if_pc[15]_i_1/O
                         net (fo=69, routed)          1.599    14.039    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y123        LUT6 (Prop_lut6_I4_O)        0.124    14.163 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_comp_5/O
                         net (fo=1, routed)           0.401    14.564    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X63Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.688 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_comp/O
                         net (fo=4, routed)           3.665    18.353    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.857    18.387    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.888    
                         clock uncertainty           -0.087    17.801    
    RAMB36_X7Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.358    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 5.388ns (27.031%)  route 14.545ns (72.969%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.419    11.771    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.895 f  cpu/u_if_stage/if_pc[1]_i_2/O
                         net (fo=7, routed)           1.003    12.898    cpu/u_if_stage/if_pc[1]_i_2_n_0
    SLICE_X55Y102        LUT4 (Prop_lut4_I1_O)        0.124    13.022 r  cpu/u_if_stage/ram_en_r_i_1__0/O
                         net (fo=37, routed)          1.281    14.303    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/ena_alias
    SLICE_X67Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.427 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_comp/O
                         net (fo=4, routed)           3.705    18.131    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/ramloop[46].ram.ram_ena
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.662    18.192    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.694    
                         clock uncertainty           -0.087    17.607    
    RAMB36_X8Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.164    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.899ns  (logic 5.388ns (27.077%)  route 14.511ns (72.923%))
  Logic Levels:           16  (CARRY4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.668    12.019    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.124    12.143 r  cpu/u_if_stage/if_pc[19]_i_2/O
                         net (fo=1, routed)           0.294    12.438    cpu/u_if_stage/if_pc[19]_i_2_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  cpu/u_if_stage/if_pc[19]_i_1/O
                         net (fo=31, routed)          1.299    13.860    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[17]
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.984 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_comp/O
                         net (fo=4, routed)           4.113    18.098    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/ramloop[43].ram.ram_ena
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.666    18.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.698    
                         clock uncertainty           -0.087    17.611    
    RAMB36_X7Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.168    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.241ns  (logic 5.388ns (26.619%)  route 14.853ns (73.381%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=1 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          1.086    12.437    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.561 f  cpu/u_if_stage/if_pc[14]_i_1_comp/O
                         net (fo=34, routed)          1.007    13.568    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[12]
    SLICE_X57Y102        LUT3 (Prop_lut3_I0_O)        0.124    13.692 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=13, routed)          0.939    14.631    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[218].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.124    14.755 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[218].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=4, routed)           3.684    18.440    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ramloop[26].ram.ram_ena
    RAMB36_X7Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.007    18.537    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X7Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.473    18.064    
                         clock uncertainty           -0.087    17.976    
    RAMB36_X7Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.533    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.859ns  (logic 5.512ns (27.756%)  route 14.347ns (72.244%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.548    11.899    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.023 f  cpu/u_if_stage/if_pc[15]_i_2/O
                         net (fo=1, routed)           0.294    12.317    cpu/u_if_stage/if_pc[15]_i_2_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124    12.441 f  cpu/u_if_stage/if_pc[15]_i_1/O
                         net (fo=69, routed)          1.164    13.605    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[13]
    SLICE_X65Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.729 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_5/O
                         net (fo=1, routed)           0.712    14.442    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[252].ram.r/prim_init.ram/addra_12_sn_1_repN_5_alias
    SLICE_X62Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.566 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[252].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_comp/O
                         net (fo=4, routed)           3.492    18.057    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/ramloop[60].ram.ram_ena
    RAMB36_X8Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.654    18.184    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/clka
    RAMB36_X8Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.686    
                         clock uncertainty           -0.087    17.599    
    RAMB36_X8Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.156    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -18.057    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.845ns  (logic 5.388ns (27.151%)  route 14.457ns (72.849%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 18.183 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.939    12.290    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y107        LUT6 (Prop_lut6_I5_O)        0.124    12.414 f  cpu/u_if_stage/if_pc[17]_i_1_comp/O
                         net (fo=66, routed)          1.133    13.547    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.671 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp_2/O
                         net (fo=1, routed)           0.616    14.288    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/addra_12_sn_1_repN_2_alias
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.124    14.412 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59_comp/O
                         net (fo=4, routed)           3.632    18.043    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/ramloop[19].ram.ram_ena
    RAMB36_X7Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.653    18.183    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/clka
    RAMB36_X7Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.685    
                         clock uncertainty           -0.087    17.598    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.155    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.772ns  (logic 5.512ns (27.878%)  route 14.260ns (72.122%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 18.119 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.167    -1.801    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.653 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.882     2.535    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_4[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.659    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     2.873 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.873    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088     2.961 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.524     3.485    u_data_sram_wrap/douta[7]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.319     3.804 r  u_data_sram_wrap/wb_data[63]_i_17/O
                         net (fo=1, routed)           1.257     5.061    u_data_sram_wrap/wb_data[63]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  u_data_sram_wrap/wb_data[63]_i_9/O
                         net (fo=24, routed)          1.049     6.234    cpu/u_mem_stage/wb_data_reg[63]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  cpu/u_mem_stage/wb_data[44]_i_2/O
                         net (fo=1, routed)           0.568     6.926    cpu/u_mem_stage/wb_data[44]_i_2_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  cpu/u_mem_stage/wb_data[44]_i_1/O
                         net (fo=3, routed)           0.321     7.371    cpu/u_wb_stage/D[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  cpu/u_wb_stage/exe_data[143]_i_2/O
                         net (fo=2, routed)           0.764     8.259    cpu/u_exe_stage/u_div/exe_data_reg[143]
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.383 r  cpu/u_exe_stage/u_div/exe_data[143]_i_1/O
                         net (fo=3, routed)           0.925     9.308    cpu/u_exe_stage/u_div/D[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27/O
                         net (fo=1, routed)           0.000     9.432    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_27_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.964 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.964    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_14_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.192 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_8/CO[2]
                         net (fo=3, routed)           0.847    11.038    cpu/u_if_stage/CO[0]_alias
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.313    11.351 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.668    12.019    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.124    12.143 r  cpu/u_if_stage/if_pc[19]_i_2/O
                         net (fo=1, routed)           0.294    12.438    cpu/u_if_stage/if_pc[19]_i_2_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  cpu/u_if_stage/if_pc[19]_i_1/O
                         net (fo=31, routed)          1.087    13.648    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[17]
    SLICE_X55Y106        LUT3 (Prop_lut3_I2_O)        0.124    13.772 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=9, routed)           0.398    14.170    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y106        LUT5 (Prop_lut5_I4_O)        0.124    14.294 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43/O
                         net (fo=4, routed)           3.676    17.971    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ramloop[35].ram.ram_ena
    RAMB36_X6Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.589    18.119    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X6Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.621    
                         clock uncertainty           -0.087    17.534    
    RAMB36_X6Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.091    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                 -0.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.647    -0.472    cpu/u_wb_stage/cpu_clk
    SLICE_X57Y86         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  cpu/u_wb_stage/wb_data_reg[38]/Q
                         net (fo=5, routed)           0.080    -0.251    u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X56Y86         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.921    -0.230    u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y86         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.229    -0.459    
    SLICE_X56Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.312    u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/u_mem_stage/mem_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_csr/csr_era_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.380%)  route 0.162ns (43.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.645    -0.474    cpu/u_mem_stage/cpu_clk
    SLICE_X68Y98         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  cpu/u_mem_stage/mem_data_reg[16]/Q
                         net (fo=2, routed)           0.162    -0.149    cpu/u_mem_stage/era[16]
    SLICE_X67Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.104 r  cpu/u_mem_stage/csr_era[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    cpu/u_csr/csr_era_reg[31]_2[16]
    SLICE_X67Y100        FDRE                                         r  cpu/u_csr/csr_era_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.850    -0.301    cpu/u_csr/cpu_clk
    SLICE_X67Y100        FDRE                                         r  cpu/u_csr/csr_era_reg[16]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.092    -0.183    cpu/u_csr/csr_era_reg[16]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_inst_sram_wrap/buf_wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.632%)  route 0.430ns (72.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.653    -0.466    u_inst_sram_wrap/cpu_clk
    SLICE_X44Y99         FDRE                                         r  u_inst_sram_wrap/buf_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  u_inst_sram_wrap/buf_wptr_reg[0]/Q
                         net (fo=51, routed)          0.430     0.127    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/A0
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.857    -0.294    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/WCLK
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X46Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.042    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_inst_sram_wrap/buf_wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.632%)  route 0.430ns (72.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.653    -0.466    u_inst_sram_wrap/cpu_clk
    SLICE_X44Y99         FDRE                                         r  u_inst_sram_wrap/buf_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  u_inst_sram_wrap/buf_wptr_reg[0]/Q
                         net (fo=51, routed)          0.430     0.127    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/A0
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.857    -0.294    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/WCLK
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X46Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.042    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_inst_sram_wrap/buf_wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.632%)  route 0.430ns (72.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.653    -0.466    u_inst_sram_wrap/cpu_clk
    SLICE_X44Y99         FDRE                                         r  u_inst_sram_wrap/buf_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  u_inst_sram_wrap/buf_wptr_reg[0]/Q
                         net (fo=51, routed)          0.430     0.127    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/A0
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.857    -0.294    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/WCLK
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X46Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.042    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_inst_sram_wrap/buf_wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.632%)  route 0.430ns (72.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.653    -0.466    u_inst_sram_wrap/cpu_clk
    SLICE_X44Y99         FDRE                                         r  u_inst_sram_wrap/buf_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  u_inst_sram_wrap/buf_wptr_reg[0]/Q
                         net (fo=51, routed)          0.430     0.127    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/A0
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.857    -0.294    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/WCLK
    SLICE_X46Y101        RAMD32                                       r  u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X46Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.042    u_inst_sram_wrap/buf_rdata_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.917%)  route 0.141ns (50.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.648    -0.471    cpu/u_wb_stage/cpu_clk
    SLICE_X54Y87         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  cpu/u_wb_stage/wb_data_reg[52]/Q
                         net (fo=4, routed)           0.141    -0.189    u_regfile/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X52Y88         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.924    -0.227    u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X52Y88         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.206    -0.433    
    SLICE_X52Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.287    u_regfile/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.947%)  route 0.141ns (50.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.647    -0.472    cpu/u_wb_stage/cpu_clk
    SLICE_X54Y85         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  cpu/u_wb_stage/wb_data_reg[36]/Q
                         net (fo=6, routed)           0.141    -0.190    u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X52Y85         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.921    -0.230    u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y85         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.206    -0.436    
    SLICE_X52Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.292    u_regfile/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/u_if_stage/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_id_stage/id_data_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.665%)  route 0.244ns (63.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.652    -0.467    cpu/u_if_stage/cpu_clk
    SLICE_X54Y99         FDSE                                         r  cpu/u_if_stage/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.326 r  cpu/u_if_stage/if_pc_reg[28]/Q
                         net (fo=2, routed)           0.244    -0.083    cpu/u_id_stage/D[61]
    SLICE_X54Y100        FDRE                                         r  cpu/u_id_stage/id_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.857    -0.294    cpu/u_id_stage/cpu_clk
    SLICE_X54Y100        FDRE                                         r  cpu/u_id_stage/id_data_reg[61]/C
                         clock pessimism              0.026    -0.268    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.072    -0.196    cpu/u_id_stage/id_data_reg[61]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.674    -0.445    u_confreg/cpu_clk
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_confreg/timer_r1_reg[24]/Q
                         net (fo=1, routed)           0.056    -0.248    u_confreg/timer_r1[24]
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.947    -0.204    u_confreg/cpu_clk
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r2_reg[24]/C
                         clock pessimism             -0.241    -0.445    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.076    -0.369    u_confreg/timer_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X48Y71    u_data_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 2.192ns (53.527%)  route 1.903ns (46.473%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.704    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.038 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 2.171ns (53.288%)  route 1.903ns (46.712%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.704    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.017 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.097ns (52.424%)  route 1.903ns (47.576%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.704    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.943 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.943    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.081ns (52.233%)  route 1.903ns (47.767%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.704    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.927 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 2.078ns (52.315%)  route 1.894ns (47.685%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.915 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.915    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 2.057ns (52.062%)  route 1.894ns (47.938%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.894 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.983ns (51.147%)  route 1.894ns (48.853%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.820 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.967ns (50.944%)  route 1.894ns (49.056%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.581    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.804 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791     8.321    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.410     7.911    
                         clock uncertainty           -0.077     7.834    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.062     7.896    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.964ns (50.906%)  route 1.894ns (49.094%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.801    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.793     8.323    u_confreg/timer_clk
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.410     7.913    
                         clock uncertainty           -0.077     7.836    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.062     7.898    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.943ns (50.637%)  route 1.894ns (49.363%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.539 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.894     0.355    u_confreg/write_timer_begin_r3
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.124     0.479 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.479    u_confreg/timer[0]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.011 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.353    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.467    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.780 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.780    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.793     8.323    u_confreg/timer_clk
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.410     7.913    
                         clock uncertainty           -0.077     7.836    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.062     7.898    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.677    -0.442    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.245    u_confreg/conf_wdata_r1[9]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.242    -0.442    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.078    -0.364    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.677    -0.442    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.245    u_confreg/conf_wdata_r1[7]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.242    -0.442    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.076    -0.366    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.677    -0.442    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.245    u_confreg/conf_wdata_r1[11]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.242    -0.442    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.075    -0.367    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.677    -0.442    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.245    u_confreg/conf_wdata_r1[18]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.242    -0.442    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.071    -0.371    u_confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.679    -0.440    u_confreg/timer_clk
    SLICE_X27Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.187    u_confreg/conf_wdata_r1[16]
    SLICE_X27Y71         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.952    -0.199    u_confreg/timer_clk
    SLICE_X27Y71         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.228    -0.427    
    SLICE_X27Y71         FDRE (Hold_fdre_C_D)         0.070    -0.357    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.679    -0.440    u_confreg/timer_clk
    SLICE_X32Y67         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.186    u_confreg/conf_wdata_r1[13]
    SLICE_X32Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.953    -0.198    u_confreg/timer_clk
    SLICE_X32Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.242    -0.440    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.070    -0.370    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.682    -0.437    u_confreg/timer_clk
    SLICE_X30Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.296 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.183    u_confreg/conf_wdata_r1[6]
    SLICE_X30Y65         FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.956    -0.195    u_confreg/timer_clk
    SLICE_X30Y65         FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.242    -0.437    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.070    -0.367    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.681    -0.438    u_confreg/timer_clk
    SLICE_X34Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.117    -0.181    u_confreg/conf_wdata_r1[12]
    SLICE_X34Y65         FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.955    -0.196    u_confreg/timer_clk
    SLICE_X34Y65         FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.242    -0.438    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.072    -0.366    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.344%)  route 0.151ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.673    -0.446    u_confreg/timer_clk
    SLICE_X34Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.151    -0.155    u_confreg/conf_wdata_r1[15]
    SLICE_X34Y73         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X34Y73         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.241    -0.446    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.072    -0.374    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.252ns (69.376%)  route 0.111ns (30.624%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.676    -0.443    u_confreg/timer_clk
    SLICE_X30Y71         FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  u_confreg/conf_wdata_r2_reg[14]/Q
                         net (fo=1, routed)           0.111    -0.191    u_confreg/data[14]
    SLICE_X35Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.146 r  u_confreg/timer[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.146    u_confreg/timer[12]_i_3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.080 r  u_confreg/timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.949    -0.202    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[14]/C
                         clock pessimism             -0.206    -0.408    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.105    -0.303    u_confreg/timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y63    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y71    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y70    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y65    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y67    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y71    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y73    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y70    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y63    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y63    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y71    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y71    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y70    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y70    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y65    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y65    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y67    u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y67    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y63    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y63    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y71    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y71    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y70    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y70    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y65    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y65    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y67    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y67    u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.175ns (26.254%)  route 0.492ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.949    -0.202    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.175    -0.027 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.492     0.464    u_confreg/timer_reg[12]
    SLICE_X53Y70         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.643    -0.476    u_confreg/cpu_clk
    SLICE_X53Y70         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.175ns (29.130%)  route 0.426ns (70.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X35Y69         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.025 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.426     0.401    u_confreg/timer_reg[7]
    SLICE_X45Y68         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.645    -0.474    u_confreg/cpu_clk
    SLICE_X45Y68         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.175ns (29.246%)  route 0.423ns (70.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.950    -0.201    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.026 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.423     0.397    u_confreg/timer_reg[8]
    SLICE_X45Y68         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.645    -0.474    u_confreg/cpu_clk
    SLICE_X45Y68         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.175ns (30.133%)  route 0.406ns (69.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.951    -0.200    u_confreg/timer_clk
    SLICE_X35Y69         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.025 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.406     0.381    u_confreg/timer_reg[6]
    SLICE_X46Y69         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.644    -0.475    u_confreg/cpu_clk
    SLICE_X46Y69         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.175ns (30.349%)  route 0.402ns (69.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.950    -0.201    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.026 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.402     0.376    u_confreg/timer_reg[10]
    SLICE_X38Y67         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.676    -0.443    u_confreg/cpu_clk
    SLICE_X38Y67         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.175ns (33.926%)  route 0.341ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.175    -0.031 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.341     0.310    u_confreg/timer_reg[29]
    SLICE_X41Y75         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.669    -0.450    u_confreg/cpu_clk
    SLICE_X41Y75         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.175ns (34.972%)  route 0.325ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.948    -0.203    u_confreg/timer_clk
    SLICE_X35Y72         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.175    -0.028 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.325     0.297    u_confreg/timer_reg[18]
    SLICE_X33Y73         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.673    -0.446    u_confreg/cpu_clk
    SLICE_X33Y73         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.175ns (37.101%)  route 0.297ns (62.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.949    -0.202    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.175    -0.027 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.297     0.270    u_confreg/timer_reg[13]
    SLICE_X31Y69         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.678    -0.441    u_confreg/cpu_clk
    SLICE_X31Y69         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.175ns (37.102%)  route 0.297ns (62.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.949    -0.202    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.175    -0.027 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.297     0.270    u_confreg/timer_reg[14]
    SLICE_X38Y70         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.673    -0.446    u_confreg/cpu_clk
    SLICE_X38Y70         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.175ns (36.992%)  route 0.298ns (63.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.175    -0.031 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.298     0.267    u_confreg/timer_reg[30]
    SLICE_X36Y72         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.673    -0.446    u_confreg/cpu_clk
    SLICE_X36Y72         FDRE                                         r  u_confreg/timer_r1_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.367ns (59.167%)  route 0.253ns (40.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.797    -1.673    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.253    -1.053    u_confreg/timer_reg[11]
    SLICE_X33Y70         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.922    -2.046    u_confreg/cpu_clk
    SLICE_X33Y70         FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.367ns (49.169%)  route 0.379ns (50.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.049ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.793    -1.677    u_confreg/timer_clk
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.310 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.379    -0.931    u_confreg/timer_reg[23]
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.919    -2.049    u_confreg/cpu_clk
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.367ns (48.776%)  route 0.385ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.055ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.793    -1.677    u_confreg/timer_clk
    SLICE_X35Y73         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.310 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.925    u_confreg/timer_reg[21]
    SLICE_X36Y73         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.913    -2.055    u_confreg/cpu_clk
    SLICE_X36Y73         FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.367ns (48.632%)  route 0.388ns (51.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.049ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.312 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.388    -0.924    u_confreg/timer_reg[24]
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.919    -2.049    u_confreg/cpu_clk
    SLICE_X29Y73         FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.367ns (48.248%)  route 0.394ns (51.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.055ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y74         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.312 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.394    -0.918    u_confreg/timer_reg[26]
    SLICE_X36Y73         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.913    -2.055    u_confreg/cpu_clk
    SLICE_X36Y73         FDRE                                         r  u_confreg/timer_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.322%)  route 0.392ns (51.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.797    -1.673    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.392    -0.914    u_confreg/timer_reg[9]
    SLICE_X38Y70         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.916    -2.052    u_confreg/cpu_clk
    SLICE_X38Y70         FDRE                                         r  u_confreg/timer_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.897%)  route 0.399ns (52.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.051ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.312 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.399    -0.913    u_confreg/timer_reg[31]
    SLICE_X33Y73         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.917    -2.051    u_confreg/cpu_clk
    SLICE_X33Y73         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.339%)  route 0.408ns (52.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.798    -1.672    u_confreg/timer_clk
    SLICE_X35Y68         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.408    -0.897    u_confreg/timer_reg[3]
    SLICE_X36Y68         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.920    -2.048    u_confreg/cpu_clk
    SLICE_X36Y68         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.817%)  route 0.417ns (53.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.040ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.798    -1.672    u_confreg/timer_clk
    SLICE_X35Y68         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.417    -0.888    u_confreg/timer_reg[2]
    SLICE_X31Y67         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.928    -2.040    u_confreg/cpu_clk
    SLICE_X31Y67         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.367ns (46.520%)  route 0.422ns (53.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.040ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.798    -1.672    u_confreg/timer_clk
    SLICE_X35Y68         FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  u_confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.422    -0.883    u_confreg/timer_reg[0]
    SLICE_X31Y67         FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.928    -2.040    u_confreg/cpu_clk
    SLICE_X31Y67         FDRE                                         r  u_confreg/timer_r1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.351ns  (logic 0.668ns (7.144%)  route 8.683ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.714     7.202    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.351ns  (logic 0.668ns (7.144%)  route 8.683ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.714     7.202    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.351ns  (logic 0.668ns (7.144%)  route 8.683ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.714     7.202    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.351ns  (logic 0.668ns (7.144%)  route 8.683ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.714     7.202    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.791    -1.679    u_confreg/timer_clk
    SLICE_X35Y75         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 0.668ns (7.310%)  route 8.471ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.502     6.990    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.796    -1.674    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[12]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 0.668ns (7.310%)  route 8.471ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.502     6.990    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.796    -1.674    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[13]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 0.668ns (7.310%)  route 8.471ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.502     6.990    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.796    -1.674    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[14]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 0.668ns (7.310%)  route 8.471ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.502     6.990    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.796    -1.674    u_confreg/timer_clk
    SLICE_X35Y71         FDRE                                         r  u_confreg/timer_reg[15]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.835ns  (logic 0.668ns (7.560%)  route 8.167ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.199     6.687    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.797    -1.673    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[10]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.835ns  (logic 0.668ns (7.560%)  route 8.167ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=126, routed)         5.968     4.338    u_confreg/cpu_resetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.488 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=759, routed)         2.199     6.687    u_confreg/inst_sram_rdata_r_valid1
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.797    -1.673    u_confreg/timer_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/timer_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.367ns (59.409%)  route 0.251ns (40.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.044ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.798    -1.672    u_confreg/cpu_clk
    SLICE_X30Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  u_confreg/conf_wdata_r_reg[11]/Q
                         net (fo=1, routed)           0.251    -1.054    u_confreg/conf_wdata_r_reg_n_0_[11]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.924    -2.044    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.367ns (59.385%)  route 0.251ns (40.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.044ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.798    -1.672    u_confreg/cpu_clk
    SLICE_X30Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.251    -1.054    u_confreg/conf_wdata_r_reg_n_0_[9]
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.924    -2.044    u_confreg/timer_clk
    SLICE_X31Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.367ns (59.524%)  route 0.250ns (40.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.040ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X33Y65         FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.250    -1.051    u_confreg/conf_wdata_r_reg_n_0_[12]
    SLICE_X34Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.928    -2.040    u_confreg/timer_clk
    SLICE_X34Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.367ns (57.359%)  route 0.273ns (42.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.791    -1.679    u_confreg/cpu_clk
    SLICE_X34Y74         FDRE                                         r  u_confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.312 r  u_confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.273    -1.039    u_confreg/conf_wdata_r_reg_n_0_[24]
    SLICE_X33Y74         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.915    -2.053    u_confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.738%)  route 0.280ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.801    -1.669    u_confreg/cpu_clk
    SLICE_X32Y66         FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.302 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.280    -1.022    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X32Y67         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.926    -2.042    u_confreg/timer_clk
    SLICE_X32Y67         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.038ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.804    -1.666    u_confreg/cpu_clk
    SLICE_X33Y62         FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.299 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.021    u_confreg/conf_wdata_r_reg_n_0_[0]
    SLICE_X33Y63         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.930    -2.038    u_confreg/timer_clk
    SLICE_X33Y63         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.662ns  (logic 0.367ns (55.427%)  route 0.295ns (44.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.791    -1.679    u_confreg/cpu_clk
    SLICE_X34Y74         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.312 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.295    -1.017    u_confreg/conf_wdata_r_reg_n_0_[21]
    SLICE_X36Y74         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.911    -2.057    u_confreg/timer_clk
    SLICE_X36Y74         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.296%)  route 0.297ns (44.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.038ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X32Y65         FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.297    -1.004    u_confreg/conf_wdata_r_reg_n_0_[6]
    SLICE_X30Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.930    -2.038    u_confreg/timer_clk
    SLICE_X30Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.367ns (54.213%)  route 0.310ns (45.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.793    -1.677    u_confreg/cpu_clk
    SLICE_X27Y75         FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.310 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.310    -1.000    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X27Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.920    -2.048    u_confreg/timer_clk
    SLICE_X27Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.050ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.791    -1.679    u_confreg/cpu_clk
    SLICE_X36Y78         FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.418    -1.261 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.276    -0.985    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X37Y79         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.918    -2.050    u_confreg/timer_clk
    SLICE_X37Y79         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay           887 Endpoints
Min Delay           887 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.644ns  (logic 4.143ns (30.363%)  route 9.501ns (69.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.825    -2.143    u_confreg/cpu_clk
    SLICE_X55Y73         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.419    -1.724 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           9.501     7.777    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.724    11.501 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.501    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.416ns  (logic 4.095ns (30.526%)  route 9.321ns (69.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.823    -2.145    u_confreg/cpu_clk
    SLICE_X54Y74         FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.419    -1.726 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           9.321     7.595    lopt_13
    J8                   OBUF (Prop_obuf_I_O)         3.676    11.271 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.271    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 4.014ns (31.279%)  route 8.820ns (68.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.823    -2.145    u_confreg/cpu_clk
    SLICE_X55Y74         FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.820     7.131    lopt_19
    D6                   OBUF (Prop_obuf_I_O)         3.558    10.689 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.689    led_rg1[1]
    D6                                                                r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 3.987ns (31.273%)  route 8.762ns (68.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.823    -2.145    u_confreg/cpu_clk
    SLICE_X54Y74         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           8.762     7.073    lopt_1
    F7                   OBUF (Prop_obuf_I_O)         3.531    10.604 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.604    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 4.100ns (32.794%)  route 8.403ns (67.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.925    -2.043    u_confreg/cpu_clk
    SLICE_X29Y69         FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.587 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          1.811     0.224    u_confreg/p_1_in12_in
    SLICE_X36Y70         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.592     6.940    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.520    10.461 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.461    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.491ns  (logic 4.310ns (34.503%)  route 8.182ns (65.497%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.925    -2.043    u_confreg/cpu_clk
    SLICE_X29Y69         FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.587 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          1.397    -0.190    u_confreg/p_1_in12_in
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.150    -0.040 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.785     6.745    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.704    10.449 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.449    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.465ns  (logic 4.098ns (32.875%)  route 8.367ns (67.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.924    -2.044    u_confreg/cpu_clk
    SLICE_X28Y70         FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.588 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=18, routed)          1.625     0.038    u_confreg/p_1_in11_in
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.162 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.742     6.903    btn_key_col_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.518    10.421 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.421    btn_key_col[0]
    V8                                                                r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.544ns  (logic 3.979ns (31.725%)  route 8.564ns (68.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.823    -2.145    u_confreg/cpu_clk
    SLICE_X55Y75         FDRE                                         r  u_confreg/led_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           8.564     6.875    lopt_14
    H8                   OBUF (Prop_obuf_I_O)         3.523    10.399 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.399    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.505ns  (logic 3.984ns (31.856%)  route 8.521ns (68.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.826    -2.142    u_confreg/cpu_clk
    SLICE_X55Y77         FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.521     6.836    lopt_17
    F8                   OBUF (Prop_obuf_I_O)         3.528    10.363 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.363    led_rg0[1]
    F8                                                                r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.362ns  (logic 3.983ns (32.218%)  route 8.379ns (67.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.826    -2.142    u_confreg/cpu_clk
    SLICE_X55Y77         FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           8.379     6.693    lopt_16
    G7                   OBUF (Prop_obuf_I_O)         3.527    10.220 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.220    led_rg0[0]
    G7                                                                r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][45]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.066ns  (logic 0.641ns (60.124%)  route 0.425ns (39.876%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.713    -1.757    cpu/u_exe_stage/cpu_clk
    SLICE_X51Y90         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.367    -1.390 r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/Q
                         net (fo=97, routed)          0.425    -0.965    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.100    -0.865 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_4/O
                         net (fo=1, routed)           0.000    -0.865    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.691 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.691    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_1_n_6
    SLICE_X47Y90         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][44]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.079ns  (logic 0.656ns (60.790%)  route 0.423ns (39.210%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.713    -1.757    cpu/u_exe_stage/cpu_clk
    SLICE_X51Y90         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.367    -1.390 r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/Q
                         net (fo=97, routed)          0.423    -0.967    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.100    -0.867 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_5/O
                         net (fo=1, routed)           0.000    -0.867    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.678 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.678    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]_i_1_n_7
    SLICE_X47Y90         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[70]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.656ns (60.448%)  route 0.429ns (39.552%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y86         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[70]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.393 r  cpu/u_exe_stage/exe_data_reg[70]_rep/Q
                         net (fo=66, routed)          0.429    -0.964    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.100    -0.864 r  cpu/u_exe_stage/u_mul/gfor[26].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.864    cpu/u_exe_stage/u_mul/BoothRes[2]_5[26]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -0.675 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.675    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]_i_1_n_5
    SLICE_X47Y85         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.110ns  (logic 0.656ns (59.107%)  route 0.454ns (40.893%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.712    -1.758    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y88         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.391 r  cpu/u_exe_stage/exe_data_reg[65]_rep/Q
                         net (fo=72, routed)          0.454    -0.937    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[5][63]_i_1_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.100    -0.837 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]_i_2/O
                         net (fo=1, routed)           0.000    -0.837    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]_i_2_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.648 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.648    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]_i_1_n_4
    SLICE_X45Y88         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][55]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.643ns (57.761%)  route 0.470ns (42.239%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.713    -1.757    cpu/u_exe_stage/cpu_clk
    SLICE_X51Y90         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.367    -1.390 r  cpu/u_exe_stage/exe_data_reg[130]_rep__1/Q
                         net (fo=97, routed)          0.470    -0.920    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_0
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.100    -0.820 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]_i_4/O
                         net (fo=1, routed)           0.000    -0.820    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]_i_4_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -0.644 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.644    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]_i_1_n_6
    SLICE_X46Y89         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.136ns  (logic 0.707ns (62.257%)  route 0.429ns (37.743%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.716    -1.754    cpu/u_exe_stage/cpu_clk
    SLICE_X48Y96         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.418    -1.336 r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.429    -0.907    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I4_O)        0.100    -0.807 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]_i_2/O
                         net (fo=1, routed)           0.000    -0.807    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.618 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.618    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]_i_1_n_4
    SLICE_X47Y93         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[70]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.165ns  (logic 0.641ns (55.034%)  route 0.524ns (44.966%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y86         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[70]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.393 r  cpu/u_exe_stage/exe_data_reg[70]_rep/Q
                         net (fo=66, routed)          0.524    -0.869    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.100    -0.769 r  cpu/u_exe_stage/u_mul/gfor[29].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.769    cpu/u_exe_stage/u_mul/BoothRes[2]_5[29]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.595 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.595    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]_i_1_n_6
    SLICE_X47Y86         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[70]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.165ns  (logic 0.736ns (63.163%)  route 0.429ns (36.837%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y86         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[70]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.393 r  cpu/u_exe_stage/exe_data_reg[70]_rep/Q
                         net (fo=66, routed)          0.429    -0.964    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.100    -0.864 r  cpu/u_exe_stage/u_mul/gfor[26].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.864    cpu/u_exe_stage/u_mul/BoothRes[2]_5[26]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -0.595 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.595    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]_i_1_n_4
    SLICE_X47Y85         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[70]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.177ns  (logic 0.662ns (56.224%)  route 0.515ns (43.776%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y86         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[70]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.393 r  cpu/u_exe_stage/exe_data_reg[70]_rep__0/Q
                         net (fo=59, routed)          0.515    -0.878    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]_i_1_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.100    -0.778 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]_i_2/O
                         net (fo=1, routed)           0.000    -0.778    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]_i_2_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -0.583 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.583    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]_i_1_n_4
    SLICE_X46Y84         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[70]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.656ns (55.701%)  route 0.522ns (44.299%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X50Y86         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[70]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.393 r  cpu/u_exe_stage/exe_data_reg[70]_rep/Q
                         net (fo=66, routed)          0.522    -0.871    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.100    -0.771 r  cpu/u_exe_stage/u_mul/gfor[28].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.771    cpu/u_exe_stage/u_mul/BoothRes[2]_5[28]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.582 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.582    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]_i_1_n_7
    SLICE_X47Y86         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay          3718 Endpoints
Min Delay          3718 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.924ns  (logic 5.797ns (22.361%)  route 20.127ns (77.639%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=1 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.939    19.592    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.716 r  cpu/u_if_stage/if_pc[17]_i_1_comp/O
                         net (fo=66, routed)          1.309    21.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y103        LUT2 (Prop_lut2_I1_O)        0.124    21.149 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp_3/O
                         net (fo=1, routed)           0.664    21.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/addra_12_sn_1_repN_3_alias
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.124    21.937 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_comp/O
                         net (fo=4, routed)           3.987    25.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ramloop[25].ram.ram_ena
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.017    -1.453    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.741ns  (logic 5.797ns (22.520%)  route 19.944ns (77.480%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT3=5 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          1.086    19.739    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124    19.863 f  cpu/u_if_stage/if_pc[14]_i_1_comp/O
                         net (fo=34, routed)          1.007    20.870    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[12]
    SLICE_X57Y102        LUT3 (Prop_lut3_I0_O)        0.124    20.994 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=13, routed)          0.939    21.933    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[218].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.124    22.057 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[218].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=4, routed)           3.684    25.741    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ramloop[26].ram.ram_ena
    RAMB36_X7Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.007    -1.463    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X7Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.655ns  (logic 5.921ns (23.079%)  route 19.734ns (76.921%))
  Logic Levels:           25  (CARRY4=6 LDCE=1 LUT3=4 LUT5=6 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.548    19.201    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I1_O)        0.124    19.325 f  cpu/u_if_stage/if_pc[15]_i_2/O
                         net (fo=1, routed)           0.294    19.619    cpu/u_if_stage/if_pc[15]_i_2_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124    19.743 f  cpu/u_if_stage/if_pc[15]_i_1/O
                         net (fo=69, routed)          1.599    21.341    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y123        LUT6 (Prop_lut6_I4_O)        0.124    21.465 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_comp_5/O
                         net (fo=1, routed)           0.401    21.866    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X63Y124        LUT6 (Prop_lut6_I5_O)        0.124    21.990 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_comp/O
                         net (fo=4, routed)           3.665    25.655    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/ramloop[33].ram.ram_ena
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.857    -1.613    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.635ns  (logic 5.797ns (22.613%)  route 19.838ns (77.387%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT3=5 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          1.086    19.739    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124    19.863 f  cpu/u_if_stage/if_pc[14]_i_1_comp/O
                         net (fo=34, routed)          1.007    20.870    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[12]
    SLICE_X57Y102        LUT3 (Prop_lut3_I0_O)        0.124    20.994 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=13, routed)          1.071    22.064    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124    22.188 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24/O
                         net (fo=4, routed)           3.447    25.635    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/ramloop[12].ram.ram_ena
    RAMB36_X0Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.031    -1.439    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.632ns  (logic 5.921ns (23.100%)  route 19.711ns (76.900%))
  Logic Levels:           25  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.419    19.072    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    19.196 f  cpu/u_if_stage/if_pc[1]_i_2/O
                         net (fo=7, routed)           1.003    20.200    cpu/u_if_stage/if_pc[1]_i_2_n_0
    SLICE_X55Y102        LUT4 (Prop_lut4_I1_O)        0.124    20.324 r  cpu/u_if_stage/ram_en_r_i_1__0/O
                         net (fo=37, routed)          0.661    20.984    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/ena
    SLICE_X61Y102        LUT3 (Prop_lut3_I1_O)        0.124    21.108 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=11, routed)          0.601    21.710    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[223].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X65Y101        LUT5 (Prop_lut5_I4_O)        0.124    21.834 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[223].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=4, routed)           3.798    25.632    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ramloop[31].ram.ram_ena
    RAMB36_X8Y6          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.019    -1.451    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X8Y6          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.627ns  (logic 5.797ns (22.620%)  route 19.830ns (77.380%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT3=5 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          1.086    19.739    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124    19.863 f  cpu/u_if_stage/if_pc[14]_i_1_comp/O
                         net (fo=34, routed)          1.007    20.870    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[12]
    SLICE_X57Y102        LUT3 (Prop_lut3_I0_O)        0.124    20.994 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=13, routed)          1.255    22.249    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124    22.373 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=4, routed)           3.255    25.627    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/ramloop[8].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.034    -1.436    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.619ns  (logic 5.921ns (23.112%)  route 19.698ns (76.888%))
  Logic Levels:           25  (CARRY4=6 LDCE=1 LUT2=1 LUT3=4 LUT5=6 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.668    19.321    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.124    19.445 r  cpu/u_if_stage/if_pc[19]_i_2/O
                         net (fo=1, routed)           0.294    19.739    cpu/u_if_stage/if_pc[19]_i_2_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.124    19.863 r  cpu/u_if_stage/if_pc[19]_i_1/O
                         net (fo=31, routed)          1.904    21.767    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X76Y125        LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_3/O
                         net (fo=1, routed)           0.425    22.316    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/addra_12_sn_1_repN_3_alias
    SLICE_X74Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.440 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_comp/O
                         net (fo=4, routed)           3.179    25.619    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.665    -1.805    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.550ns  (logic 5.797ns (22.689%)  route 19.753ns (77.311%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT3=5 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          1.086    19.739    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124    19.863 f  cpu/u_if_stage/if_pc[14]_i_1_comp/O
                         net (fo=34, routed)          1.007    20.870    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[12]
    SLICE_X57Y102        LUT3 (Prop_lut3_I0_O)        0.124    20.994 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=13, routed)          0.890    21.884    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X62Y99         LUT5 (Prop_lut5_I4_O)        0.124    22.008 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=4, routed)           3.542    25.550    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB36_X7Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        2.010    -1.460    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/clka
    RAMB36_X7Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.460ns  (logic 5.797ns (22.769%)  route 19.663ns (77.231%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=1 LUT3=4 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.960    19.613    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I4_O)        0.124    19.737 r  cpu/u_if_stage/if_pc[16]_i_1_comp/O
                         net (fo=66, routed)          0.875    20.612    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[14]
    SLICE_X61Y106        LUT2 (Prop_lut2_I0_O)        0.124    20.736 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=1, routed)           0.642    21.378    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/addra_12_sn_1_repN_1_alias
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.502 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_comp/O
                         net (fo=4, routed)           3.958    25.460    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/ramloop[54].ram.ram_ena
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.657    -1.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.433ns  (logic 5.797ns (22.793%)  route 19.636ns (77.207%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT3=4 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q
                         net (fo=3, routed)           1.250     1.809    cpu/u_exe_stage/u_mul/fir4/Q[22]
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.150     1.959 r  cpu/u_exe_stage/u_mul/fir4/i__i_21__8/O
                         net (fo=2, routed)           1.098     3.057    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[22]
    SLICE_X27Y92         LUT5 (Prop_lut5_I4_O)        0.326     3.383 r  cpu/u_exe_stage/u_mul/sec3/i__i_17__7/O
                         net (fo=2, routed)           1.016     4.399    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[27]
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.152     4.551 r  cpu/u_exe_stage/u_mul/thi2/i__i_9__8/O
                         net (fo=2, routed)           0.691     5.242    cpu/u_exe_stage/u_mul/thiC[1]_42[44]
    SLICE_X33Y88         LUT5 (Prop_lut5_I3_O)        0.354     5.596 r  cpu/u_exe_stage/u_mul/i__i_3__18/O
                         net (fo=3, routed)           1.006     6.602    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[19]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.332     6.934 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           1.285     8.219    cpu/u_exe_stage/u_mul/six1/fifSig[19]
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.157     8.376 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__45/i_/O
                         net (fo=2, routed)           0.953     9.328    cpu/u_exe_stage/u_mul/SOut[46]
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.355     9.683 r  cpu/u_exe_stage/u_mul/mem_data[140]_i_7/O
                         net (fo=1, routed)           0.000     9.683    cpu/u_exe_stage/u_mul/mem_data[140]_i_7_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.081 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.081    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_5_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.320 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_6/O[2]
                         net (fo=1, routed)           1.271    11.592    cpu/u_exe_stage/u_div/result[48]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.302    11.894 r  cpu/u_exe_stage/u_div/mem_data[143]_i_2/O
                         net (fo=1, routed)           1.205    13.099    cpu/u_exe_stage/u_div/mem_data[143]_i_2_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  cpu/u_exe_stage/u_div/mem_data[143]_i_1/O
                         net (fo=5, routed)           1.187    14.410    cpu/u_exe_stage/u_div/exe_data_reg[63][17]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.152    14.562 r  cpu/u_exe_stage/u_div/exe_data[117]_i_2_comp/O
                         net (fo=1, routed)           0.556    15.118    cpu/u_wb_stage/id_valid_reg_3[2]_repN_alias
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.332    15.450 r  cpu/u_wb_stage/exe_data[149]_i_2_comp/O
                         net (fo=1, routed)           0.623    16.073    cpu/u_exe_stage/u_div/wb_data_reg[50]_0_repN_alias
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_comp/O
                         net (fo=1, routed)           0.000    16.197    cpu/u_exe_stage/u_div/id_to_if_bus_r[33]_i_44_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.595 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.595    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_37_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.709    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_28_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.823    cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_18_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.136 r  cpu/u_exe_stage/u_div/id_to_if_bus_r_reg[33]_i_9/O[3]
                         net (fo=3, routed)           0.788    17.924    cpu/u_id_stage/u_id_stage/p_2_in7_in_alias
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.306    18.230 f  cpu/u_id_stage/if_pc[31]_i_8_comp_2/O
                         net (fo=1, routed)           0.299    18.529    cpu/u_if_stage/if_pc[2]_i_2_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.653 r  cpu/u_if_stage/if_pc[31]_i_6_comp/O
                         net (fo=33, routed)          0.419    19.072    cpu/u_if_stage/if_pc[31]_i_6_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    19.196 f  cpu/u_if_stage/if_pc[1]_i_2/O
                         net (fo=7, routed)           1.003    20.200    cpu/u_if_stage/if_pc[1]_i_2_n_0
    SLICE_X55Y102        LUT4 (Prop_lut4_I1_O)        0.124    20.324 r  cpu/u_if_stage/ram_en_r_i_1__0/O
                         net (fo=37, routed)          1.281    21.604    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/ena_alias
    SLICE_X67Y113        LUT6 (Prop_lut6_I4_O)        0.124    21.728 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_comp/O
                         net (fo=4, routed)           3.705    25.433    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/ramloop[46].ram.ram_ena
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        1.662    -1.808    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.395ns (26.425%)  route 1.100ns (73.575%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/Q
                         net (fo=2, routed)           0.225     0.403    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][1]
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.513 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_2/O[1]
                         net (fo=1, routed)           0.657     1.170    cpu/u_exe_stage/u_div/result[0]
    SLICE_X55Y80         LUT6 (Prop_lut6_I1_O)        0.107     1.277 r  cpu/u_exe_stage/u_div/mem_data[126]_i_1/O
                         net (fo=4, routed)           0.218     1.495    cpu/u_mem_stage/exe_valid_reg_0[1]
    SLICE_X55Y79         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.915    -0.236    cpu/u_mem_stage/cpu_clk
    SLICE_X55Y79         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[126]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.432ns (28.899%)  route 1.063ns (71.101%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/Q
                         net (fo=2, routed)           0.258     0.436    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][1]
    SLICE_X37Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.582 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_2/O[2]
                         net (fo=1, routed)           0.583     1.165    cpu/u_exe_stage/u_div/result[1]
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.108     1.273 r  cpu/u_exe_stage/u_div/mem_data[127]_i_1/O
                         net (fo=5, routed)           0.222     1.495    cpu/u_mem_stage/exe_valid_reg_0[2]
    SLICE_X51Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.920    -0.231    cpu/u_mem_stage/cpu_clk
    SLICE_X51Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[127]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.400ns (24.248%)  route 1.250ns (75.752%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/Q
                         net (fo=7, routed)           0.316     0.494    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][2]
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.045     0.539 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_12/O
                         net (fo=1, routed)           0.000     0.539    cpu/u_exe_stage/u_mul/mem_data[132]_i_12_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.609 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_2/O[0]
                         net (fo=1, routed)           0.638     1.246    cpu/u_exe_stage/u_div/result[3]
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.107     1.353 r  cpu/u_exe_stage/u_div/mem_data[129]_i_1/O
                         net (fo=5, routed)           0.297     1.650    cpu/u_mem_stage/exe_valid_reg_0[4]
    SLICE_X54Y83         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.919    -0.232    cpu/u_mem_stage/cpu_clk
    SLICE_X54Y83         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[129]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][11]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.445ns (26.155%)  route 1.256ns (73.845%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][11]/G
    SLICE_X40Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][11]/Q
                         net (fo=5, routed)           0.115     0.293    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][11]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.045     0.338 r  cpu/u_exe_stage/u_mul/i__rep_i_1__2/O
                         net (fo=3, routed)           0.207     0.545    cpu/u_exe_stage/u_mul/six1/mem_data_reg[140]_i_2_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.590 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__11/i_/O
                         net (fo=1, routed)           0.000     0.590    cpu/u_exe_stage/u_mul/six1_n_61
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.660 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_2/O[0]
                         net (fo=1, routed)           0.637     1.296    cpu/u_exe_stage/u_div/result[11]
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.107     1.403 r  cpu/u_exe_stage/u_div/mem_data[137]_i_1/O
                         net (fo=4, routed)           0.298     1.701    cpu/u_mem_stage/exe_valid_reg_0[12]
    SLICE_X61Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.918    -0.233    cpu/u_mem_stage/cpu_clk
    SLICE_X61Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[137]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.396ns (23.172%)  route 1.313ns (76.828%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/Q
                         net (fo=8, routed)           0.299     0.477    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.522 r  cpu/u_exe_stage/u_mul/mem_data[128]_i_6/O
                         net (fo=1, routed)           0.000     0.522    cpu/u_exe_stage/u_mul/mem_data[128]_i_6_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.585 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_2/O[3]
                         net (fo=1, routed)           0.708     1.294    cpu/u_exe_stage/u_div/result[2]
    SLICE_X54Y84         LUT6 (Prop_lut6_I1_O)        0.110     1.404 r  cpu/u_exe_stage/u_div/mem_data[128]_i_1/O
                         net (fo=5, routed)           0.305     1.709    cpu/u_mem_stage/exe_valid_reg_0[3]
    SLICE_X56Y83         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.919    -0.232    cpu/u_mem_stage/cpu_clk
    SLICE_X56Y83         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[128]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.343ns (19.996%)  route 1.371ns (80.004%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 f  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         0.298     0.298 f  switch_IBUF[4]_inst/O
                         net (fo=6, routed)           1.371     1.669    u_confreg/switch_IBUF[4]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.714 r  u_confreg/pseudo_random_23[8]_i_1/O
                         net (fo=1, routed)           0.000     1.714    u_confreg/pseudo_random_23[8]_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  u_confreg/pseudo_random_23_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.945    -0.206    u_confreg/cpu_clk
    SLICE_X33Y75         FDRE                                         r  u_confreg/pseudo_random_23_reg[8]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.396ns (23.087%)  route 1.319ns (76.913%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][6]/G
    SLICE_X40Y75         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][6]/Q
                         net (fo=8, routed)           0.349     0.527    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][6]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.572 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_9/O
                         net (fo=1, routed)           0.000     0.572    cpu/u_exe_stage/u_mul/mem_data[132]_i_9_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.635 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_2/O[3]
                         net (fo=1, routed)           0.671     1.306    cpu/u_exe_stage/u_div/result[6]
    SLICE_X60Y83         LUT6 (Prop_lut6_I1_O)        0.110     1.416 r  cpu/u_exe_stage/u_div/mem_data[132]_i_1/O
                         net (fo=4, routed)           0.299     1.715    cpu/u_mem_stage/exe_valid_reg_0[7]
    SLICE_X51Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.920    -0.231    cpu/u_mem_stage/cpu_clk
    SLICE_X51Y84         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[132]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.395ns (23.023%)  route 1.321ns (76.977%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/Q
                         net (fo=7, routed)           0.317     0.495    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][2]
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.540 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_11/O
                         net (fo=1, routed)           0.000     0.540    cpu/u_exe_stage/u_mul/mem_data[132]_i_11_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.605 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_2/O[1]
                         net (fo=1, routed)           0.646     1.250    cpu/u_exe_stage/u_div/result[4]
    SLICE_X51Y81         LUT6 (Prop_lut6_I1_O)        0.107     1.357 r  cpu/u_exe_stage/u_div/mem_data[130]_i_1/O
                         net (fo=5, routed)           0.358     1.716    cpu/u_mem_stage/exe_valid_reg_0[5]
    SLICE_X56Y81         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.917    -0.234    cpu/u_mem_stage/cpu_clk
    SLICE_X56Y81         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[130]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.349ns (20.275%)  route 1.371ns (79.725%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 f  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         0.298     0.298 f  switch_IBUF[4]_inst/O
                         net (fo=6, routed)           1.371     1.669    u_confreg/switch_IBUF[4]
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.051     1.720 r  u_confreg/pseudo_random_23[9]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_confreg/pseudo_random_23[9]_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  u_confreg/pseudo_random_23_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.945    -0.206    u_confreg/cpu_clk
    SLICE_X33Y75         FDRE                                         r  u_confreg/pseudo_random_23_reg[9]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.445ns (25.629%)  route 1.291ns (74.371%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
    SLICE_X40Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/Q
                         net (fo=1, routed)           0.318     0.496    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.611 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_2/O[0]
                         net (fo=1, routed)           0.496     1.107    cpu/u_exe_stage/u_mul/exe_mulResult[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.107     1.214 r  cpu/u_exe_stage/u_mul/mem_data[125]_i_2/O
                         net (fo=1, routed)           0.202     1.415    cpu/u_exe_stage/u_mul/mem_data[125]_i_2_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.460 r  cpu/u_exe_stage/u_mul/mem_data[125]_i_1/O
                         net (fo=6, routed)           0.276     1.736    cpu/u_mem_stage/exe_valid_reg_0[0]
    SLICE_X51Y79         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2897, routed)        0.915    -0.236    cpu/u_mem_stage/cpu_clk
    SLICE_X51Y79         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[125]/C





