.model test_1202_image_convolution_16x16
.inputs net5_1 net49_1 net19_1 net20_1 net37_1 net4_1 net18_1 net54_1 net52_1 net28_1 vcc gnd
.outputs net38_1 net39_1 net40_1 net41_1

# tgates for logic
.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_1

.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_2

.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_3

# D Flip Flop
.names net30_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_1_1
1--- 1

.subckt latch_custom D[0]=internal_1_1 clk[0]=net29_1 reset[0]=vcc_dig Q[0]=net51_1

# D Flip Flop
.names net11_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_2_1
1--- 1

.subckt latch_custom D[0]=internal_2_1 clk[0]=net12_1 reset[0]=vcc_dig Q[0]=net31_1

# D Flip Flop
.names net46_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_3_1
1--- 1

.subckt latch_custom D[0]=internal_3_1 clk[0]=net7_1 reset[0]=vcc_dig Q[0]=net24_1

# gnd_dig
.subckt tgate in[0]=vcc in[1]=gnd out=gnd_dig

# vdd_dig
.subckt tgate in[0]=vcc in[1]=vcc out=vcc_dig

# LOOKUP Table-> OR_D_1
.names net46_1 net49_1 tg4logic_1 tg4logic_2 net34_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> OR_clk_1
.names net5_1 net37_1 tg4logic_1 tg4logic_2 net7_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> OR_clk_2
.names net43_1 net48_1 tg4logic_1 tg4logic_2 net42_1
10-- 1
01-- 1
11-- 1

# LOOKUP Table-> OR_D_2
.names net45_1 net14_1 tg4logic_1 tg4logic_2 net32_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> Pass
.names net49_1 tg4logic_1 tg4logic_2 tg4logic_3 net45_1
1--- 1

# LOOKUP Table-> Pass
.names net5_1 tg4logic_1 tg4logic_2 tg4logic_3 net48_1
1--- 1

# TGATE
.subckt tgate in[0]=vcc in[1]=net51_1 out=net46_1

# TGATE
.subckt tgate in[0]=vcc in[1]=net31_1 out=net14_1

# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=fbout_4_1 in[1]=net4_1 in[2]=net4_internal out[0]=fbout_4_1

.subckt sftreg2 in[0]=net7_1 in[1]=gnd_dig in[2]=net34_1 out[0]=net4_internal out[1]=net8_1 out[2]=net1_1 out[3]=net30_1 out[4]=net25_1 out[5]=net25_2 out[6]=net25_3 out[7]=net25_4 out[8]=net25_5 out[9]=net25_6 out[10]=net25_7 out[11]=net25_8 out[12]=net25_9 out[13]=net25_10 out[14]=net25_11 out[15]=net25_12 out[16]=net25_13 out[17]=net25_14 out[18]=net25_15 out[19]=net25_16 #sftreg2_fg =0

# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=fbout_5_1 in[1]=net6_1 in[2]=net6_internal out[0]=fbout_5_1

.subckt sftreg2 in[0]=net42_1 in[1]=gnd_dig in[2]=net32_1 out[0]=net6_internal out[1]=net9_1 out[2]=net33_1 out[3]=net11_1 out[4]=net27_1 out[5]=net27_2 out[6]=net27_3 out[7]=net27_4 out[8]=net27_5 out[9]=net27_6 out[10]=net27_7 out[11]=net27_8 out[12]=net27_9 out[13]=net27_10 out[14]=net27_11 out[15]=net27_12 out[16]=net27_13 out[17]=net27_14 out[18]=net27_15 out[19]=net27_16 #sftreg2_fg =0

# VMM 16x16 with shift register
.subckt vmm8x4_in in[0]=net25_1 in[1]=net25_2 in[2]=net25_3 in[3]=net25_4 in[4]=net25_5 in[5]=net25_6 in[6]=net25_7 in[7]=net25_8 in[8]=net25_internal_1 in[9]=net25_internal_2 in[10]=net25_internal_3 in[11]=net25_internal_4 in[12]=net25_1_fbout out[0]=net25_1_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_9 in[1]=net25_10 in[2]=net25_11 in[3]=net25_12 in[4]=net25_13 in[5]=net25_14 in[6]=net25_15 in[7]=net25_16 in[8]=net25_internal_1 in[9]=net25_internal_2 in[10]=net25_internal_3 in[11]=net25_internal_4 in[12]=net25_2_fbout out[0]=net25_2_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_1 in[1]=net25_2 in[2]=net25_3 in[3]=net25_4 in[4]=net25_5 in[5]=net25_6 in[6]=net25_7 in[7]=net25_8 in[8]=net25_internal_5 in[9]=net25_internal_6 in[10]=net25_internal_7 in[11]=net25_internal_8 in[12]=net25_3_fbout out[0]=net25_3_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_9 in[1]=net25_10 in[2]=net25_11 in[3]=net25_12 in[4]=net25_13 in[5]=net25_14 in[6]=net25_15 in[7]=net25_16 in[8]=net25_internal_5 in[9]=net25_internal_6 in[10]=net25_internal_7 in[11]=net25_internal_8 in[12]=net25_4_fbout out[0]=net25_4_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_1 in[1]=net25_2 in[2]=net25_3 in[3]=net25_4 in[4]=net25_5 in[5]=net25_6 in[6]=net25_7 in[7]=net25_8 in[8]=net25_internal_9 in[9]=net25_internal_10 in[10]=net25_internal_11 in[11]=net25_internal_12 in[12]=net25_5_fbout out[0]=net25_5_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_9 in[1]=net25_10 in[2]=net25_11 in[3]=net25_12 in[4]=net25_13 in[5]=net25_14 in[6]=net25_15 in[7]=net25_16 in[8]=net25_internal_9 in[9]=net25_internal_10 in[10]=net25_internal_11 in[11]=net25_internal_12 in[12]=net25_6_fbout out[0]=net25_6_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_1 in[1]=net25_2 in[2]=net25_3 in[3]=net25_4 in[4]=net25_5 in[5]=net25_6 in[6]=net25_7 in[7]=net25_8 in[8]=net25_internal_13 in[9]=net25_internal_14 in[10]=net25_internal_15 in[11]=net25_internal_16 in[12]=net25_7_fbout out[0]=net25_7_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net25_9 in[1]=net25_10 in[2]=net25_11 in[3]=net25_12 in[4]=net25_13 in[5]=net25_14 in[6]=net25_15 in[7]=net25_16 in[8]=net25_internal_13 in[9]=net25_internal_14 in[10]=net25_internal_15 in[11]=net25_internal_16 in[12]=net25_8_fbout out[0]=net25_8_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt sftreg2 in[0]=net44_1 in[1]=gnd_dig in[2]=net45_1 out[0]=net6_1 out[1]=net39_1 out[2]=net3_1 out[3]=net40_1 out[4]=net25_internal_1 out[5]=net25_internal_2 out[6]=net25_internal_3 out[7]=net25_internal_4 out[8]=net25_internal_5 out[9]=net25_internal_6 out[10]=net25_internal_7 out[11]=net25_internal_8 out[12]=net25_internal_9 out[13]=net25_internal_10 out[14]=net25_internal_11 out[15]=net25_internal_12 out[16]=net25_internal_13 out[17]=net25_internal_14 out[18]=net25_internal_15 out[19]=net25_internal_16 #sftreg2_fg =0

# LOOKUP Table-> OR_clk_3
.names net14_1 net48_1 tg4logic_1 tg4logic_2 net44_1
10-- 1
01-- 1
11-- 1

# TGATE
.subckt tgate in[0]=vcc in[1]=net24_1 out=net43_1

# Input 2 Input x1
.subckt in2in_x1 in[0]=fbout_6_1 in[1]=net36_1 in[2]=net6_1 out[0]=fbout_6_1

# NFET
.subckt nfet in[0]=net18_1 in[1]=gnd out[0]=net36_1

# TGATE
.subckt tgate in[0]=net52_1 in[1]=net54_1 out=net53_1

# Input 2 Input x1
.subckt in2in_x1 in[0]=fbout_7_1 in[1]=net53_1 in[2]=net36_1 out[0]=fbout_7_1

# LOOKUP Table-> Delay
.names net8_1 tg4logic_1 tg4logic_2 tg4logic_3 net29_1
1--- 1

# LOOKUP Table-> INV_1
.names net9_1 tg4logic_1 tg4logic_2 tg4logic_3 net12_1
0--- 1

# Shift register 16inputs 1output
.subckt sftreg in[0]=net26_1 in[1]=net26_2 in[2]=net26_3 in[3]=net26_4 in[4]=net26_5 in[5]=net26_6 in[6]=net26_7 in[7]=net26_8 in[8]=net26_9 in[9]=net26_10 in[10]=net26_11 in[11]=net26_12 in[12]=net26_13 in[13]=net26_14 in[14]=net26_15 in[15]=net26_16 in[16]=net19_1 in[17]=gnd_dig in[18]=net20_1 out[0]=net41_1 out[1]=net21_1 out[2]=net22_1 out[3]=net23_1 #sftreg_fg =0

# INTEGRATOR
.subckt integrator in[0]=net54_1 in[1]=net27_1 in[2]=net28_1 out[0]=net26_1 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_2 in[2]=net28_1 out[0]=net26_2 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_3 in[2]=net28_1 out[0]=net26_3 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_4 in[2]=net28_1 out[0]=net26_4 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_5 in[2]=net28_1 out[0]=net26_5 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_6 in[2]=net28_1 out[0]=net26_6 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_7 in[2]=net28_1 out[0]=net26_7 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_8 in[2]=net28_1 out[0]=net26_8 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_9 in[2]=net28_1 out[0]=net26_9 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_10 in[2]=net28_1 out[0]=net26_10 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_11 in[2]=net28_1 out[0]=net26_11 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_12 in[2]=net28_1 out[0]=net26_12 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_13 in[2]=net28_1 out[0]=net26_13 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_14 in[2]=net28_1 out[0]=net26_14 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_15 in[2]=net28_1 out[0]=net26_15 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net54_1 in[1]=net27_16 in[2]=net28_1 out[0]=net26_16 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

# ota
.subckt ota_buf in[0]=net43_1 out[0]=net38_1 #ota_biasfb =0.000002000000

.end
