#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 15:25:44 2022
# Process ID: 273341
# Current directory: /media/koops/VIVADO/huah_cubed/tools
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed/tools/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed/tools/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 1900.022 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 7725.379 ; gain = 130.219 ; free physical = 1202 ; free virtual = 11653
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 15:26:49 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 15:26:49 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 15:28:28 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 15:28:28 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 15:45:36 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 15:45:36 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 16:03:43 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 16:03:43 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv
update_compile_order -fileset sim_1
set_property top get_intersecting_block_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_lte/sim/floating_point_lte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_lte
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_lt/sim/floating_point_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_divide/sim/floating_point_divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_divide
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_sub/sim/floating_point_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_sint32_to_float/sim/floating_point_sint32_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sint32_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_multiply/sim/floating_point_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.gen/sources_1/ip/floating_point_re_sqrt/sim/floating_point_re_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_re_sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:02 ; elapsed = 00:01:02 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9914
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_intersecting_block_tb_behav -key {Behavioral:sim_1:Functional:get_intersecting_block_tb} -tclbatch {get_intersecting_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_intersecting_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200)
          1: X, Y ( 258,  200)
          2: X, Y ( 259,  200)
          3: X, Y ( 260,  200)
          4: X, Y ( 261,  200)
          5: X, Y ( 262,  200)
          6: X, Y ( 263,  200)
          7: X, Y ( 264,  200)
          8: X, Y ( 265,  200)
          9: X, Y ( 266,  200)
         10: X, Y ( 267,  200)
         11: X, Y ( 268,  200)
         12: X, Y ( 269,  200)
         13: X, Y ( 270,  200)
         14: X, Y ( 271,  200)
         15: X, Y ( 272,  200)
         16: X, Y ( 273,  200)
         17: X, Y ( 274,  200)
         18: X, Y ( 275,  200)
         19: X, Y ( 276,  200)
         20: X, Y ( 277,  200)
         21: X, Y ( 278,  200)
         22: X, Y ( 279,  200)
         23: X, Y ( 280,  200)
         24: X, Y ( 281,  200)
         25: X, Y ( 282,  200)
         26: X, Y ( 283,  200)
         27: X, Y ( 284,  200)
         28: X, Y ( 285,  200)
         29: X, Y ( 286,  200)
         30: X, Y ( 287,  200)
         31: X, Y ( 288,  200)
         32: X, Y ( 289,  200)
         33: X, Y ( 290,  200)
         34: X, Y ( 291,  200)
         35: X, Y ( 292,  200)
         36: X, Y ( 293,  200)
         37: X, Y ( 294,  200)
         38: X, Y ( 295,  200)
         39: X, Y ( 296,  200)
         40: X, Y ( 297,  200)
         41: X, Y ( 298,  200)
         42: X, Y ( 299,  200)
         43: X, Y ( 300,  200)
         44: X, Y ( 301,  200)
         45: X, Y ( 302,  200)
         46: X, Y ( 303,  200)
         47: X, Y ( 304,  200)
         48: X, Y ( 305,  200)
         49: X, Y ( 306,  200)
         50: X, Y ( 307,  200)
         51: X, Y ( 308,  200)
         52: X, Y ( 309,  200)
         53: X, Y ( 310,  200)
         54: X, Y ( 311,  200)
         55: X, Y ( 312,  200)
         56: X, Y ( 313,  200)
         57: X, Y ( 314,  200)
         58: X, Y ( 315,  200)
         59: X, Y ( 316,  200)
         60: X, Y ( 317,  200)
         61: X, Y ( 318,  200)
         62: X, Y ( 319,  200)
         63: X, Y ( 320,  200)
         64: X, Y ( 321,  200)
         65: X, Y ( 322,  200)
         66: X, Y ( 323,  200)
         67: X, Y ( 324,  200)
         68: X, Y ( 325,  200)
         69: X, Y ( 326,  200)
         70: X, Y ( 327,  200)
         71: X, Y ( 328,  200)
         72: X, Y ( 329,  200)
         73: X, Y ( 330,  200)
         74: X, Y ( 331,  200)
         75: X, Y ( 332,  200)
         76: X, Y ( 333,  200)
         77: X, Y ( 334,  200)
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1631 ; free virtual = 9707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_intersecting_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:20 ; elapsed = 00:01:14 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1631 ; free virtual = 9707
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1747 ; free virtual = 9834
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1750 ; free virtual = 9836
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200)
          1: X, Y ( 258,  200)
          2: X, Y ( 259,  200)
          3: X, Y ( 260,  200)
          4: X, Y ( 261,  200)
          5: X, Y ( 262,  200)
          6: X, Y ( 263,  200)
          7: X, Y ( 264,  200)
          8: X, Y ( 265,  200)
          9: X, Y ( 266,  200)
         10: X, Y ( 267,  200)
         11: X, Y ( 268,  200)
         12: X, Y ( 269,  200)
         13: X, Y ( 270,  200)
         14: X, Y ( 271,  200)
         15: X, Y ( 272,  200)
         16: X, Y ( 273,  200)
         17: X, Y ( 274,  200)
         18: X, Y ( 275,  200)
         19: X, Y ( 276,  200)
         20: X, Y ( 277,  200)
         21: X, Y ( 278,  200)
         22: X, Y ( 279,  200)
         23: X, Y ( 280,  200)
         24: X, Y ( 281,  200)
         25: X, Y ( 282,  200)
         26: X, Y ( 283,  200)
         27: X, Y ( 284,  200)
         28: X, Y ( 285,  200)
         29: X, Y ( 286,  200)
         30: X, Y ( 287,  200)
         31: X, Y ( 288,  200)
         32: X, Y ( 289,  200)
         33: X, Y ( 290,  200)
         34: X, Y ( 291,  200)
         35: X, Y ( 292,  200)
         36: X, Y ( 293,  200)
         37: X, Y ( 294,  200)
         38: X, Y ( 295,  200)
         39: X, Y ( 296,  200)
         40: X, Y ( 297,  200)
         41: X, Y ( 298,  200)
         42: X, Y ( 299,  200)
         43: X, Y ( 300,  200)
         44: X, Y ( 301,  200)
         45: X, Y ( 302,  200)
         46: X, Y ( 303,  200)
         47: X, Y ( 304,  200)
         48: X, Y ( 305,  200)
         49: X, Y ( 306,  200)
         50: X, Y ( 307,  200)
         51: X, Y ( 308,  200)
         52: X, Y ( 309,  200)
         53: X, Y ( 310,  200)
         54: X, Y ( 311,  200)
         55: X, Y ( 312,  200)
         56: X, Y ( 313,  200)
         57: X, Y ( 314,  200)
         58: X, Y ( 315,  200)
         59: X, Y ( 316,  200)
         60: X, Y ( 317,  200)
         61: X, Y ( 318,  200)
         62: X, Y ( 319,  200)
         63: X, Y ( 320,  200)
         64: X, Y ( 321,  200)
         65: X, Y ( 322,  200)
         66: X, Y ( 323,  200)
         67: X, Y ( 324,  200)
         68: X, Y ( 325,  200)
         69: X, Y ( 326,  200)
         70: X, Y ( 327,  200)
         71: X, Y ( 328,  200)
         72: X, Y ( 329,  200)
         73: X, Y ( 330,  200)
         74: X, Y ( 331,  200)
         75: X, Y ( 332,  200)
         76: X, Y ( 333,  200)
         77: X, Y ( 334,  200)
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 8091.566 ; gain = 0.000 ; free physical = 1579 ; free virtual = 9670
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:02:54 ; elapsed = 00:01:01 . Memory (MB): peak = 8146.801 ; gain = 0.000 ; free physical = 1988 ; free virtual = 9832
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
launch_simulation: Time (s): cpu = 00:02:54 ; elapsed = 00:01:01 . Memory (MB): peak = 8146.801 ; gain = 0.000 ; free physical = 1988 ; free virtual = 9832
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200)
          1: X, Y ( 258,  200)
          2: X, Y ( 259,  200)
          3: X, Y ( 260,  200)
          4: X, Y ( 261,  200)
          5: X, Y ( 262,  200)
          6: X, Y ( 263,  200)
          7: X, Y ( 264,  200)
          8: X, Y ( 265,  200)
          9: X, Y ( 266,  200)
         10: X, Y ( 267,  200)
         11: X, Y ( 268,  200)
         12: X, Y ( 269,  200)
         13: X, Y ( 270,  200)
         14: X, Y ( 271,  200)
         15: X, Y ( 272,  200)
         16: X, Y ( 273,  200)
         17: X, Y ( 274,  200)
         18: X, Y ( 275,  200)
         19: X, Y ( 276,  200)
         20: X, Y ( 277,  200)
         21: X, Y ( 278,  200)
         22: X, Y ( 279,  200)
         23: X, Y ( 280,  200)
         24: X, Y ( 281,  200)
         25: X, Y ( 282,  200)
         26: X, Y ( 283,  200)
         27: X, Y ( 284,  200)
         28: X, Y ( 285,  200)
         29: X, Y ( 286,  200)
         30: X, Y ( 287,  200)
         31: X, Y ( 288,  200)
         32: X, Y ( 289,  200)
         33: X, Y ( 290,  200)
         34: X, Y ( 291,  200)
         35: X, Y ( 292,  200)
         36: X, Y ( 293,  200)
         37: X, Y ( 294,  200)
         38: X, Y ( 295,  200)
         39: X, Y ( 296,  200)
         40: X, Y ( 297,  200)
         41: X, Y ( 298,  200)
         42: X, Y ( 299,  200)
         43: X, Y ( 300,  200)
         44: X, Y ( 301,  200)
         45: X, Y ( 302,  200)
         46: X, Y ( 303,  200)
         47: X, Y ( 304,  200)
         48: X, Y ( 305,  200)
         49: X, Y ( 306,  200)
         50: X, Y ( 307,  200)
         51: X, Y ( 308,  200)
         52: X, Y ( 309,  200)
         53: X, Y ( 310,  200)
         54: X, Y ( 311,  200)
         55: X, Y ( 312,  200)
         56: X, Y ( 313,  200)
         57: X, Y ( 314,  200)
         58: X, Y ( 315,  200)
         59: X, Y ( 316,  200)
         60: X, Y ( 317,  200)
         61: X, Y ( 318,  200)
         62: X, Y ( 319,  200)
         63: X, Y ( 320,  200)
         64: X, Y ( 321,  200)
         65: X, Y ( 322,  200)
         66: X, Y ( 323,  200)
         67: X, Y ( 324,  200)
         68: X, Y ( 325,  200)
         69: X, Y ( 326,  200)
         70: X, Y ( 327,  200)
         71: X, Y ( 328,  200)
         72: X, Y ( 329,  200)
         73: X, Y ( 330,  200)
         74: X, Y ( 331,  200)
         75: X, Y ( 332,  200)
         76: X, Y ( 333,  200)
         77: X, Y ( 334,  200)
relaunch_sim: Time (s): cpu = 00:03:01 ; elapsed = 00:01:07 . Memory (MB): peak = 8146.801 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9681
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:06 ; elapsed = 00:01:04 . Memory (MB): peak = 8230.027 ; gain = 0.000 ; free physical = 2231 ; free virtual = 7753
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_intersecting_block_tb_behav -key {Behavioral:sim_1:Functional:get_intersecting_block_tb} -tclbatch {get_intersecting_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_intersecting_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200)
          1: X, Y ( 258,  200)
          2: X, Y ( 259,  200)
          3: X, Y ( 260,  200)
          4: X, Y ( 261,  200)
          5: X, Y ( 262,  200)
          6: X, Y ( 263,  200)
          7: X, Y ( 264,  200)
          8: X, Y ( 265,  200)
          9: X, Y ( 266,  200)
         10: X, Y ( 267,  200)
         11: X, Y ( 268,  200)
         12: X, Y ( 269,  200)
         13: X, Y ( 270,  200)
         14: X, Y ( 271,  200)
         15: X, Y ( 272,  200)
         16: X, Y ( 273,  200)
         17: X, Y ( 274,  200)
         18: X, Y ( 275,  200)
         19: X, Y ( 276,  200)
         20: X, Y ( 277,  200)
         21: X, Y ( 278,  200)
         22: X, Y ( 279,  200)
         23: X, Y ( 280,  200)
         24: X, Y ( 281,  200)
         25: X, Y ( 282,  200)
         26: X, Y ( 283,  200)
         27: X, Y ( 284,  200)
         28: X, Y ( 285,  200)
         29: X, Y ( 286,  200)
         30: X, Y ( 287,  200)
         31: X, Y ( 288,  200)
         32: X, Y ( 289,  200)
         33: X, Y ( 290,  200)
         34: X, Y ( 291,  200)
         35: X, Y ( 292,  200)
         36: X, Y ( 293,  200)
         37: X, Y ( 294,  200)
         38: X, Y ( 295,  200)
         39: X, Y ( 296,  200)
         40: X, Y ( 297,  200)
         41: X, Y ( 298,  200)
         42: X, Y ( 299,  200)
         43: X, Y ( 300,  200)
         44: X, Y ( 301,  200)
         45: X, Y ( 302,  200)
         46: X, Y ( 303,  200)
         47: X, Y ( 304,  200)
         48: X, Y ( 305,  200)
         49: X, Y ( 306,  200)
         50: X, Y ( 307,  200)
         51: X, Y ( 308,  200)
         52: X, Y ( 309,  200)
         53: X, Y ( 310,  200)
         54: X, Y ( 311,  200)
         55: X, Y ( 312,  200)
         56: X, Y ( 313,  200)
         57: X, Y ( 314,  200)
         58: X, Y ( 315,  200)
         59: X, Y ( 316,  200)
         60: X, Y ( 317,  200)
         61: X, Y ( 318,  200)
         62: X, Y ( 319,  200)
         63: X, Y ( 320,  200)
         64: X, Y ( 321,  200)
         65: X, Y ( 322,  200)
         66: X, Y ( 323,  200)
         67: X, Y ( 324,  200)
         68: X, Y ( 325,  200)
         69: X, Y ( 326,  200)
         70: X, Y ( 327,  200)
         71: X, Y ( 328,  200)
         72: X, Y ( 329,  200)
         73: X, Y ( 330,  200)
         74: X, Y ( 331,  200)
         75: X, Y ( 332,  200)
         76: X, Y ( 333,  200)
         77: X, Y ( 334,  200)
         78: X, Y ( 335,  200)
         79: X, Y ( 336,  200)
         80: X, Y ( 337,  200)
         81: X, Y ( 338,  200)
         82: X, Y ( 339,  200)
         83: X, Y ( 340,  200)
         84: X, Y ( 341,  200)
         85: X, Y ( 342,  200)
         86: X, Y ( 343,  200)
         87: X, Y ( 344,  200)
         88: X, Y ( 345,  200)
         89: X, Y ( 346,  200)
         90: X, Y ( 347,  200)
         91: X, Y ( 348,  200)
         92: X, Y ( 349,  200)
         93: X, Y ( 350,  200)
         94: X, Y ( 351,  200)
         95: X, Y ( 352,  200)
         96: X, Y ( 353,  200)
         97: X, Y ( 354,  200)
         98: X, Y ( 355,  200)
         99: X, Y ( 356,  200)
        100: X, Y ( 357,  200)
        101: X, Y ( 358,  200)
        102: X, Y ( 359,  200)
        103: X, Y ( 360,  200)
        104: X, Y ( 361,  200)
        105: X, Y ( 362,  200)
        106: X, Y ( 363,  200)
        107: X, Y ( 364,  200)
        108: X, Y ( 365,  200)
        109: X, Y ( 366,  200)
        110: X, Y ( 367,  200)
        111: X, Y ( 368,  200)
        112: X, Y ( 369,  200)
        113: X, Y ( 370,  200)
        114: X, Y ( 371,  200)
        115: X, Y ( 372,  200)
        116: X, Y ( 373,  200)
        117: X, Y ( 374,  200)
        118: X, Y ( 375,  200)
        119: X, Y ( 376,  200)
        120: X, Y ( 377,  200)
        121: X, Y ( 378,  200)
        122: X, Y ( 379,  200)
        123: X, Y ( 380,  200)
        124: X, Y ( 381,  200)
        125: X, Y ( 382,  200)
        126: X, Y ( 383,  200)
        127: X, Y ( 384,  200)
        128: X, Y ( 385,  200)
        129: X, Y ( 386,  200)
        130: X, Y ( 387,  200)
        131: X, Y ( 388,  200)
        132: X, Y ( 389,  200)
        133: X, Y ( 390,  200)
        134: X, Y ( 391,  200)
        135: X, Y ( 392,  200)
        136: X, Y ( 393,  200)
        137: X, Y ( 394,  200)
        138: X, Y ( 395,  200)
        139: X, Y ( 396,  200)
        140: X, Y ( 397,  200)
        141: X, Y ( 398,  200)
        142: X, Y ( 399,  200)
        143: X, Y ( 400,  200)
        144: X, Y ( 401,  200)
        145: X, Y ( 402,  200)
        146: X, Y ( 403,  200)
        147: X, Y ( 404,  200)
        148: X, Y ( 405,  200)
        149: X, Y ( 406,  200)
        150: X, Y ( 407,  200)
        151: X, Y ( 408,  200)
        152: X, Y ( 409,  200)
        153: X, Y ( 410,  200)
        154: X, Y ( 411,  200)
        155: X, Y ( 412,  200)
        156: X, Y ( 413,  200)
        157: X, Y ( 414,  200)
        158: X, Y ( 415,  200)
        159: X, Y ( 416,  200)
        160: X, Y ( 417,  200)
        161: X, Y ( 418,  200)
        162: X, Y ( 419,  200)
        163: X, Y ( 420,  200)
        164: X, Y ( 421,  200)
        165: X, Y ( 422,  200)
        166: X, Y ( 423,  200)
        167: X, Y ( 424,  200)
        168: X, Y ( 425,  200)
        169: X, Y ( 426,  200)
        170: X, Y ( 427,  200)
        171: X, Y ( 428,  200)
        172: X, Y ( 429,  200)
        173: X, Y ( 430,  200)
        174: X, Y ( 431,  200)
        175: X, Y ( 432,  200)
        176: X, Y ( 433,  200)
        177: X, Y ( 434,  200)
        178: X, Y ( 435,  200)
        179: X, Y ( 436,  200)
OUTPUT         179: INTSERCT-BLOCK IS 15
OUTPUT XY: (   x,    x)
        180: X, Y ( 437,  200)
OUTPUT         180: INTSERCT-BLOCK IS  0
OUTPUT XY: (   0,    0)
        181: X, Y ( 438,  200)
OUTPUT         181: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 256,  200)
        182: X, Y ( 439,  200)
OUTPUT         182: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 257,  200)
        183: X, Y ( 440,  200)
OUTPUT         183: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 258,  200)
        184: X, Y ( 441,  200)
OUTPUT         184: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 259,  200)
        185: X, Y ( 442,  200)
OUTPUT         185: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 260,  200)
        186: X, Y ( 443,  200)
OUTPUT         186: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 261,  200)
        187: X, Y ( 444,  200)
OUTPUT         187: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 262,  200)
        188: X, Y ( 445,  200)
OUTPUT         188: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 263,  200)
        189: X, Y ( 446,  200)
OUTPUT         189: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 264,  200)
        190: X, Y ( 447,  200)
OUTPUT         190: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 265,  200)
        191: X, Y ( 448,  200)
OUTPUT         191: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 266,  200)
        192: X, Y ( 449,  200)
OUTPUT         192: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 267,  200)
        193: X, Y ( 450,  200)
OUTPUT         193: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 268,  200)
        194: X, Y ( 451,  200)
OUTPUT         194: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 269,  200)
        195: X, Y ( 452,  200)
OUTPUT         195: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 270,  200)
        196: X, Y ( 453,  200)
OUTPUT         196: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 271,  200)
        197: X, Y ( 454,  200)
OUTPUT         197: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 272,  200)
        198: X, Y ( 455,  200)
OUTPUT         198: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 273,  200)
        199: X, Y ( 456,  200)
OUTPUT         199: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 274,  200)
        200: X, Y ( 457,  200)
OUTPUT         200: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 275,  200)
        201: X, Y ( 458,  200)
OUTPUT         201: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 276,  200)
        202: X, Y ( 459,  200)
OUTPUT         202: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 277,  200)
        203: X, Y ( 460,  200)
OUTPUT         203: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 278,  200)
        204: X, Y ( 461,  200)
OUTPUT         204: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 279,  200)
        205: X, Y ( 462,  200)
OUTPUT         205: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 280,  200)
        206: X, Y ( 463,  200)
OUTPUT         206: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 281,  200)
        207: X, Y ( 464,  200)
OUTPUT         207: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 282,  200)
        208: X, Y ( 465,  200)
OUTPUT         208: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 283,  200)
        209: X, Y ( 466,  200)
OUTPUT         209: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 284,  200)
        210: X, Y ( 467,  200)
OUTPUT         210: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 285,  200)
        211: X, Y ( 468,  200)
OUTPUT         211: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 286,  200)
        212: X, Y ( 469,  200)
OUTPUT         212: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 287,  200)
        213: X, Y ( 470,  200)
OUTPUT         213: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 288,  200)
        214: X, Y ( 471,  200)
OUTPUT         214: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 289,  200)
        215: X, Y ( 472,  200)
OUTPUT         215: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 290,  200)
        216: X, Y ( 473,  200)
OUTPUT         216: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 291,  200)
        217: X, Y ( 474,  200)
OUTPUT         217: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 292,  200)
        218: X, Y ( 475,  200)
OUTPUT         218: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 293,  200)
        219: X, Y ( 476,  200)
OUTPUT         219: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 294,  200)
        220: X, Y ( 477,  200)
OUTPUT         220: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 295,  200)
        221: X, Y ( 478,  200)
OUTPUT         221: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 296,  200)
        222: X, Y ( 479,  200)
OUTPUT         222: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 297,  200)
        223: X, Y ( 480,  200)
OUTPUT         223: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 298,  200)
        224: X, Y ( 481,  200)
OUTPUT         224: INTSERCT-BLOCK IS  0
OUTPUT XY: ( 299,  200)
        225: X, Y ( 482,  200)
OUTPUT         225: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 300,  200)
        226: X, Y ( 483,  200)
OUTPUT         226: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 301,  200)
        227: X, Y ( 484,  200)
OUTPUT         227: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 302,  200)
        228: X, Y ( 485,  200)
OUTPUT         228: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 303,  200)
        229: X, Y ( 486,  200)
OUTPUT         229: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 304,  200)
        230: X, Y ( 487,  200)
OUTPUT         230: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 305,  200)
        231: X, Y ( 488,  200)
OUTPUT         231: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 306,  200)
        232: X, Y ( 489,  200)
OUTPUT         232: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 307,  200)
        233: X, Y ( 490,  200)
OUTPUT         233: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 308,  200)
        234: X, Y ( 491,  200)
OUTPUT         234: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 309,  200)
        235: X, Y ( 492,  200)
OUTPUT         235: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 310,  200)
        236: X, Y ( 493,  200)
OUTPUT         236: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 311,  200)
        237: X, Y ( 494,  200)
OUTPUT         237: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 312,  200)
        238: X, Y ( 495,  200)
OUTPUT         238: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 313,  200)
        239: X, Y ( 496,  200)
OUTPUT         239: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 314,  200)
        240: X, Y ( 497,  200)
OUTPUT         240: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 315,  200)
        241: X, Y ( 498,  200)
OUTPUT         241: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 316,  200)
        242: X, Y ( 499,  200)
OUTPUT         242: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 317,  200)
        243: X, Y ( 500,  200)
OUTPUT         243: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 318,  200)
        244: X, Y ( 501,  200)
OUTPUT         244: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 319,  200)
        245: X, Y ( 502,  200)
OUTPUT         245: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 320,  200)
        246: X, Y ( 503,  200)
OUTPUT         246: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 321,  200)
        247: X, Y ( 504,  200)
OUTPUT         247: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 322,  200)
        248: X, Y ( 505,  200)
OUTPUT         248: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 323,  200)
        249: X, Y ( 506,  200)
OUTPUT         249: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 324,  200)
        250: X, Y ( 507,  200)
OUTPUT         250: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 325,  200)
        251: X, Y ( 508,  200)
OUTPUT         251: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 326,  200)
        252: X, Y ( 509,  200)
OUTPUT         252: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 327,  200)
        253: X, Y ( 510,  200)
OUTPUT         253: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 328,  200)
        254: X, Y ( 511,  200)
OUTPUT         254: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 329,  200)
        255: X, Y ( 512,  200)
OUTPUT         255: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 330,  200)
        256: X, Y ( 513,  200)
OUTPUT         256: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 331,  200)
        257: X, Y ( 514,  200)
OUTPUT         257: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 332,  200)
        258: X, Y ( 515,  200)
OUTPUT         258: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 333,  200)
        259: X, Y ( 516,  200)
OUTPUT         259: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 334,  200)
        260: X, Y ( 517,  200)
OUTPUT         260: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 335,  200)
        261: X, Y ( 518,  200)
OUTPUT         261: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 336,  200)
        262: X, Y ( 519,  200)
OUTPUT         262: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 337,  200)
        263: X, Y ( 520,  200)
OUTPUT         263: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 338,  200)
        264: X, Y ( 521,  200)
OUTPUT         264: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 339,  200)
        265: X, Y ( 522,  200)
OUTPUT         265: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 340,  200)
        266: X, Y ( 523,  200)
OUTPUT         266: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 341,  200)
        267: X, Y ( 524,  200)
OUTPUT         267: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 342,  200)
        268: X, Y ( 525,  200)
OUTPUT         268: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 343,  200)
        269: X, Y ( 526,  200)
OUTPUT         269: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 344,  200)
        270: X, Y ( 527,  200)
OUTPUT         270: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 345,  200)
        271: X, Y ( 528,  200)
OUTPUT         271: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 346,  200)
        272: X, Y ( 529,  200)
OUTPUT         272: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 347,  200)
        273: X, Y ( 530,  200)
OUTPUT         273: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 348,  200)
        274: X, Y ( 531,  200)
OUTPUT         274: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 349,  200)
        275: X, Y ( 532,  200)
OUTPUT         275: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 350,  200)
        276: X, Y ( 533,  200)
OUTPUT         276: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 351,  200)
        277: X, Y ( 534,  200)
OUTPUT         277: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 352,  200)
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 8230.027 ; gain = 0.000 ; free physical = 2042 ; free virtual = 7581
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 8230.027 ; gain = 0.000 ; free physical = 2042 ; free virtual = 7581
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_intersecting_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:03:14 ; elapsed = 00:01:18 . Memory (MB): peak = 8230.027 ; gain = 0.000 ; free physical = 2042 ; free virtual = 7581
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 17:17:23 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 17:17:23 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:04:13 ; elapsed = 00:01:34 . Memory (MB): peak = 8232.848 ; gain = 0.000 ; free physical = 2911 ; free virtual = 7873
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_intersecting_block_tb_behav -key {Behavioral:sim_1:Functional:get_intersecting_block_tb} -tclbatch {get_intersecting_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_intersecting_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200)
          1: X, Y ( 258,  200)
          2: X, Y ( 259,  200)
          3: X, Y ( 260,  200)
          4: X, Y ( 261,  200)
          5: X, Y ( 262,  200)
          6: X, Y ( 263,  200)
          7: X, Y ( 264,  200)
          8: X, Y ( 265,  200)
          9: X, Y ( 266,  200)
         10: X, Y ( 267,  200)
         11: X, Y ( 268,  200)
         12: X, Y ( 269,  200)
         13: X, Y ( 270,  200)
         14: X, Y ( 271,  200)
         15: X, Y ( 272,  200)
         16: X, Y ( 273,  200)
         17: X, Y ( 274,  200)
         18: X, Y ( 275,  200)
         19: X, Y ( 276,  200)
         20: X, Y ( 277,  200)
         21: X, Y ( 278,  200)
         22: X, Y ( 279,  200)
         23: X, Y ( 280,  200)
         24: X, Y ( 281,  200)
         25: X, Y ( 282,  200)
         26: X, Y ( 283,  200)
         27: X, Y ( 284,  200)
         28: X, Y ( 285,  200)
         29: X, Y ( 286,  200)
         30: X, Y ( 287,  200)
         31: X, Y ( 288,  200)
         32: X, Y ( 289,  200)
         33: X, Y ( 290,  200)
         34: X, Y ( 291,  200)
         35: X, Y ( 292,  200)
         36: X, Y ( 293,  200)
         37: X, Y ( 294,  200)
         38: X, Y ( 295,  200)
         39: X, Y ( 296,  200)
         40: X, Y ( 297,  200)
         41: X, Y ( 298,  200)
         42: X, Y ( 299,  200)
         43: X, Y ( 300,  200)
         44: X, Y ( 301,  200)
         45: X, Y ( 302,  200)
         46: X, Y ( 303,  200)
         47: X, Y ( 304,  200)
         48: X, Y ( 305,  200)
         49: X, Y ( 306,  200)
         50: X, Y ( 307,  200)
         51: X, Y ( 308,  200)
         52: X, Y ( 309,  200)
         53: X, Y ( 310,  200)
         54: X, Y ( 311,  200)
         55: X, Y ( 312,  200)
         56: X, Y ( 313,  200)
         57: X, Y ( 314,  200)
         58: X, Y ( 315,  200)
         59: X, Y ( 316,  200)
         60: X, Y ( 317,  200)
         61: X, Y ( 318,  200)
         62: X, Y ( 319,  200)
         63: X, Y ( 320,  200)
         64: X, Y ( 321,  200)
         65: X, Y ( 322,  200)
         66: X, Y ( 323,  200)
         67: X, Y ( 324,  200)
         68: X, Y ( 325,  200)
         69: X, Y ( 326,  200)
         70: X, Y ( 327,  200)
         71: X, Y ( 328,  200)
         72: X, Y ( 329,  200)
         73: X, Y ( 330,  200)
         74: X, Y ( 331,  200)
         75: X, Y ( 332,  200)
         76: X, Y ( 333,  200)
         77: X, Y ( 334,  200)
         78: X, Y ( 335,  200)
         79: X, Y ( 336,  200)
         80: X, Y ( 337,  200)
         81: X, Y ( 338,  200)
         82: X, Y ( 339,  200)
         83: X, Y ( 340,  200)
         84: X, Y ( 341,  200)
         85: X, Y ( 342,  200)
         86: X, Y ( 343,  200)
         87: X, Y ( 344,  200)
         88: X, Y ( 345,  200)
         89: X, Y ( 346,  200)
         90: X, Y ( 347,  200)
         91: X, Y ( 348,  200)
         92: X, Y ( 349,  200)
         93: X, Y ( 350,  200)
         94: X, Y ( 351,  200)
         95: X, Y ( 352,  200)
         96: X, Y ( 353,  200)
         97: X, Y ( 354,  200)
         98: X, Y ( 355,  200)
         99: X, Y ( 356,  200)
        100: X, Y ( 357,  200)
        101: X, Y ( 358,  200)
        102: X, Y ( 359,  200)
        103: X, Y ( 360,  200)
        104: X, Y ( 361,  200)
        105: X, Y ( 362,  200)
        106: X, Y ( 363,  200)
        107: X, Y ( 364,  200)
        108: X, Y ( 365,  200)
        109: X, Y ( 366,  200)
        110: X, Y ( 367,  200)
        111: X, Y ( 368,  200)
        112: X, Y ( 369,  200)
        113: X, Y ( 370,  200)
        114: X, Y ( 371,  200)
        115: X, Y ( 372,  200)
        116: X, Y ( 373,  200)
        117: X, Y ( 374,  200)
        118: X, Y ( 375,  200)
        119: X, Y ( 376,  200)
        120: X, Y ( 377,  200)
        121: X, Y ( 378,  200)
        122: X, Y ( 379,  200)
        123: X, Y ( 380,  200)
        124: X, Y ( 381,  200)
        125: X, Y ( 382,  200)
        126: X, Y ( 383,  200)
        127: X, Y ( 384,  200)
        128: X, Y ( 385,  200)
        129: X, Y ( 386,  200)
        130: X, Y ( 387,  200)
        131: X, Y ( 388,  200)
        132: X, Y ( 389,  200)
        133: X, Y ( 390,  200)
        134: X, Y ( 391,  200)
        135: X, Y ( 392,  200)
        136: X, Y ( 393,  200)
        137: X, Y ( 394,  200)
        138: X, Y ( 395,  200)
        139: X, Y ( 396,  200)
        140: X, Y ( 397,  200)
        141: X, Y ( 398,  200)
        142: X, Y ( 399,  200)
        143: X, Y ( 400,  200)
        144: X, Y ( 401,  200)
        145: X, Y ( 402,  200)
        146: X, Y ( 403,  200)
        147: X, Y ( 404,  200)
        148: X, Y ( 405,  200)
        149: X, Y ( 406,  200)
        150: X, Y ( 407,  200)
        151: X, Y ( 408,  200)
        152: X, Y ( 409,  200)
        153: X, Y ( 410,  200)
        154: X, Y ( 411,  200)
        155: X, Y ( 412,  200)
        156: X, Y ( 413,  200)
        157: X, Y ( 414,  200)
        158: X, Y ( 415,  200)
        159: X, Y ( 416,  200)
        160: X, Y ( 417,  200)
        161: X, Y ( 418,  200)
        162: X, Y ( 419,  200)
        163: X, Y ( 420,  200)
        164: X, Y ( 421,  200)
        165: X, Y ( 422,  200)
        166: X, Y ( 423,  200)
        167: X, Y ( 424,  200)
        168: X, Y ( 425,  200)
        169: X, Y ( 426,  200)
        170: X, Y ( 427,  200)
        171: X, Y ( 428,  200)
        172: X, Y ( 429,  200)
        173: X, Y ( 430,  200)
        174: X, Y ( 431,  200)
        175: X, Y ( 432,  200)
        176: X, Y ( 433,  200)
        177: X, Y ( 434,  200)
        178: X, Y ( 435,  200)
        179: X, Y ( 436,  200)
OUTPUT         179: INTSERCT-BLOCK IS 15
OUTPUT XY: (   x,    x)
        180: X, Y ( 437,  200)
OUTPUT         180: INTSERCT-BLOCK IS 15
OUTPUT XY: (   0,    0)
        181: X, Y ( 438,  200)
OUTPUT         181: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 256,  200)
        182: X, Y ( 439,  200)
OUTPUT         182: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 257,  200)
        183: X, Y ( 440,  200)
OUTPUT         183: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 258,  200)
        184: X, Y ( 441,  200)
OUTPUT         184: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 259,  200)
        185: X, Y ( 442,  200)
OUTPUT         185: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 260,  200)
        186: X, Y ( 443,  200)
OUTPUT         186: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 261,  200)
        187: X, Y ( 444,  200)
OUTPUT         187: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 262,  200)
        188: X, Y ( 445,  200)
OUTPUT         188: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 263,  200)
        189: X, Y ( 446,  200)
OUTPUT         189: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 264,  200)
        190: X, Y ( 447,  200)
OUTPUT         190: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 265,  200)
        191: X, Y ( 448,  200)
OUTPUT         191: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 266,  200)
        192: X, Y ( 449,  200)
OUTPUT         192: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 267,  200)
        193: X, Y ( 450,  200)
OUTPUT         193: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 268,  200)
        194: X, Y ( 451,  200)
OUTPUT         194: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 269,  200)
        195: X, Y ( 452,  200)
OUTPUT         195: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 270,  200)
        196: X, Y ( 453,  200)
OUTPUT         196: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 271,  200)
        197: X, Y ( 454,  200)
OUTPUT         197: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 272,  200)
        198: X, Y ( 455,  200)
OUTPUT         198: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 273,  200)
        199: X, Y ( 456,  200)
OUTPUT         199: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 274,  200)
        200: X, Y ( 457,  200)
OUTPUT         200: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 275,  200)
        201: X, Y ( 458,  200)
OUTPUT         201: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 276,  200)
        202: X, Y ( 459,  200)
OUTPUT         202: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 277,  200)
        203: X, Y ( 460,  200)
OUTPUT         203: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 278,  200)
        204: X, Y ( 461,  200)
OUTPUT         204: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 279,  200)
        205: X, Y ( 462,  200)
OUTPUT         205: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 280,  200)
        206: X, Y ( 463,  200)
OUTPUT         206: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 281,  200)
        207: X, Y ( 464,  200)
OUTPUT         207: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 282,  200)
        208: X, Y ( 465,  200)
OUTPUT         208: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 283,  200)
        209: X, Y ( 466,  200)
OUTPUT         209: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 284,  200)
        210: X, Y ( 467,  200)
OUTPUT         210: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 285,  200)
        211: X, Y ( 468,  200)
OUTPUT         211: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 286,  200)
        212: X, Y ( 469,  200)
OUTPUT         212: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 287,  200)
        213: X, Y ( 470,  200)
OUTPUT         213: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 288,  200)
        214: X, Y ( 471,  200)
OUTPUT         214: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 289,  200)
        215: X, Y ( 472,  200)
OUTPUT         215: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 290,  200)
        216: X, Y ( 473,  200)
OUTPUT         216: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 291,  200)
        217: X, Y ( 474,  200)
OUTPUT         217: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 292,  200)
        218: X, Y ( 475,  200)
OUTPUT         218: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 293,  200)
        219: X, Y ( 476,  200)
OUTPUT         219: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 294,  200)
        220: X, Y ( 477,  200)
OUTPUT         220: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 295,  200)
        221: X, Y ( 478,  200)
OUTPUT         221: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 296,  200)
        222: X, Y ( 479,  200)
OUTPUT         222: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 297,  200)
        223: X, Y ( 480,  200)
OUTPUT         223: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 298,  200)
        224: X, Y ( 481,  200)
OUTPUT         224: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 299,  200)
        225: X, Y ( 482,  200)
OUTPUT         225: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 300,  200)
        226: X, Y ( 483,  200)
OUTPUT         226: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 301,  200)
        227: X, Y ( 484,  200)
OUTPUT         227: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 302,  200)
        228: X, Y ( 485,  200)
OUTPUT         228: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 303,  200)
        229: X, Y ( 486,  200)
OUTPUT         229: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 304,  200)
        230: X, Y ( 487,  200)
OUTPUT         230: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 305,  200)
        231: X, Y ( 488,  200)
OUTPUT         231: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 306,  200)
        232: X, Y ( 489,  200)
OUTPUT         232: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 307,  200)
        233: X, Y ( 490,  200)
OUTPUT         233: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 308,  200)
        234: X, Y ( 491,  200)
OUTPUT         234: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 309,  200)
        235: X, Y ( 492,  200)
OUTPUT         235: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 310,  200)
        236: X, Y ( 493,  200)
OUTPUT         236: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 311,  200)
        237: X, Y ( 494,  200)
OUTPUT         237: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 312,  200)
        238: X, Y ( 495,  200)
OUTPUT         238: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 313,  200)
        239: X, Y ( 496,  200)
OUTPUT         239: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 314,  200)
        240: X, Y ( 497,  200)
OUTPUT         240: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 315,  200)
        241: X, Y ( 498,  200)
OUTPUT         241: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 316,  200)
        242: X, Y ( 499,  200)
OUTPUT         242: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 317,  200)
        243: X, Y ( 500,  200)
OUTPUT         243: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 318,  200)
        244: X, Y ( 501,  200)
OUTPUT         244: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 319,  200)
        245: X, Y ( 502,  200)
OUTPUT         245: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 320,  200)
        246: X, Y ( 503,  200)
OUTPUT         246: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 321,  200)
        247: X, Y ( 504,  200)
OUTPUT         247: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 322,  200)
        248: X, Y ( 505,  200)
OUTPUT         248: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 323,  200)
        249: X, Y ( 506,  200)
OUTPUT         249: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 324,  200)
        250: X, Y ( 507,  200)
OUTPUT         250: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 325,  200)
        251: X, Y ( 508,  200)
OUTPUT         251: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 326,  200)
        252: X, Y ( 509,  200)
OUTPUT         252: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 327,  200)
        253: X, Y ( 510,  200)
OUTPUT         253: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 328,  200)
        254: X, Y ( 511,  200)
OUTPUT         254: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 329,  200)
        255: X, Y ( 512,  200)
OUTPUT         255: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 330,  200)
        256: X, Y ( 513,  200)
OUTPUT         256: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 331,  200)
        257: X, Y ( 514,  200)
OUTPUT         257: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 332,  200)
        258: X, Y ( 515,  200)
OUTPUT         258: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 333,  200)
        259: X, Y ( 516,  200)
OUTPUT         259: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 334,  200)
        260: X, Y ( 517,  200)
OUTPUT         260: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 335,  200)
        261: X, Y ( 518,  200)
OUTPUT         261: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 336,  200)
        262: X, Y ( 519,  200)
OUTPUT         262: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 337,  200)
        263: X, Y ( 520,  200)
OUTPUT         263: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 338,  200)
        264: X, Y ( 521,  200)
OUTPUT         264: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 339,  200)
        265: X, Y ( 522,  200)
OUTPUT         265: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 340,  200)
        266: X, Y ( 523,  200)
OUTPUT         266: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 341,  200)
        267: X, Y ( 524,  200)
OUTPUT         267: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 342,  200)
        268: X, Y ( 525,  200)
OUTPUT         268: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 343,  200)
        269: X, Y ( 526,  200)
OUTPUT         269: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 344,  200)
        270: X, Y ( 527,  200)
OUTPUT         270: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 345,  200)
        271: X, Y ( 528,  200)
OUTPUT         271: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 346,  200)
        272: X, Y ( 529,  200)
OUTPUT         272: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 347,  200)
        273: X, Y ( 530,  200)
OUTPUT         273: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 348,  200)
        274: X, Y ( 531,  200)
OUTPUT         274: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 349,  200)
        275: X, Y ( 532,  200)
OUTPUT         275: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 350,  200)
        276: X, Y ( 533,  200)
OUTPUT         276: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 351,  200)
        277: X, Y ( 534,  200)
OUTPUT         277: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 352,  200)
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 8232.848 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7717
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 8232.848 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7717
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_intersecting_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:04:23 ; elapsed = 00:01:49 . Memory (MB): peak = 8232.848 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7717
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7894
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7894
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:21 ; elapsed = 00:01:17 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 5219 ; free virtual = 9975
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
launch_simulation: Time (s): cpu = 00:03:21 ; elapsed = 00:01:17 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 5219 ; free virtual = 9975
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200) Z:  3000
          1: X, Y ( 258,  200) Z:  3000
          2: X, Y ( 259,  200) Z:  3000
          3: X, Y ( 260,  200) Z:  3000
          4: X, Y ( 261,  200) Z:  3000
          5: X, Y ( 262,  200) Z:  3000
          6: X, Y ( 263,  200) Z:  3000
          7: X, Y ( 264,  200) Z:  3000
          8: X, Y ( 265,  200) Z:  3000
          9: X, Y ( 266,  200) Z:  3000
         10: X, Y ( 267,  200) Z:  3000
         11: X, Y ( 268,  200) Z:  3000
         12: X, Y ( 269,  200) Z:  3000
         13: X, Y ( 270,  200) Z:  3000
         14: X, Y ( 271,  200) Z:  3000
         15: X, Y ( 272,  200) Z:  3000
         16: X, Y ( 273,  200) Z:  3000
         17: X, Y ( 274,  200) Z:  3000
         18: X, Y ( 275,  200) Z:  3000
         19: X, Y ( 276,  200) Z:  3000
         20: X, Y ( 277,  200) Z:  3000
         21: X, Y ( 278,  200) Z:  3000
         22: X, Y ( 279,  200) Z:  3000
         23: X, Y ( 280,  200) Z:  3000
         24: X, Y ( 281,  200) Z:  3000
         25: X, Y ( 282,  200) Z:  3000
         26: X, Y ( 283,  200) Z:  3000
         27: X, Y ( 284,  200) Z:  3000
         28: X, Y ( 285,  200) Z:  3000
         29: X, Y ( 286,  200) Z:  3000
         30: X, Y ( 287,  200) Z:  3000
         31: X, Y ( 288,  200) Z:  3000
         32: X, Y ( 289,  200) Z:  3000
         33: X, Y ( 290,  200) Z:  3000
         34: X, Y ( 291,  200) Z:  3000
         35: X, Y ( 292,  200) Z:  3000
         36: X, Y ( 293,  200) Z:  3000
         37: X, Y ( 294,  200) Z:  3000
         38: X, Y ( 295,  200) Z:  3000
         39: X, Y ( 296,  200) Z:  3000
         40: X, Y ( 297,  200) Z:  3000
         41: X, Y ( 298,  200) Z:  3000
         42: X, Y ( 299,  200) Z:  3000
         43: X, Y ( 300,  200) Z:  3000
         44: X, Y ( 301,  200) Z:  3000
         45: X, Y ( 302,  200) Z:  3000
         46: X, Y ( 303,  200) Z:  3000
         47: X, Y ( 304,  200) Z:  3000
         48: X, Y ( 305,  200) Z:  3000
         49: X, Y ( 306,  200) Z:  3000
         50: X, Y ( 307,  200) Z:  3000
         51: X, Y ( 308,  200) Z:  3000
         52: X, Y ( 309,  200) Z:  3000
         53: X, Y ( 310,  200) Z:  3000
         54: X, Y ( 311,  200) Z:  3000
         55: X, Y ( 312,  200) Z:  3000
         56: X, Y ( 313,  200) Z:  3000
         57: X, Y ( 314,  200) Z:  3000
         58: X, Y ( 315,  200) Z:  3000
         59: X, Y ( 316,  200) Z:  3000
         60: X, Y ( 317,  200) Z:  3000
         61: X, Y ( 318,  200) Z:  3000
         62: X, Y ( 319,  200) Z:  3000
         63: X, Y ( 320,  200) Z:  3000
         64: X, Y ( 321,  200) Z:  3000
         65: X, Y ( 322,  200) Z:  3000
         66: X, Y ( 323,  200) Z:  3000
         67: X, Y ( 324,  200) Z:  3000
         68: X, Y ( 325,  200) Z:  3000
         69: X, Y ( 326,  200) Z:  3000
         70: X, Y ( 327,  200) Z:  3000
         71: X, Y ( 328,  200) Z:  3000
         72: X, Y ( 329,  200) Z:  3000
         73: X, Y ( 330,  200) Z:  3000
         74: X, Y ( 331,  200) Z:  3000
         75: X, Y ( 332,  200) Z:  3000
         76: X, Y ( 333,  200) Z:  3000
         77: X, Y ( 334,  200) Z:  3000
         78: X, Y ( 335,  200) Z:  3000
         79: X, Y ( 336,  200) Z:  3000
         80: X, Y ( 337,  200) Z:  3000
         81: X, Y ( 338,  200) Z:  3000
         82: X, Y ( 339,  200) Z:  3000
         83: X, Y ( 340,  200) Z:  3000
         84: X, Y ( 341,  200) Z:  3000
         85: X, Y ( 342,  200) Z:  3000
         86: X, Y ( 343,  200) Z:  3000
         87: X, Y ( 344,  200) Z:  3000
         88: X, Y ( 345,  200) Z:  3000
         89: X, Y ( 346,  200) Z:  3000
         90: X, Y ( 347,  200) Z:  3000
         91: X, Y ( 348,  200) Z:  3000
         92: X, Y ( 349,  200) Z:  3000
         93: X, Y ( 350,  200) Z:  3000
         94: X, Y ( 351,  200) Z:  3000
         95: X, Y ( 352,  200) Z:  3000
         96: X, Y ( 353,  200) Z:  3000
         97: X, Y ( 354,  200) Z:  3000
         98: X, Y ( 355,  200) Z:  3000
         99: X, Y ( 356,  200) Z:  3000
        100: X, Y ( 357,  200) Z:  3000
        101: X, Y ( 358,  200) Z:  3000
        102: X, Y ( 359,  200) Z:  3000
        103: X, Y ( 360,  200) Z:  3000
        104: X, Y ( 361,  200) Z:  3000
        105: X, Y ( 362,  200) Z:  3000
        106: X, Y ( 363,  200) Z:  3000
        107: X, Y ( 364,  200) Z:  3000
        108: X, Y ( 365,  200) Z:  3000
        109: X, Y ( 366,  200) Z:  3000
        110: X, Y ( 367,  200) Z:  3000
        111: X, Y ( 368,  200) Z:  3000
        112: X, Y ( 369,  200) Z:  3000
        113: X, Y ( 370,  200) Z:  3000
        114: X, Y ( 371,  200) Z:  3000
        115: X, Y ( 372,  200) Z:  3000
        116: X, Y ( 373,  200) Z:  3000
        117: X, Y ( 374,  200) Z:  3000
        118: X, Y ( 375,  200) Z:  3000
        119: X, Y ( 376,  200) Z:  3000
        120: X, Y ( 377,  200) Z:  3000
        121: X, Y ( 378,  200) Z:  3000
        122: X, Y ( 379,  200) Z:  3000
        123: X, Y ( 380,  200) Z:  3000
        124: X, Y ( 381,  200) Z:  3000
        125: X, Y ( 382,  200) Z:  3000
        126: X, Y ( 383,  200) Z:  3000
        127: X, Y ( 384,  200) Z:  3000
        128: X, Y ( 385,  200) Z:  3000
        129: X, Y ( 386,  200) Z:  3000
        130: X, Y ( 387,  200) Z:  3000
        131: X, Y ( 388,  200) Z:  3000
        132: X, Y ( 389,  200) Z:  3000
        133: X, Y ( 390,  200) Z:  3000
        134: X, Y ( 391,  200) Z:  3000
        135: X, Y ( 392,  200) Z:  3000
        136: X, Y ( 393,  200) Z:  3000
        137: X, Y ( 394,  200) Z:  3000
        138: X, Y ( 395,  200) Z:  3000
        139: X, Y ( 396,  200) Z:  3000
        140: X, Y ( 397,  200) Z:  3000
        141: X, Y ( 398,  200) Z:  3000
        142: X, Y ( 399,  200) Z:  3000
        143: X, Y ( 400,  200) Z:  3000
        144: X, Y ( 401,  200) Z:  3000
        145: X, Y ( 402,  200) Z:  3000
        146: X, Y ( 403,  200) Z:  3000
        147: X, Y ( 404,  200) Z:  3000
        148: X, Y ( 405,  200) Z:  3000
        149: X, Y ( 406,  200) Z:  3000
        150: X, Y ( 407,  200) Z:  3000
        151: X, Y ( 408,  200) Z:  3000
        152: X, Y ( 409,  200) Z:  3000
        153: X, Y ( 410,  200) Z:  3000
        154: X, Y ( 411,  200) Z:  3000
        155: X, Y ( 412,  200) Z:  3000
        156: X, Y ( 413,  200) Z:  3000
        157: X, Y ( 414,  200) Z:  3000
        158: X, Y ( 415,  200) Z:  3000
        159: X, Y ( 416,  200) Z:  3000
        160: X, Y ( 417,  200) Z:  3000
        161: X, Y ( 418,  200) Z:  3000
        162: X, Y ( 419,  200) Z:  3000
        163: X, Y ( 420,  200) Z:  3000
        164: X, Y ( 421,  200) Z:  3000
        165: X, Y ( 422,  200) Z:  3000
        166: X, Y ( 423,  200) Z:  3000
        167: X, Y ( 424,  200) Z:  3000
        168: X, Y ( 425,  200) Z:  3000
        169: X, Y ( 426,  200) Z:  3000
        170: X, Y ( 427,  200) Z:  3000
        171: X, Y ( 428,  200) Z:  3000
        172: X, Y ( 429,  200) Z:  3000
        173: X, Y ( 430,  200) Z:  3000
        174: X, Y ( 431,  200) Z:  3000
        175: X, Y ( 432,  200) Z:  3000
        176: X, Y ( 433,  200) Z:  3000
        177: X, Y ( 434,  200) Z:  3000
        178: X, Y ( 435,  200) Z:  3000
        179: X, Y ( 436,  200) Z:  3000
OUTPUT         179: INTSERCT-BLOCK IS 15
OUTPUT XY: (   x,    x)
        180: X, Y ( 437,  200) Z:  3000
OUTPUT         180: INTSERCT-BLOCK IS 15
OUTPUT XY: (   0,    0)
        181: X, Y ( 438,  200) Z:  3000
OUTPUT         181: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 256,  200)
        182: X, Y ( 439,  200) Z:  3000
OUTPUT         182: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 257,  200)
        183: X, Y ( 440,  200) Z:  3000
OUTPUT         183: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 258,  200)
        184: X, Y ( 441,  200) Z:  3000
OUTPUT         184: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 259,  200)
        185: X, Y ( 442,  200) Z:  3000
OUTPUT         185: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 260,  200)
        186: X, Y ( 443,  200) Z:  3000
OUTPUT         186: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 261,  200)
        187: X, Y ( 444,  200) Z:  3000
OUTPUT         187: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 262,  200)
        188: X, Y ( 445,  200) Z:  3000
OUTPUT         188: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 263,  200)
        189: X, Y ( 446,  200) Z:  3000
OUTPUT         189: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 264,  200)
        190: X, Y ( 447,  200) Z:  3000
OUTPUT         190: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 265,  200)
        191: X, Y ( 448,  200) Z:  3000
OUTPUT         191: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 266,  200)
        192: X, Y ( 449,  200) Z:  3000
OUTPUT         192: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 267,  200)
        193: X, Y ( 450,  200) Z:  3000
OUTPUT         193: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 268,  200)
        194: X, Y ( 451,  200) Z:  3000
OUTPUT         194: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 269,  200)
        195: X, Y ( 452,  200) Z:  3000
OUTPUT         195: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 270,  200)
        196: X, Y ( 453,  200) Z:  3000
OUTPUT         196: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 271,  200)
        197: X, Y ( 454,  200) Z:  3000
OUTPUT         197: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 272,  200)
        198: X, Y ( 455,  200) Z:  3000
OUTPUT         198: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 273,  200)
        199: X, Y ( 456,  200) Z:  3000
OUTPUT         199: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 274,  200)
        200: X, Y ( 457,  200) Z:  3000
OUTPUT         200: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 275,  200)
        201: X, Y ( 458,  200) Z:  3000
OUTPUT         201: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 276,  200)
        202: X, Y ( 459,  200) Z:  3000
OUTPUT         202: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 277,  200)
        203: X, Y ( 460,  200) Z:  3000
OUTPUT         203: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 278,  200)
        204: X, Y ( 461,  200) Z:  3000
OUTPUT         204: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 279,  200)
        205: X, Y ( 462,  200) Z:  3000
OUTPUT         205: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 280,  200)
        206: X, Y ( 463,  200) Z:  3000
OUTPUT         206: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 281,  200)
        207: X, Y ( 464,  200) Z:  3000
OUTPUT         207: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 282,  200)
        208: X, Y ( 465,  200) Z:  3000
OUTPUT         208: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 283,  200)
        209: X, Y ( 466,  200) Z:  3000
OUTPUT         209: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 284,  200)
        210: X, Y ( 467,  200) Z:  3000
OUTPUT         210: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 285,  200)
        211: X, Y ( 468,  200) Z:  3000
OUTPUT         211: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 286,  200)
        212: X, Y ( 469,  200) Z:  3000
OUTPUT         212: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 287,  200)
        213: X, Y ( 470,  200) Z:  3000
OUTPUT         213: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 288,  200)
        214: X, Y ( 471,  200) Z:  3000
OUTPUT         214: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 289,  200)
        215: X, Y ( 472,  200) Z:  3000
OUTPUT         215: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 290,  200)
        216: X, Y ( 473,  200) Z:  3000
OUTPUT         216: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 291,  200)
        217: X, Y ( 474,  200) Z:  3000
OUTPUT         217: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 292,  200)
        218: X, Y ( 475,  200) Z:  3000
OUTPUT         218: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 293,  200)
        219: X, Y ( 476,  200) Z:  3000
OUTPUT         219: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 294,  200)
        220: X, Y ( 477,  200) Z:  3000
OUTPUT         220: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 295,  200)
        221: X, Y ( 478,  200) Z:  3000
OUTPUT         221: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 296,  200)
        222: X, Y ( 479,  200) Z:  3000
OUTPUT         222: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 297,  200)
        223: X, Y ( 480,  200) Z:  3000
OUTPUT         223: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 298,  200)
        224: X, Y ( 481,  200) Z:  3000
OUTPUT         224: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 299,  200)
        225: X, Y ( 482,  200) Z:  3000
OUTPUT         225: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 300,  200)
        226: X, Y ( 483,  200) Z:  3000
OUTPUT         226: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 301,  200)
        227: X, Y ( 484,  200) Z:  3000
OUTPUT         227: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 302,  200)
        228: X, Y ( 485,  200) Z:  3000
OUTPUT         228: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 303,  200)
        229: X, Y ( 486,  200) Z:  3000
OUTPUT         229: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 304,  200)
        230: X, Y ( 487,  200) Z:  3000
OUTPUT         230: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 305,  200)
        231: X, Y ( 488,  200) Z:  3000
OUTPUT         231: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 306,  200)
        232: X, Y ( 489,  200) Z:  3000
OUTPUT         232: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 307,  200)
        233: X, Y ( 490,  200) Z:  3000
OUTPUT         233: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 308,  200)
        234: X, Y ( 491,  200) Z:  3000
OUTPUT         234: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 309,  200)
        235: X, Y ( 492,  200) Z:  3000
OUTPUT         235: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 310,  200)
        236: X, Y ( 493,  200) Z:  3000
OUTPUT         236: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 311,  200)
        237: X, Y ( 494,  200) Z:  3000
OUTPUT         237: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 312,  200)
        238: X, Y ( 495,  200) Z:  3000
OUTPUT         238: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 313,  200)
        239: X, Y ( 496,  200) Z:  3000
OUTPUT         239: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 314,  200)
        240: X, Y ( 497,  200) Z:  3000
OUTPUT         240: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 315,  200)
        241: X, Y ( 498,  200) Z:  3000
OUTPUT         241: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 316,  200)
        242: X, Y ( 499,  200) Z:  3000
OUTPUT         242: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 317,  200)
        243: X, Y ( 500,  200) Z:  3000
OUTPUT         243: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 318,  200)
        244: X, Y ( 501,  200) Z:  3000
OUTPUT         244: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 319,  200)
        245: X, Y ( 502,  200) Z:  3000
OUTPUT         245: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 320,  200)
        246: X, Y ( 503,  200) Z:  3000
OUTPUT         246: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 321,  200)
        247: X, Y ( 504,  200) Z:  3000
OUTPUT         247: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 322,  200)
        248: X, Y ( 505,  200) Z:  3000
OUTPUT         248: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 323,  200)
        249: X, Y ( 506,  200) Z:  3000
OUTPUT         249: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 324,  200)
        250: X, Y ( 507,  200) Z:  3000
OUTPUT         250: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 325,  200)
        251: X, Y ( 508,  200) Z:  3000
OUTPUT         251: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 326,  200)
        252: X, Y ( 509,  200) Z:  3000
OUTPUT         252: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 327,  200)
        253: X, Y ( 510,  200) Z:  3000
OUTPUT         253: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 328,  200)
        254: X, Y ( 511,  200) Z:  3000
OUTPUT         254: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 329,  200)
        255: X, Y ( 512,  200) Z:  3000
OUTPUT         255: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 330,  200)
        256: X, Y ( 513,  200) Z:  3000
OUTPUT         256: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 331,  200)
        257: X, Y ( 514,  200) Z:  3000
OUTPUT         257: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 332,  200)
        258: X, Y ( 515,  200) Z:  3000
OUTPUT         258: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 333,  200)
        259: X, Y ( 516,  200) Z:  3000
OUTPUT         259: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 334,  200)
        260: X, Y ( 517,  200) Z:  3000
OUTPUT         260: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 335,  200)
        261: X, Y ( 518,  200) Z:  3000
OUTPUT         261: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 336,  200)
        262: X, Y ( 519,  200) Z:  3000
OUTPUT         262: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 337,  200)
        263: X, Y ( 520,  200) Z:  3000
OUTPUT         263: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 338,  200)
        264: X, Y ( 521,  200) Z:  3000
OUTPUT         264: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 339,  200)
        265: X, Y ( 522,  200) Z:  3000
OUTPUT         265: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 340,  200)
        266: X, Y ( 523,  200) Z:  3000
OUTPUT         266: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 341,  200)
        267: X, Y ( 524,  200) Z:  3000
OUTPUT         267: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 342,  200)
        268: X, Y ( 525,  200) Z:  3000
OUTPUT         268: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 343,  200)
        269: X, Y ( 526,  200) Z:  3000
OUTPUT         269: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 344,  200)
        270: X, Y ( 527,  200) Z:  3000
OUTPUT         270: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 345,  200)
        271: X, Y ( 528,  200) Z:  3000
OUTPUT         271: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 346,  200)
        272: X, Y ( 529,  200) Z:  3000
OUTPUT         272: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 347,  200)
        273: X, Y ( 530,  200) Z:  3000
OUTPUT         273: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 348,  200)
        274: X, Y ( 531,  200) Z:  3000
OUTPUT         274: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 349,  200)
        275: X, Y ( 532,  200) Z:  3000
OUTPUT         275: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 350,  200)
        276: X, Y ( 533,  200) Z:  3000
OUTPUT         276: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 351,  200)
        277: X, Y ( 534,  200) Z:  3000
OUTPUT         277: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 352,  200)
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 5012 ; free virtual = 9858
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 5012 ; free virtual = 9858
relaunch_sim: Time (s): cpu = 00:03:39 ; elapsed = 00:01:33 . Memory (MB): peak = 8263.859 ; gain = 0.000 ; free physical = 5012 ; free virtual = 9858
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:16 ; elapsed = 00:01:14 . Memory (MB): peak = 8269.859 ; gain = 0.000 ; free physical = 5179 ; free virtual = 9920
INFO: [USF-XSim-69] 'elaborate' step finished in '74' seconds
launch_simulation: Time (s): cpu = 00:03:16 ; elapsed = 00:01:14 . Memory (MB): peak = 8269.859 ; gain = 0.000 ; free physical = 5179 ; free virtual = 9920
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SETTING X/Y AT i=-1
          0: X, Y ( 257,  200) Z:  3000
          1: X, Y ( 258,  200) Z:  2900
          2: X, Y ( 259,  200) Z:  2800
          3: X, Y ( 260,  200) Z:  2700
          4: X, Y ( 261,  200) Z:  2600
          5: X, Y ( 262,  200) Z:  2500
          6: X, Y ( 263,  200) Z:  2400
          7: X, Y ( 264,  200) Z:  2300
          8: X, Y ( 265,  200) Z:  2200
          9: X, Y ( 266,  200) Z:  2100
         10: X, Y ( 267,  200) Z:  2000
         11: X, Y ( 268,  200) Z:  1900
         12: X, Y ( 269,  200) Z:  1800
         13: X, Y ( 270,  200) Z:  1700
         14: X, Y ( 271,  200) Z:  1600
         15: X, Y ( 272,  200) Z:  1500
         16: X, Y ( 273,  200) Z:  1400
         17: X, Y ( 274,  200) Z:  1300
         18: X, Y ( 275,  200) Z:  1200
         19: X, Y ( 276,  200) Z:  1100
         20: X, Y ( 277,  200) Z:  1000
         21: X, Y ( 278,  200) Z:   900
         22: X, Y ( 279,  200) Z:   800
         23: X, Y ( 280,  200) Z:   700
         24: X, Y ( 281,  200) Z:   600
         25: X, Y ( 282,  200) Z:   500
         26: X, Y ( 283,  200) Z:   400
         27: X, Y ( 284,  200) Z:   300
         28: X, Y ( 285,  200) Z:   200
         29: X, Y ( 286,  200) Z:   100
         30: X, Y ( 287,  200) Z:     0
         31: X, Y ( 288,  200) Z:     0
         32: X, Y ( 289,  200) Z:     0
         33: X, Y ( 290,  200) Z:     0
         34: X, Y ( 291,  200) Z:     0
         35: X, Y ( 292,  200) Z:     0
         36: X, Y ( 293,  200) Z:     0
         37: X, Y ( 294,  200) Z:     0
         38: X, Y ( 295,  200) Z:     0
         39: X, Y ( 296,  200) Z:     0
         40: X, Y ( 297,  200) Z:     0
         41: X, Y ( 298,  200) Z:     0
         42: X, Y ( 299,  200) Z:     0
         43: X, Y ( 300,  200) Z:     0
         44: X, Y ( 301,  200) Z:     0
         45: X, Y ( 302,  200) Z:     0
         46: X, Y ( 303,  200) Z:     0
         47: X, Y ( 304,  200) Z:     0
         48: X, Y ( 305,  200) Z:     0
         49: X, Y ( 306,  200) Z:     0
         50: X, Y ( 307,  200) Z:     0
         51: X, Y ( 308,  200) Z:     0
         52: X, Y ( 309,  200) Z:     0
         53: X, Y ( 310,  200) Z:     0
         54: X, Y ( 311,  200) Z:     0
         55: X, Y ( 312,  200) Z:     0
         56: X, Y ( 313,  200) Z:     0
         57: X, Y ( 314,  200) Z:     0
         58: X, Y ( 315,  200) Z:     0
         59: X, Y ( 316,  200) Z:     0
         60: X, Y ( 317,  200) Z:     0
         61: X, Y ( 318,  200) Z:     0
         62: X, Y ( 319,  200) Z:     0
         63: X, Y ( 320,  200) Z:     0
         64: X, Y ( 321,  200) Z:     0
         65: X, Y ( 322,  200) Z:     0
         66: X, Y ( 323,  200) Z:     0
         67: X, Y ( 324,  200) Z:     0
         68: X, Y ( 325,  200) Z:     0
         69: X, Y ( 326,  200) Z:     0
         70: X, Y ( 327,  200) Z:     0
         71: X, Y ( 328,  200) Z:     0
         72: X, Y ( 329,  200) Z:     0
         73: X, Y ( 330,  200) Z:     0
         74: X, Y ( 331,  200) Z:     0
         75: X, Y ( 332,  200) Z:     0
         76: X, Y ( 333,  200) Z:     0
         77: X, Y ( 334,  200) Z:     0
         78: X, Y ( 335,  200) Z:     0
         79: X, Y ( 336,  200) Z:     0
         80: X, Y ( 337,  200) Z:     0
         81: X, Y ( 338,  200) Z:     0
         82: X, Y ( 339,  200) Z:     0
         83: X, Y ( 340,  200) Z:     0
         84: X, Y ( 341,  200) Z:     0
         85: X, Y ( 342,  200) Z:     0
         86: X, Y ( 343,  200) Z:     0
         87: X, Y ( 344,  200) Z:     0
         88: X, Y ( 345,  200) Z:     0
         89: X, Y ( 346,  200) Z:     0
         90: X, Y ( 347,  200) Z:     0
         91: X, Y ( 348,  200) Z:     0
         92: X, Y ( 349,  200) Z:     0
         93: X, Y ( 350,  200) Z:     0
         94: X, Y ( 351,  200) Z:     0
         95: X, Y ( 352,  200) Z:     0
         96: X, Y ( 353,  200) Z:     0
         97: X, Y ( 354,  200) Z:     0
         98: X, Y ( 355,  200) Z:     0
         99: X, Y ( 356,  200) Z:     0
        100: X, Y ( 357,  200) Z:     0
        101: X, Y ( 358,  200) Z:     0
        102: X, Y ( 359,  200) Z:     0
        103: X, Y ( 360,  200) Z:     0
        104: X, Y ( 361,  200) Z:     0
        105: X, Y ( 362,  200) Z:     0
        106: X, Y ( 363,  200) Z:     0
        107: X, Y ( 364,  200) Z:     0
        108: X, Y ( 365,  200) Z:     0
        109: X, Y ( 366,  200) Z:     0
        110: X, Y ( 367,  200) Z:     0
        111: X, Y ( 368,  200) Z:     0
        112: X, Y ( 369,  200) Z:     0
        113: X, Y ( 370,  200) Z:     0
        114: X, Y ( 371,  200) Z:     0
        115: X, Y ( 372,  200) Z:     0
        116: X, Y ( 373,  200) Z:     0
        117: X, Y ( 374,  200) Z:     0
        118: X, Y ( 375,  200) Z:     0
        119: X, Y ( 376,  200) Z:     0
        120: X, Y ( 377,  200) Z:     0
        121: X, Y ( 378,  200) Z:     0
        122: X, Y ( 379,  200) Z:     0
        123: X, Y ( 380,  200) Z:     0
        124: X, Y ( 381,  200) Z:     0
        125: X, Y ( 382,  200) Z:     0
        126: X, Y ( 383,  200) Z:     0
        127: X, Y ( 384,  200) Z:     0
        128: X, Y ( 385,  200) Z:     0
        129: X, Y ( 386,  200) Z:     0
        130: X, Y ( 387,  200) Z:     0
        131: X, Y ( 388,  200) Z:     0
        132: X, Y ( 389,  200) Z:     0
        133: X, Y ( 390,  200) Z:     0
        134: X, Y ( 391,  200) Z:     0
        135: X, Y ( 392,  200) Z:     0
        136: X, Y ( 393,  200) Z:     0
        137: X, Y ( 394,  200) Z:     0
        138: X, Y ( 395,  200) Z:     0
        139: X, Y ( 396,  200) Z:     0
        140: X, Y ( 397,  200) Z:     0
        141: X, Y ( 398,  200) Z:     0
        142: X, Y ( 399,  200) Z:     0
        143: X, Y ( 400,  200) Z:     0
        144: X, Y ( 401,  200) Z:     0
        145: X, Y ( 402,  200) Z:     0
        146: X, Y ( 403,  200) Z:     0
        147: X, Y ( 404,  200) Z:     0
        148: X, Y ( 405,  200) Z:     0
        149: X, Y ( 406,  200) Z:     0
        150: X, Y ( 407,  200) Z:     0
        151: X, Y ( 408,  200) Z:     0
        152: X, Y ( 409,  200) Z:     0
        153: X, Y ( 410,  200) Z:     0
        154: X, Y ( 411,  200) Z:     0
        155: X, Y ( 412,  200) Z:     0
        156: X, Y ( 413,  200) Z:     0
        157: X, Y ( 414,  200) Z:     0
        158: X, Y ( 415,  200) Z:     0
        159: X, Y ( 416,  200) Z:     0
        160: X, Y ( 417,  200) Z:     0
        161: X, Y ( 418,  200) Z:     0
        162: X, Y ( 419,  200) Z:     0
        163: X, Y ( 420,  200) Z:     0
        164: X, Y ( 421,  200) Z:     0
        165: X, Y ( 422,  200) Z:     0
        166: X, Y ( 423,  200) Z:     0
        167: X, Y ( 424,  200) Z:     0
        168: X, Y ( 425,  200) Z:     0
        169: X, Y ( 426,  200) Z:     0
        170: X, Y ( 427,  200) Z:     0
        171: X, Y ( 428,  200) Z:     0
        172: X, Y ( 429,  200) Z:     0
        173: X, Y ( 430,  200) Z:     0
        174: X, Y ( 431,  200) Z:     0
        175: X, Y ( 432,  200) Z:     0
        176: X, Y ( 433,  200) Z:     0
        177: X, Y ( 434,  200) Z:     0
        178: X, Y ( 435,  200) Z:     0
        179: X, Y ( 436,  200) Z:     0
OUTPUT         179: INTSERCT-BLOCK IS 15
OUTPUT XY: (   x,    x)
        180: X, Y ( 437,  200) Z:     0
OUTPUT         180: INTSERCT-BLOCK IS 15
OUTPUT XY: (   0,    0)
        181: X, Y ( 438,  200) Z:     0
OUTPUT         181: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 256,  200)
        182: X, Y ( 439,  200) Z:     0
OUTPUT         182: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 257,  200)
        183: X, Y ( 440,  200) Z:     0
OUTPUT         183: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 258,  200)
        184: X, Y ( 441,  200) Z:     0
OUTPUT         184: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 259,  200)
        185: X, Y ( 442,  200) Z:     0
OUTPUT         185: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 260,  200)
        186: X, Y ( 443,  200) Z:     0
OUTPUT         186: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 261,  200)
        187: X, Y ( 444,  200) Z:     0
OUTPUT         187: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 262,  200)
        188: X, Y ( 445,  200) Z:     0
OUTPUT         188: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 263,  200)
        189: X, Y ( 446,  200) Z:     0
OUTPUT         189: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 264,  200)
        190: X, Y ( 447,  200) Z:     0
OUTPUT         190: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 265,  200)
        191: X, Y ( 448,  200) Z:     0
OUTPUT         191: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 266,  200)
        192: X, Y ( 449,  200) Z:     0
OUTPUT         192: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 267,  200)
        193: X, Y ( 450,  200) Z:     0
OUTPUT         193: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 268,  200)
        194: X, Y ( 451,  200) Z:     0
OUTPUT         194: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 269,  200)
        195: X, Y ( 452,  200) Z:     0
OUTPUT         195: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 270,  200)
        196: X, Y ( 453,  200) Z:     0
OUTPUT         196: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 271,  200)
        197: X, Y ( 454,  200) Z:     0
OUTPUT         197: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 272,  200)
        198: X, Y ( 455,  200) Z:     0
OUTPUT         198: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 273,  200)
        199: X, Y ( 456,  200) Z:     0
OUTPUT         199: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 274,  200)
        200: X, Y ( 457,  200) Z:     0
OUTPUT         200: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 275,  200)
        201: X, Y ( 458,  200) Z:     0
OUTPUT         201: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 276,  200)
        202: X, Y ( 459,  200) Z:     0
OUTPUT         202: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 277,  200)
        203: X, Y ( 460,  200) Z:     0
OUTPUT         203: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 278,  200)
        204: X, Y ( 461,  200) Z:     0
OUTPUT         204: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 279,  200)
        205: X, Y ( 462,  200) Z:     0
OUTPUT         205: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 280,  200)
        206: X, Y ( 463,  200) Z:     0
OUTPUT         206: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 281,  200)
        207: X, Y ( 464,  200) Z:     0
OUTPUT         207: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 282,  200)
        208: X, Y ( 465,  200) Z:     0
OUTPUT         208: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 283,  200)
        209: X, Y ( 466,  200) Z:     0
OUTPUT         209: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 284,  200)
        210: X, Y ( 467,  200) Z:     0
OUTPUT         210: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 285,  200)
        211: X, Y ( 468,  200) Z:     0
OUTPUT         211: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 286,  200)
        212: X, Y ( 469,  200) Z:     0
OUTPUT         212: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 287,  200)
        213: X, Y ( 470,  200) Z:     0
OUTPUT         213: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 288,  200)
        214: X, Y ( 471,  200) Z:     0
OUTPUT         214: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 289,  200)
        215: X, Y ( 472,  200) Z:     0
OUTPUT         215: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 290,  200)
        216: X, Y ( 473,  200) Z:     0
OUTPUT         216: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 291,  200)
        217: X, Y ( 474,  200) Z:     0
OUTPUT         217: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 292,  200)
        218: X, Y ( 475,  200) Z:     0
OUTPUT         218: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 293,  200)
        219: X, Y ( 476,  200) Z:     0
OUTPUT         219: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 294,  200)
        220: X, Y ( 477,  200) Z:     0
OUTPUT         220: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 295,  200)
        221: X, Y ( 478,  200) Z:     0
OUTPUT         221: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 296,  200)
        222: X, Y ( 479,  200) Z:     0
OUTPUT         222: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 297,  200)
        223: X, Y ( 480,  200) Z:     0
OUTPUT         223: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 298,  200)
        224: X, Y ( 481,  200) Z:     0
OUTPUT         224: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 299,  200)
        225: X, Y ( 482,  200) Z:     0
OUTPUT         225: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 300,  200)
        226: X, Y ( 483,  200) Z:     0
OUTPUT         226: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 301,  200)
        227: X, Y ( 484,  200) Z:     0
OUTPUT         227: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 302,  200)
        228: X, Y ( 485,  200) Z:     0
OUTPUT         228: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 303,  200)
        229: X, Y ( 486,  200) Z:     0
OUTPUT         229: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 304,  200)
        230: X, Y ( 487,  200) Z:     0
OUTPUT         230: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 305,  200)
        231: X, Y ( 488,  200) Z:     0
OUTPUT         231: INTSERCT-BLOCK IS 15
OUTPUT XY: ( 306,  200)
        232: X, Y ( 489,  200) Z:     0
OUTPUT         232: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 307,  200)
        233: X, Y ( 490,  200) Z:     0
OUTPUT         233: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 308,  200)
        234: X, Y ( 491,  200) Z:     0
OUTPUT         234: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 309,  200)
        235: X, Y ( 492,  200) Z:     0
OUTPUT         235: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 310,  200)
        236: X, Y ( 493,  200) Z:     0
OUTPUT         236: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 311,  200)
        237: X, Y ( 494,  200) Z:     0
OUTPUT         237: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 312,  200)
        238: X, Y ( 495,  200) Z:     0
OUTPUT         238: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 313,  200)
        239: X, Y ( 496,  200) Z:     0
OUTPUT         239: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 314,  200)
        240: X, Y ( 497,  200) Z:     0
OUTPUT         240: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 315,  200)
        241: X, Y ( 498,  200) Z:     0
OUTPUT         241: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 316,  200)
        242: X, Y ( 499,  200) Z:     0
OUTPUT         242: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 317,  200)
        243: X, Y ( 500,  200) Z:     0
OUTPUT         243: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 318,  200)
        244: X, Y ( 501,  200) Z:     0
OUTPUT         244: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 319,  200)
        245: X, Y ( 502,  200) Z:     0
OUTPUT         245: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 320,  200)
        246: X, Y ( 503,  200) Z:     0
OUTPUT         246: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 321,  200)
        247: X, Y ( 504,  200) Z:     0
OUTPUT         247: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 322,  200)
        248: X, Y ( 505,  200) Z:     0
OUTPUT         248: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 323,  200)
        249: X, Y ( 506,  200) Z:     0
OUTPUT         249: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 324,  200)
        250: X, Y ( 507,  200) Z:     0
OUTPUT         250: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 325,  200)
        251: X, Y ( 508,  200) Z:     0
OUTPUT         251: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 326,  200)
        252: X, Y ( 509,  200) Z:     0
OUTPUT         252: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 327,  200)
        253: X, Y ( 510,  200) Z:     0
OUTPUT         253: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 328,  200)
        254: X, Y ( 511,  200) Z:     0
OUTPUT         254: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 329,  200)
        255: X, Y ( 512,  200) Z:     0
OUTPUT         255: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 330,  200)
        256: X, Y ( 513,  200) Z:     0
OUTPUT         256: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 331,  200)
        257: X, Y ( 514,  200) Z:     0
OUTPUT         257: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 332,  200)
        258: X, Y ( 515,  200) Z:     0
OUTPUT         258: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 333,  200)
        259: X, Y ( 516,  200) Z:     0
OUTPUT         259: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 334,  200)
        260: X, Y ( 517,  200) Z:     0
OUTPUT         260: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 335,  200)
        261: X, Y ( 518,  200) Z:     0
OUTPUT         261: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 336,  200)
        262: X, Y ( 519,  200) Z:     0
OUTPUT         262: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 337,  200)
        263: X, Y ( 520,  200) Z:     0
OUTPUT         263: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 338,  200)
        264: X, Y ( 521,  200) Z:     0
OUTPUT         264: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 339,  200)
        265: X, Y ( 522,  200) Z:     0
OUTPUT         265: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 340,  200)
        266: X, Y ( 523,  200) Z:     0
OUTPUT         266: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 341,  200)
        267: X, Y ( 524,  200) Z:     0
OUTPUT         267: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 342,  200)
        268: X, Y ( 525,  200) Z:     0
OUTPUT         268: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 343,  200)
        269: X, Y ( 526,  200) Z:     0
OUTPUT         269: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 344,  200)
        270: X, Y ( 527,  200) Z:     0
OUTPUT         270: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 345,  200)
        271: X, Y ( 528,  200) Z:     0
OUTPUT         271: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 346,  200)
        272: X, Y ( 529,  200) Z:     0
OUTPUT         272: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 347,  200)
        273: X, Y ( 530,  200) Z:     0
OUTPUT         273: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 348,  200)
        274: X, Y ( 531,  200) Z:     0
OUTPUT         274: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 349,  200)
        275: X, Y ( 532,  200) Z:     0
OUTPUT         275: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 350,  200)
        276: X, Y ( 533,  200) Z:     0
OUTPUT         276: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 351,  200)
        277: X, Y ( 534,  200) Z:     0
OUTPUT         277: INTSERCT-BLOCK IS  1
OUTPUT XY: ( 352,  200)
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 8269.859 ; gain = 0.000 ; free physical = 5041 ; free virtual = 9784
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 8269.859 ; gain = 0.000 ; free physical = 5041 ; free virtual = 9784
relaunch_sim: Time (s): cpu = 00:03:33 ; elapsed = 00:01:27 . Memory (MB): peak = 8269.859 ; gain = 0.000 ; free physical = 5041 ; free virtual = 9784
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  6 18:09:54 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Tue Dec  6 18:09:54 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
