================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed May 29 22:26:44 CEST 2024
    * Version:         2023.1 (Build 3854077 on May  4 2023)
    * Project:         hls_component
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  versalaicore
    * Target device:   xcvc1902-vsva2197-2MP-e-S


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2337
FF:               2666
DSP:              1
BRAM:             2
URAM:             0
SRL:              552


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.663       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 2337 | 2666 | 1   | 2    |      |     |        |      |         |          |        |
|   (inst)                                            | 286  | 637  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                   | 254  | 281  |     |      |      |     |        |      |         |          |        |
|   fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1 |      |      | 1   |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                      | 1797 | 1748 |     | 2    |      |     |        |      |         |          |        |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.26%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.12%  | OK     |
| LOOKAHEAD8                                                | 25%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 0.05%  | OK     |
| RAMB                                                      | 80%       | 0.10%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.08%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16872     | 75     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------+-----------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                     | ENDPOINT PIN          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                    |                       |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------+-----------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.337 | gmem_addr_1_read_reg_375_reg[22]/C | add_reg_385_reg[19]/D |            8 |          1 |          3.370 |          2.916 |        0.454 |
| Path2 | 6.339 | gmem_addr_1_read_reg_375_reg[22]/C | add_reg_385_reg[27]/D |            8 |          1 |          3.368 |          2.916 |        0.452 |
| Path3 | 6.340 | gmem_addr_1_read_reg_375_reg[22]/C | add_reg_385_reg[23]/D |            8 |          1 |          3.367 |          2.916 |        0.451 |
| Path4 | 6.346 | gmem_addr_1_read_reg_375_reg[22]/C | add_reg_385_reg[24]/D |            8 |          1 |          3.361 |          2.916 |        0.445 |
| Path5 | 6.348 | gmem_addr_1_read_reg_375_reg[22]/C | add_reg_385_reg[20]/D |            8 |          1 |          3.359 |          2.916 |        0.443 |
+-------+-------+------------------------------------+-----------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------+------------------------+
    | Path1 Cells                                    | Primitive Type         |
    +------------------------------------------------+------------------------+
    | gmem_addr_1_read_reg_375_reg[22]               | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST   | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST    | ARITHMETIC.DSP.DSPFP32 |
    | add_reg_385_reg[19]                            | REGISTER.SDR.FDRE      |
    +------------------------------------------------+------------------------+

    +------------------------------------------------+------------------------+
    | Path2 Cells                                    | Primitive Type         |
    +------------------------------------------------+------------------------+
    | gmem_addr_1_read_reg_375_reg[22]               | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST   | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST    | ARITHMETIC.DSP.DSPFP32 |
    | add_reg_385_reg[27]                            | REGISTER.SDR.FDRE      |
    +------------------------------------------------+------------------------+

    +------------------------------------------------+------------------------+
    | Path3 Cells                                    | Primitive Type         |
    +------------------------------------------------+------------------------+
    | gmem_addr_1_read_reg_375_reg[22]               | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST   | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST    | ARITHMETIC.DSP.DSPFP32 |
    | add_reg_385_reg[23]                            | REGISTER.SDR.FDRE      |
    +------------------------------------------------+------------------------+

    +------------------------------------------------+------------------------+
    | Path4 Cells                                    | Primitive Type         |
    +------------------------------------------------+------------------------+
    | gmem_addr_1_read_reg_375_reg[22]               | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST   | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST    | ARITHMETIC.DSP.DSPFP32 |
    | add_reg_385_reg[24]                            | REGISTER.SDR.FDRE      |
    +------------------------------------------------+------------------------+

    +------------------------------------------------+------------------------+
    | Path5 Cells                                    | Primitive Type         |
    +------------------------------------------------+------------------------+
    | gmem_addr_1_read_reg_375_reg[22]               | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST    | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST  | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST   | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST    | ARITHMETIC.DSP.DSPFP32 |
    | add_reg_385_reg[20]                            | REGISTER.SDR.FDRE      |
    +------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mac_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mac_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/mac_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mac_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mac_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mac_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


