m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vaccumulator
Z0 !s110 1653946108
!i10b 1
!s100 PYFe7[3O3SOj?=2XAYPXl2
IYPWHJ2c4ZAVQgaH_jhSWV0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6
Z3 w1653674660
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/accumulator.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/accumulator.v
L0 26
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1653946108.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/accumulator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/accumulator.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vCIC
Z8 !s110 1653946106
!i10b 1
!s100 ]FOfD3zK6U6_6C2iDF8`_3
IRTER[8gPmMO8Dgjb<6d2L0
R1
R2
Z9 w1653943369
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CIC.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CIC.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1653946106.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CIC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CIC.v|
!i113 1
R6
R7
n@c@i@c
vCOMB
Z11 !s110 1653946109
!i10b 1
!s100 ^>dBg=GNFonbCn1oK^dd<0
I=b:`HDT1]4]eQBbZCoi8=2
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/COMB.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/COMB.v
L0 1
R4
r1
!s85 0
31
Z12 !s108 1653946109.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/COMB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/COMB.v|
!i113 1
R6
R7
n@c@o@m@b
vCONTROL
R11
!i10b 1
!s100 lYBHA9b`Pmeo@NgEOT=050
IZl6<z<Tz=4FjOeS8MM88;2
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CONTROL.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/CONTROL.v|
!i113 1
R6
R7
n@c@o@n@t@r@o@l
vDDS
Z13 !s110 1653946110
!i10b 1
!s100 K@@]aKQNm0MIiU>d`X`zI0
IZgJeA7HzTD^>IR9iLeF4>1
R1
R2
R3
Z14 8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS.v
Z15 FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS.v
L0 29
R4
r1
!s85 0
31
Z16 !s108 1653946110.000000
Z17 !s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS.v|
!i113 1
R6
R7
n@d@d@s
vDDS_test
R8
!i10b 1
!s100 ^PW1nFz[VBdEJa83bC4@d1
I>^2oMhdV6c83V4h9z919Y3
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS_test.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS_test.v
L0 31
R4
r1
!s85 0
31
R10
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS_test.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DDS_test.v|
!i113 1
R6
R7
n@d@d@s_test
vDP_COMPLETMOD
R13
!i10b 1
!s100 k<60@:2O?Z^T=O7`X1VHK2
I`UjGUJ40DTm>MEb]]_K790
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_COMPLETMOD.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_COMPLETMOD.v
L0 1
R4
r1
!s85 0
31
R16
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_COMPLETMOD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_COMPLETMOD.v|
!i113 1
R6
R7
n@d@p_@c@o@m@p@l@e@t@m@o@d
vDP_MOD
R8
!i10b 1
!s100 ?z;VE?0GJi`mJF=_WF7<b2
IHJa]^YQnc6g0bWXKYo[o30
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_MOD.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_MOD.v
L0 30
R4
r1
!s85 0
31
!s108 1653946105.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_MOD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/DP_MOD.v|
!i113 1
R6
R7
n@d@p_@m@o@d
vINT
R11
!i10b 1
!s100 QI4mo:C<B]G6=06hTJ[PO1
IQ=Kk4[BZXH;d^njG>K]kP2
R1
R2
w1653946095
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/INT.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/INT.v
L0 2
R4
r1
!s85 0
31
R12
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/INT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/INT.v|
!i113 1
R6
R7
n@i@n@t
vMULT_ACC
R0
!i10b 1
!s100 7W3T3<1EMbNeVkJM?[ml11
Io`NKCGI<b;:_SG>W8[79R1
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/MULT_ACC.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/MULT_ACC.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/MULT_ACC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/MULT_ACC.v|
!i113 1
R6
R7
n@m@u@l@t_@a@c@c
vpostprocesado
Z19 !s110 1653946107
!i10b 1
!s100 5L50TgC[]lSLbjYW4<NW61
IJGN=N5KHW0BW>:D6jSPM?2
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/postprocesado.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/postprocesado.v
L0 24
R4
r1
!s85 0
31
Z20 !s108 1653946107.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/postprocesado.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/postprocesado.v|
!i113 1
R6
R7
vpreprocesado
R19
!i10b 1
!s100 >QTg3I]2<j`]0oXm9gjS?3
I2HmT6TO1zB<Sg:Bc4:Cgd1
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/preprocesado.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/preprocesado.v
L0 23
R4
r1
!s85 0
31
R20
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/preprocesado.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/preprocesado.v|
!i113 1
R6
R7
vR_INT
R19
!i10b 1
!s100 d_`oV4lNMRU^FHMEa9Van1
I_dU620^Zf<l3eKJBoXkz82
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/R_INT.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/R_INT.v
L0 1
R4
r1
!s85 0
31
R20
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/R_INT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/R_INT.v|
!i113 1
R6
R7
n@r_@i@n@t
vREG_MUX
R19
!i10b 1
!s100 n`J9jUXkUEc0FXH@NJgiE1
IeHZ[LL9YK91;FkjB]aNTa2
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/REG_MUX.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/REG_MUX.v
L0 1
R4
r1
!s85 0
31
R20
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/REG_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/REG_MUX.v|
!i113 1
R6
R7
n@r@e@g_@m@u@x
vROM
R19
!i10b 1
!s100 TN>BL<_71BJ7gHJPTJ3zY2
IKKjLiMW::I@oGNfFC131`1
R1
R2
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/ROM.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/ROM.v
L0 1
R4
r1
!s85 0
31
R20
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/ROM.v|
!i113 1
R6
R7
n@r@o@m
vrom_mem
R13
!i10b 1
!s100 I^zkW6I50a<U1P]>dlAm73
IEa1NQ0A28kZPC`a5j0_GE1
R1
R2
R3
R14
R15
L0 103
R4
r1
!s85 0
31
R16
R17
R18
!i113 1
R6
R7
vRS232COM
R0
!i10b 1
!s100 88;EMIeJiE?Hj1_4M[YER0
ILShCRhB@`6=2KKWGBYPT;3
R1
R2
w1526468043
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/RS232COM.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/RS232COM.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/RS232COM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/RS232COM.v|
!i113 1
R6
R7
n@r@s232@c@o@m
vSEC_FILTER
R8
!i10b 1
!s100 f?9a=cbJNn=VZAGMAIT5?0
IUDS:jN2a;O0He7;b1O8lg2
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/SEC_FILTER.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/SEC_FILTER.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/SEC_FILTER.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/SEC_FILTER.v|
!i113 1
R6
R7
n@s@e@c_@f@i@l@t@e@r
vTB_DP_COMPLETMOD
R13
!i10b 1
!s100 l<7cgW8>W7hL=EP<9W6eC3
I=l270NXL_WiVPZlI7DUAm2
R1
R2
R9
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/TB_DP_COMPLETMOD.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/TB_DP_COMPLETMOD.v
L0 3
R4
r1
!s85 0
31
R16
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/TB_DP_COMPLETMOD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica6/TB_DP_COMPLETMOD.v|
!i113 1
R6
R7
n@t@b_@d@p_@c@o@m@p@l@e@t@m@o@d
