// Seed: 890498852
module module_0 #(
    parameter id_1 = 32'd42
);
  wire _id_1;
  tri [-1 : id_1] id_2;
  wire id_3, id_4;
  logic id_5 = -1;
  assign id_2 = -1'd0;
endmodule
program module_1 #(
    parameter id_11 = 32'd65,
    parameter id_14 = 32'd68,
    parameter id_16 = 32'd81,
    parameter id_18 = 32'd13,
    parameter id_26 = 32'd83,
    parameter id_31 = 32'd99,
    parameter id_33 = 32'd77,
    parameter id_46 = 32'd35,
    parameter id_58 = 32'd14,
    parameter id_68 = 32'd64
) (
    id_1,
    id_2[id_46 : id_18],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12[id_31 : {1-id_14, id_31?id_33 :-1}],
    id_13[1 : 1],
    _id_14,
    id_15,
    _id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    _id_31,
    id_32,
    _id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    _id_46,
    id_47,
    id_48[-1 : id_68],
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    _id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    _id_68[!id_11||id_26 : !id_58+id_16],
    id_69,
    id_70[-1 : 1],
    id_71,
    id_72,
    id_73,
    id_74,
    id_75,
    id_76,
    id_77
);
  inout wire id_77;
  inout wire id_76;
  input wire id_75;
  output wire id_74;
  input wire id_73;
  output wire id_72;
  inout wire id_71;
  inout logic [7:0] id_70;
  inout wire id_69;
  output logic [7:0] _id_68;
  input wire id_67;
  output wire id_66;
  output wire id_65;
  output wire id_64;
  module_0 modCall_1 ();
  output wire id_63;
  input wire id_62;
  inout wire id_61;
  inout wire id_60;
  inout wire id_59;
  inout wire _id_58;
  inout wire id_57;
  input wire id_56;
  inout wire id_55;
  output wire id_54;
  output wire id_53;
  output wire id_52;
  inout wand id_51;
  output wire id_50;
  inout wire id_49;
  input logic [7:0] id_48;
  inout wire id_47;
  inout wire _id_46;
  input wire id_45;
  input wire id_44;
  input wire id_43;
  output wire id_42;
  input wire id_41;
  output wire id_40;
  input wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  input wire _id_33;
  inout wire id_32;
  inout wire _id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire _id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire _id_18;
  output wire id_17;
  inout wire _id_16;
  inout wire id_15;
  inout wire _id_14;
  input logic [7:0] id_13;
  input logic [7:0] id_12;
  inout wire _id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  and primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_15,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_25,
      id_27,
      id_28,
      id_3,
      id_32,
      id_35,
      id_37,
      id_39,
      id_41,
      id_43,
      id_44,
      id_45,
      id_47,
      id_48,
      id_49,
      id_5,
      id_51,
      id_55,
      id_56,
      id_57,
      id_59,
      id_6,
      id_60,
      id_61,
      id_62,
      id_67,
      id_69,
      id_7,
      id_70,
      id_71,
      id_73,
      id_75,
      id_76,
      id_77
  );
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire id_78;
  union packed {id_79 id_80;} id_81;
  ;
  assign id_51 = 1;
  logic [7:0][-1] id_82;
  wire id_83;
endprogram
