Warning (10273): Verilog HDL warning at system.sv(42): extended using "x" or "z" File: C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv Line: 42
