// Seed: 2664623229
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  always @(negedge 1 ^ id_2) #1;
  wire id_7;
  wire id_8;
  wire id_9;
  initial begin : LABEL_0
    force id_3 = 1;
  end
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[""] = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
endmodule
