ID:79
//enable fpga dphy
W:55006050:00001C22:4:4
R:55006050:4:4

W:530F8008:43210210:4:4
R:530F8008:4:4

//reset dphy
W:530F8040:00013000:4:4
R:530F8040:4:4
DELAY:500

//enable dphy
W:530F8040:00000013:4:4
R:530F8040:4:4

//enable dphy output
W:530F8100:00000001:4:4
R:530F8100:4:4