/**
 * @file TM4C123GH6PM.h
 * defines memory map for TM4C123GH6PM MCU
 */

/*
 * Convenience Definitions
 */
#define BIT0 0x1
#define BIT1 0x2
#define BIT2 0x4
#define BIT3 0x8
#define BIT4 0x10
#define BIT5 0x20
#define BIT6 0x40
#define BIT7 0x80

/*
 * All base addresses for the memory map
 */
#define WDT0_BASE 0x40000000
#define WDT1_BASE 0x40001000
#define GPIOA_BASE 0x40004000
#define GPIOB_BASE 0x40005000
#define GPIOC_BASE 0x40006000
#define GPIOD_BASE 0x40007000
#define SSI0_BASE 0x40008000
#define SSI1_BASE 0x40009000
#define SSI2_BASE 0x4000A000
#define SSI3_BASE 0x4000B000
#define UART0_BASE 0x4000C000
#define UART1_BASE 0x4000D000
#define UART2_BASE 0x4000E000
#define UART3_BASE 0x4000F000
#define UART4_BASE 0x40010000
#define UART5_BASE 0x40011000
#define UART6_BASE 0x40012000
#define UART7_BASE 0x40013000
#define I2C0_BASE 0x40020000
#define I2C1_BASE 0x40021000
#define I2C2_BASE 0x40022000
#define I2C3_BASE 0x40023000
#define GPIOE_BASE 0x40024000
#define GPIOF_BASE 0x40025000
#define PWM0_BASE 0x40028000
#define PWM1_BASE 0x40029000
#define QEI0_BASE 0x4002C000
#define QEI1_BASE 0x4002D000
#define TIMER0_BASE 0x40030000
#define TIMER1_BASE 0x40031000
#define TIMER2_BASE 0x40032000
#define TIMER3_BASE 0x40033000
#define TIMER4_BASE 0x40034000
#define TIMER5_BASE 0x40035000
#define X64TIMER0_BASE 0x40036000
#define X64TIMER1_BASE 0x40037000
#define ADC0_BASE 0x40038000
#define ADC1_BASE 0x40039000
#define ANALOG_COMP_BASE 0x4003C000
#define CAN0_BASE 0x40040000
#define CAN1_BASE 0x40041000
#define X64TIMER2_BASE 0x4004C000
#define X64TIMER3_BASE 0x4004D000
#define X64TIMER4_BASE 0x4004E000
#define X64TIMER5_BASE 0x4004F000
#define USB_BASE 0x40050000
#define GPIOA_AHB_BASE 0x40058000
#define GPIOB_AHB_BASE 0x40059000
#define GPIOC_AHB_BASE 0x4005A000
#define GPIOD_AHB_BASE 0x4005B000
#define GPIOE_AHB_BASE 0x4005C000
#define GPIOF_AHB_BASE 0x4005D000
#define EEPROM_BASE 0x400AF000
#define SYSEXECPT_BASE 0x400F9000
#define HIBERNATION_BASE 0x400FC000
#define FLASH_MOD_BASE 0x400FD000
#define SYSCTL_BASE 0x400FE000
#define UDMA_BASE 0x400FF000

/*
 * Offset section
 */
// GPIO Register offsets
#define GPIODATA 0x00
#define GPIODIR 0x400
#define GPIOIS 0x404
#define GPIOIBE 0x408
#define GPIOIEV 0x40C
#define GPIOIM 0x410
#define GPIORIS 0x414
#define GPIOMIS 0x418
#define GPIOICR 0x41C
#define GPIOAFSEL 0x420
#define GPIODR2R 0x500
#define GPIODR4R 0x504
#define GPIODR8R 0x508
#define GPIOODR 0x50C
#define GPIOPUR 0x510
#define GPIOPDR 0x514
#define GPIOSLR 0x518
#define GPIODEN 0x51C
#define GPIOLOCK 0x520
#define GPIOCR 0x524
#define GPIOAMSEL 0x528
#define GPIOPCTL 0x52C
#define GPIOADCCTL 0x530
#define GPIODMACTL 0x534
#define GPIOPeriphID4 0xFD0
#define GPIOPeriphID5 0xFD4
#define GPIOPeriphID6 0xFD8
#define GPIOPeriphID7 0xFDC
#define GPIOPeriphID0 0xFE0
#define GPIOPeriphID1 0xFE4
#define GPIOPeriphID2 0xFE8
#define GPIOPeriphID3 0xFEC
#define GPIOPCellID0 0xFF0
#define GPIOPCellID1 0xFF4
#define GPIOPCellID2 0xFF8
#define GPIOPCellID3 0xFFC

// System Control Offsets
#define SYSCTL_DID0 SYSCTL_BASE + 0x000
#define SYSCTL_DID1 SYSCTL_BASE + 0x004
#define SYSCTL_PBORCTL SYSCTL_BASE + 0x030
#define SYSCTL_RIS SYSCTL_BASE + 0x050
#define SYSCTL_IMC SYSCTL_BASE + 0x054
#define SYSCTL_MISC SYSCTL_BASE + 0x058
#define SYSCTL_RESC SYSCTL_BASE + 0x05C
#define SYSCTL_RCC SYSCTL_BASE + 0x060
#define SYSCTL_GPIOHBCTL SYSCTL_BASE + 0x06C
#define SYSCTL_RCC2 SYSCTL_BASE + 0x070
#define SYSCTL_MOSCCTL SYSCTL_BASE + 0x07C
#define SYSCTL_DSLPCLKCFG SYSCTL_BASE + 0x144
#define SYSCTL_SYSPROP SYSCTL_BASE + 0x14C
#define SYSCTL_PIOSCCAL SYSCTL_BASE + 0x150
#define SYSCTL_PIOSCSTAT SYSCTL_BASE + 0x154
#define SYSCTL_PLLFREQ0 SYSCTL_BASE + 0x160
#define SYSCTL_PLLFREQ1 SYSCTL_BASE + 0x164
#define SYSCTL_PLLSTAT SYSCTL_BASE + 0x168
#define SYSCTL_SLPPWRCFG SYSCTL_BASE + 0x188
#define SYSCTL_DSLPPWRCFG SYSCTL_BASE + 0x18C
#define SYSCTL_LDOSPCTL SYSCTL_BASE + 0x1B4
#define SYSCTL_LDOSPCAL SYSCTL_BASE + 0x1B8
#define SYSCTL_LDODPCTL SYSCTL_BASE + 0x1BC
#define SYSCTL_LDODPCAL SYSCTL_BASE + 0x1C0
#define SYSCTL_SDPMST SYSCTL_BASE + 0x1CC
#define SYSCTL_PPWD SYSCTL_BASE + 0x300
#define SYSCTL_PPTIMER SYSCTL_BASE + 0x304
#define SYSCTL_PPGPIO SYSCTL_BASE + 0x308
#define SYSCTL_PPDMA SYSCTL_BASE + 0x30C
#define SYSCTL_PPHIB SYSCTL_BASE + 0x314
#define SYSCTL_PPUART SYSCTL_BASE + 0x318
#define SYSCTL_PPSSI SYSCTL_BASE + 0x31C
#define SYSCTL_PPI2C SYSCTL_BASE + 0x320
#define SYSCTL_PPUSB SYSCTL_BASE + 0x328
#define SYSCTL_PPCAN SYSCTL_BASE + 0x334
#define SYSCTL_PPADC SYSCTL_BASE + 0x338
#define SYSCTL_PPACMP SYSCTL_BASE + 0x33C
#define SYSCTL_PPPWM SYSCTL_BASE + 0x340
#define SYSCTL_PPQEI SYSCTL_BASE + 0x344
#define SYSCTL_PPEEPROM SYSCTL_BASE + 0x358
#define SYSCTL_PPWTIMER SYSCTL_BASE + 0x35C
#define SYSCTL_SRWD SYSCTL_BASE + 0x500
#define SYSCTL_SRTIMER SYSCTL_BASE + 0x504
#define SYSCTL_SRGPIO SYSCTL_BASE + 0x508
#define SYSCTL_SRDMA SYSCTL_BASE + 0x50C
#define SYSCTL_SRHIB SYSCTL_BASE + 0x514
#define SYSCTL_SRUART SYSCTL_BASE + 0x518
#define SYSCTL_SRSSI SYSCTL_BASE + 0x51C
#define SYSCTL_SRI2C SYSCTL_BASE + 0x520
#define SYSCTL_SRUSB SYSCTL_BASE + 0x528
#define SYSCTL_SRCAN SYSCTL_BASE + 0x534
#define SYSCTL_SRADC SYSCTL_BASE + 0x538
#define SYSCTL_SRACMP SYSCTL_BASE + 0x53C
#define SYSCTL_SRPWM SYSCTL_BASE + 0x540
#define SYSCTL_SRQEI SYSCTL_BASE + 0x544
#define SYSCTL_SREEPROM SYSCTL_BASE + 0x558
#define SYSCTL_SRWTIMER SYSCTL_BASE + 0x55C
#define SYSCTL_RCGCWD SYSCTL_BASE + 0x600
#define SYSCTL_RCGCGPIO SYSCTL_BASE + 0x608
#define SYSCTL_RCGCDMA SYSCTL_BASE + 0x60C
#define SYSCTL_RCGCHIB SYSCTL_BASE + 0x614
#define SYSCTL_RCGCUART SYSCTL_BASE + 0x618
#define SYSCTL_RCGCSSI SYSCTL_BASE + 0x61C
#define SYSCTL_RCGCI2C SYSCTL_BASE + 0x620
#define SYSCTL_RCGCUSB SYSCTL_BASE + 0x628
#define SYSCTL_RCGCCAN SYSCTL_BASE + 0x634
#define SYSCTL_RCGCADC SYSCTL_BASE + 0x638
#define SYSCTL_RCGCACMP SYSCTL_BASE + 0x63C
#define SYSCTL_RCGCPWM SYSCTL_BASE + 0x640
#define SYSCTL_RCGCQEI SYSCTL_BASE + 0x644
#define SYSCTL_RCGCEEPROM SYSCTL_BASE + 0x658
#define SYSCTL_RCGCWTIMER SYSCTL_BASE + 0x65C
#define SYSCTL_SCGCWD SYSCTL_BASE + 0x700
#define SYSCTL_SCGCTIMER SYSCTL_BASE + 0x704
#define SYSCTL_SCGCGPIO SYSCTL_BASE + 0x708
#define SYSCTL_SCGCDMA SYSCTL_BASE + 0x70C
#define SYSCTL_SCGCHIB SYSCTL_BASE + 0x714
#define SYSCTL_SCGCUART SYSCTL_BASE + 0x718
#define SYSCTL_SCGCSSI SYSCTL_BASE + 0x71C
#define SYSCTL_SCGCI2C SYSCTL_BASE + 0x720
#define SYSCTL_SCGCUSB SYSCTL_BASE + 0x728
#define SYSCTL_SCGCCAN SYSCTL_BASE + 0x734
#define SYSCTL_SCGCADC SYSCTL_BASE + 0x738
#define SYSCTL_SCGCACMP SYSCTL_BASE + 0x73C
#define SYSCTL_SCGCPWM SYSCTL_BASE + 0x740
#define SYSCTL_SCGCQEI SYSCTL_BASE + 0x744
#define SYSCTL_SCGCEEPROM SYSCTL_BASE + 0x758
#define SYSCTL_SCGCWTIMER SYSCTL_BASE + 0x75C
#define SYSCTL_DCGCWD SYSCTL_BASE + 0x800
#define SYSCTL_DCGCTIMER SYSCTL_BASE + 0x804
#define SYSCTL_DCGCGPIO SYSCTL_BASE + 0x808
#define SYSCTL_DCGCDMA SYSCTL_BASE + 0x80C
#define SYSCTL_DCGCHIB SYSCTL_BASE + 0x814
#define SYSCTL_DCGCUART SYSCTL_BASE + 0x818
#define SYSCTL_DCGCSSI SYSCTL_BASE + 0x81C
#define SYSCTL_DCGCI2C SYSCTL_BASE + 0x820
#define SYSCTL_DCGCUSB SYSCTL_BASE + 0x828
#define SYSCTL_DCGCCAN SYSCTL_BASE + 0x834
#define SYSCTL_DCGCADC SYSCTL_BASE + 0x838
#define SYSCTL_DCGCACMP SYSCTL_BASE + 0x83C
#define SYSCTL_DCGCPWM SYSCTL_BASE + 0x840
#define SYSCTL_DCGCQEI SYSCTL_BASE + 0x844
#define SYSCTL_DCGCEEPROM SYSCTL_BASE + 0x858
#define SYSCTL_DCGCWTIMER SYSCTL_BASE + 0x85C
#define SYSCTL_PRWD SYSCTL_BASE + 0xA00
#define SYSCTL_PRTIMER SYSCTL_BASE + 0xA04
#define SYSCTL_PRGPIO SYSCTL_BASE + 0xA08
#define SYSCTL_PRDMA SYSCTL_BASE + 0xA0C
#define SYSCTL_PRHIB SYSCTL_BASE + 0xA14
#define SYSCTL_PRUART SYSCTL_BASE + 0xA18
#define SYSCTL_PRSSI SYSCTL_BASE + 0xA1C
#define SYSCTL_PRI2C SYSCTL_BASE + 0xA20
#define SYSCTL_PRUSB SYSCTL_BASE + 0xA28
#define SYSCTL_PRCAN SYSCTL_BASE + 0xA34
#define SYSCTL_PRADC SYSCTL_BASE + 0xA38
#define SYSCTL_PRACMP SYSCTL_BASE + 0xA3C
#define SYSCTL_PRPWM SYSCTL_BASE + 0xA40
#define SYSCTL_PRQEI SYSCTL_BASE + 0xA44
#define SYSCTL_PREEPROM SYSCTL_BASE + 0xA58
#define SYSCTL_PRWTIMER SYSCTL_BASE + 0xA5C
#define SYSCTL_DC0 SYSCTL_BASE + 0x008
#define SYSCTL_DC1 SYSCTL_BASE + 0x010
#define SYSCTL_DC2 SYSCTL_BASE + 0x014
#define SYSCTL_DC3 SYSCTL_BASE + 0x018
#define SYSCTL_DC4 SYSCTL_BASE + 0x01C
#define SYSCTL_DC5 SYSCTL_BASE + 0x020
#define SYSCTL_DC6 SYSCTL_BASE + 0x024
#define SYSCTL_DC7 SYSCTL_BASE + 0x028
#define SYSCTL_DC8 SYSCTL_BASE + 0x02C
#define SYSCTL_SRCR0 SYSCTL_BASE + 0x040
#define SYSCTL_SRCR1 SYSCTL_BASE + 0x044
#define SYSCTL_SRCR2 SYSCTL_BASE + 0x048
#define SYSCTL_RCGC0 SYSCTL_BASE + 0x100
#define SYSCTL_RCGC1 SYSCTL_BASE + 0x104
#define SYSCTL_RCGC2 SYSCTL_BASE + 0x108
#define SYSCTL_SCGC0 SYSCTL_BASE + 0x110
#define SYSCTL_SCGC1 SYSCTL_BASE + 0x114
#define SYSCTL_SCGC2 SYSCTL_BASE + 0x118
#define SYSCTL_DCGC0 SYSCTL_BASE + 0x120
#define SYSCTL_DCGC1 SYSCTL_BASE + 0x124
#define SYSCTL_DCGC2 SYSCTL_BASE + 0x128
#define SYSCTL_DC9 SYSCTL_BASE + 0x190
#define SYSCTL_NVMSTAT SYSCTL_BASE + 0x1A0
