# Median filter
Implementing median filter for image processing in VHDL using Xilinx zynq board and UART protocol for serial communication between the board and computer
