Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 484fa43b6e24445185de93068076e273 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_TDM_test_behav xil_defaultlib.sseg_TDM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/sseg4_TDM.sv:43]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'en' [C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/sseg4_TDM.sv:45]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'O11' [C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/sseg4_TDM.sv:47]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/yixin/Downloads/bcd11.sv:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/yixin/Downloads/bcd11.sv:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/yixin/Downloads/bcd11.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/yixin/Downloads/bcd11.sv:56]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/yixin/Downloads/bcd11.sv:51]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/yixin/Downloads/bcd11.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(N=18)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.bcd11
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.AnodeDec
Compiling module xil_defaultlib.mux2(N=7)
Compiling module xil_defaultlib.sseg4_TDM
Compiling module xil_defaultlib.sseg_TDM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_TDM_test_behav
