/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [5:0] _01_;
  reg [2:0] _02_;
  reg [9:0] _03_;
  reg [17:0] _04_;
  reg [3:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [25:0] celloutsig_0_67z;
  wire [19:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = ~(celloutsig_0_42z & celloutsig_0_43z);
  assign celloutsig_0_51z = ~(celloutsig_0_38z & celloutsig_0_41z);
  assign celloutsig_0_57z = ~(celloutsig_0_10z & celloutsig_0_46z[2]);
  assign celloutsig_0_66z = ~(celloutsig_0_11z & celloutsig_0_62z);
  assign celloutsig_1_17z = ~(celloutsig_1_6z & celloutsig_1_6z);
  assign celloutsig_1_19z = ~(in_data[183] & celloutsig_1_4z[2]);
  assign celloutsig_0_35z = ~(celloutsig_0_18z[4] | celloutsig_0_22z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | in_data[101]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[0] | celloutsig_1_5z);
  assign celloutsig_0_38z = ~celloutsig_0_19z;
  assign celloutsig_0_42z = ~celloutsig_0_11z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_28z[2:0], celloutsig_0_38z, celloutsig_0_10z, celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_67z[18:16];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 10'h000;
    else _03_ <= celloutsig_0_5z[12:3];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_0_6z[13:8], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_18z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_1z[1:0], celloutsig_0_20z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_8z[1:0], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_37z = { in_data[20:11], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_36z, _03_ } == { celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_22z, _05_, _03_, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_44z = celloutsig_0_34z[6:1] == { celloutsig_0_17z[9:6], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_65z = { celloutsig_0_34z[10:3], celloutsig_0_35z, celloutsig_0_55z, celloutsig_0_54z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_42z, celloutsig_0_16z } == { _00_[3:1], celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_53z, celloutsig_0_53z, celloutsig_0_0z, _03_, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_57z, celloutsig_0_43z, celloutsig_0_57z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z } == { celloutsig_0_1z[3], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_53z = { _01_[2], celloutsig_0_38z, celloutsig_0_0z } === { celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_19z };
  assign celloutsig_0_61z = { celloutsig_0_40z[3:2], celloutsig_0_10z } === { celloutsig_0_34z[14:13], celloutsig_0_51z };
  assign celloutsig_0_62z = { celloutsig_0_48z, celloutsig_0_25z, celloutsig_0_22z } === _01_[4:2];
  assign celloutsig_0_16z = { in_data[6:5], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_9z } === { celloutsig_0_5z[11], celloutsig_0_14z, _03_, celloutsig_0_10z };
  assign celloutsig_0_19z = { in_data[32:29], celloutsig_0_11z, celloutsig_0_13z } === { _03_[6:2], celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_11z } === { in_data[53:44], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_25z = _04_[12:10] === { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_5z[11:10], celloutsig_0_25z } === celloutsig_0_8z[3:1];
  assign celloutsig_0_41z = { celloutsig_0_21z[1:0], celloutsig_0_40z, celloutsig_0_30z, celloutsig_0_35z } >= _04_[9:0];
  assign celloutsig_0_55z = { celloutsig_0_8z[3:2], celloutsig_0_0z, celloutsig_0_51z } >= in_data[4:1];
  assign celloutsig_1_2z = { in_data[157:153], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[112:100], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[107:103], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_14z = { _03_[9:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[5:2], celloutsig_0_3z, celloutsig_0_2z } > { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_45z = _05_[2:0] > { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_36z };
  assign celloutsig_0_82z = { _03_[8], celloutsig_0_65z, celloutsig_0_52z, celloutsig_0_27z } > { celloutsig_0_15z, celloutsig_0_42z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_1_7z = in_data[151:146] * { celloutsig_1_4z[6:2], celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_5z[12:11], celloutsig_0_4z, celloutsig_0_10z, _03_ } * { celloutsig_0_1z[4:1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_18z = _03_[9:2] * { celloutsig_0_17z[11:5], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_6z[12:0], celloutsig_0_14z } * { _03_[8], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_46z = celloutsig_0_41z ? { celloutsig_0_45z, celloutsig_0_27z, celloutsig_0_32z } : celloutsig_0_1z[2:0];
  assign celloutsig_0_50z = celloutsig_0_8z[2] ? { celloutsig_0_42z, celloutsig_0_18z } : { _00_[9:2], celloutsig_0_2z };
  assign celloutsig_0_67z = celloutsig_0_30z ? { in_data[8:6], celloutsig_0_49z, celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_61z, celloutsig_0_37z, celloutsig_0_19z } : { in_data[68:47], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_9z = celloutsig_0_1z[0] ? celloutsig_0_6z[15:13] : celloutsig_0_1z[3:1];
  assign celloutsig_0_32z = in_data[10:1] != { _00_[10:6], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_33z = { celloutsig_0_21z[2:1], celloutsig_0_17z } != { in_data[14:0], celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_4z } != celloutsig_0_5z[14:12];
  assign celloutsig_0_7z = celloutsig_0_5z[10:5] != { celloutsig_0_5z[4:0], celloutsig_0_3z };
  assign celloutsig_1_8z = { in_data[119:109], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } != { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_13z = { in_data[92:87], celloutsig_0_8z } != { in_data[81:74], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_34z = - { celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_40z = - { celloutsig_0_1z[6:5], celloutsig_0_28z };
  assign celloutsig_0_5z = - { in_data[54:45], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_49z = - { in_data[4:3], celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_0_8z = - { celloutsig_0_1z[6:4], celloutsig_0_4z };
  assign celloutsig_0_21z = - celloutsig_0_18z;
  assign celloutsig_0_0z = | in_data[78:68];
  assign celloutsig_1_1z = | celloutsig_1_0z;
  assign celloutsig_1_3z = | in_data[141:137];
  assign celloutsig_0_22z = | { in_data[12:10], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_27z = | { _03_[4:1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z, _03_, celloutsig_0_2z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_5z[10:6], _04_, celloutsig_0_15z };
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[4:3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~^ { in_data[17:15], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[6:5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } >> { celloutsig_0_1z[6:2], celloutsig_0_5z };
  assign celloutsig_0_54z = { celloutsig_0_28z[2:0], celloutsig_0_3z, celloutsig_0_53z, celloutsig_0_48z } >> { celloutsig_0_21z[6:4], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_81z = { celloutsig_0_21z[7], _02_, celloutsig_0_66z } >> _01_[4:0];
  assign celloutsig_0_1z = in_data[32:25] >> in_data[90:83];
  assign celloutsig_0_28z = celloutsig_0_18z[3:0] >> celloutsig_0_21z[7:4];
  assign celloutsig_1_0z = in_data[123:120] >>> in_data[131:128];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } >>> { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_52z = ~((celloutsig_0_4z & celloutsig_0_50z[1]) | (celloutsig_0_46z[1] & celloutsig_0_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[2] & celloutsig_1_3z) | (celloutsig_1_4z[3] & in_data[146]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_5z[5]) | (celloutsig_0_0z & celloutsig_0_8z[0]));
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_9z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_10z) | (celloutsig_1_15z & celloutsig_1_17z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_5z[7] & celloutsig_0_13z));
  assign celloutsig_0_20z = ~((celloutsig_0_9z[1] & celloutsig_0_7z) | (celloutsig_0_9z[2] & celloutsig_0_19z));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
