<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dual_port_ram</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_dual_port_ram'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dual_port_ram')">dual_port_ram</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.55</td>
<td class="s9 cl rt"><a href="mod20.html#Line" > 96.15</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod20.html#Branch" > 87.50</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/dual_port_ram.v')">/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/dual_port_ram.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_128"  onclick="showContent('inst_tag_128')">npu_tb.u_NPU.pe_control_data.dual_port_ram_2</a></td>
<td class="s7 cl rt"> 76.20</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_128_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod20.html#inst_tag_128_Toggle" > 61.29</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_128_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_130"  onclick="showContent('inst_tag_130')">npu_tb.u_NPU.pe_control_data.dual_port_ram_4</a></td>
<td class="s7 cl rt"> 77.81</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_130_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod20.html#inst_tag_130_Toggle" > 66.13</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_130_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_129"  onclick="showContent('inst_tag_129')">npu_tb.u_NPU.pe_control_data.dual_port_ram_3</a></td>
<td class="s7 cl rt"> 79.43</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_129_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_129_Toggle" > 70.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_129_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_131"  onclick="showContent('inst_tag_131')">npu_tb.u_NPU.pe_control_data.dual_port_ram_5</a></td>
<td class="s7 cl rt"> 79.96</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_131_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_131_Toggle" > 72.58</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_131_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_127"  onclick="showContent('inst_tag_127')">npu_tb.u_NPU.pe_control_data.dual_port_ram_1</a></td>
<td class="s8 cl rt"> 81.04</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_127_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_127_Toggle" > 75.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_127_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_133"  onclick="showContent('inst_tag_133')">npu_tb.u_NPU.pe_control_data.dual_port_ram_7</a></td>
<td class="s8 cl rt"> 84.26</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_133_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod20.html#inst_tag_133_Toggle" > 85.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_133_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_126"  onclick="showContent('inst_tag_126')">npu_tb.u_NPU.pe_control_data.dual_port_ram_0</a></td>
<td class="s8 cl rt"> 86.68</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_126_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_126_Toggle" > 92.74</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_126_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_137"  onclick="showContent('inst_tag_137')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_3</a></td>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_137_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_137_Toggle" > 96.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_137_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_138"  onclick="showContent('inst_tag_138')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_4</a></td>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_138_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_138_Toggle" > 96.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_138_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_132"  onclick="showContent('inst_tag_132')">npu_tb.u_NPU.pe_control_data.dual_port_ram_6</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_132_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_132_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_132_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_134"  onclick="showContent('inst_tag_134')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_0</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_134_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_134_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_134_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_136"  onclick="showContent('inst_tag_136')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_2</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_136_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_136_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_136_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_140"  onclick="showContent('inst_tag_140')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_6</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_140_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_140_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_140_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_141"  onclick="showContent('inst_tag_141')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_7</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_141_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_141_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_141_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_135"  onclick="showContent('inst_tag_135')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_1</a></td>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_135_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#inst_tag_135_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_135_Branch" > 75.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_139"  onclick="showContent('inst_tag_139')">npu_tb.u_NPU.pe_control_weight.dual_port_ram_5</a></td>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_139_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#inst_tag_139_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_139_Branch" > 75.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_128'>
<hr>
<a name="inst_tag_128"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_128" >npu_tb.u_NPU.pe_control_data.dual_port_ram_2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 76.20</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_128_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod20.html#inst_tag_128_Toggle" > 61.29</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_128_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 76.20</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.29</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_130'>
<hr>
<a name="inst_tag_130"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_130" >npu_tb.u_NPU.pe_control_data.dual_port_ram_4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_130_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod20.html#inst_tag_130_Toggle" > 66.13</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_130_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.13</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_129'>
<hr>
<a name="inst_tag_129"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_129" >npu_tb.u_NPU.pe_control_data.dual_port_ram_3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.43</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_129_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_129_Toggle" > 70.97</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_129_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.43</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_131'>
<hr>
<a name="inst_tag_131"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_131" >npu_tb.u_NPU.pe_control_data.dual_port_ram_5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.96</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_131_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_131_Toggle" > 72.58</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_131_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.96</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.58</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_127'>
<hr>
<a name="inst_tag_127"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_127" >npu_tb.u_NPU.pe_control_data.dual_port_ram_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.04</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_127_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_127_Toggle" > 75.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_127_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.04</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_133'>
<hr>
<a name="inst_tag_133"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_133" >npu_tb.u_NPU.pe_control_data.dual_port_ram_7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_133_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod20.html#inst_tag_133_Toggle" > 85.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_133_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_126'>
<hr>
<a name="inst_tag_126"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_126" >npu_tb.u_NPU.pe_control_data.dual_port_ram_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 86.68</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_126_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_126_Toggle" > 92.74</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_126_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 86.68</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.74</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_137'>
<hr>
<a name="inst_tag_137"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_137" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_137_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_137_Toggle" > 96.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_137_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.77</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_138'>
<hr>
<a name="inst_tag_138"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_138" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_138_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_138_Toggle" > 96.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_138_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.77</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_132'>
<hr>
<a name="inst_tag_132"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_132" >npu_tb.u_NPU.pe_control_data.dual_port_ram_6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_132_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_132_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_132_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.39</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_134'>
<hr>
<a name="inst_tag_134"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_134" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_134_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_134_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_134_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.39</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_136'>
<hr>
<a name="inst_tag_136"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_136" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_136_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_136_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_136_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.39</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140'>
<hr>
<a name="inst_tag_140"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_140" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_140_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_140_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_140_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.39</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_141'>
<hr>
<a name="inst_tag_141"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_141" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_141_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_141_Toggle" > 98.39</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_141_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.39</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_135'>
<hr>
<a name="inst_tag_135"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_135" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_135_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#inst_tag_135_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_135_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_139'>
<hr>
<a name="inst_tag_139"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_139" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"><a href="mod20.html#inst_tag_139_Line" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#inst_tag_139_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod20.html#inst_tag_139_Branch" > 75.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 89.10</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dual_port_ram'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod20.html" >dual_port_ram</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>25</td><td>96.15</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>23</td><td>95.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         1/1                          mem[waddr] &lt;= wdata[31:16];
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod20.html" >dual_port_ram</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod20.html" >dual_port_ram</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "green">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_128'>
<a name="inst_tag_128_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_128" >npu_tb.u_NPU.pe_control_data.dual_port_ram_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_128_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_128" >npu_tb.u_NPU.pe_control_data.dual_port_ram_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">76</td>
<td class="rt">61.29 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">38</td>
<td class="rt">61.29 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">38</td>
<td class="rt">61.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">76</td>
<td class="rt">61.29 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">38</td>
<td class="rt">61.29 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">38</td>
<td class="rt">61.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_128_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_128" >npu_tb.u_NPU.pe_control_data.dual_port_ram_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_130'>
<a name="inst_tag_130_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_130" >npu_tb.u_NPU.pe_control_data.dual_port_ram_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_130_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_130" >npu_tb.u_NPU.pe_control_data.dual_port_ram_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">82</td>
<td class="rt">66.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">82</td>
<td class="rt">66.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[16:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_130_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_130" >npu_tb.u_NPU.pe_control_data.dual_port_ram_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_129'>
<a name="inst_tag_129_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_129" >npu_tb.u_NPU.pe_control_data.dual_port_ram_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_129_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_129" >npu_tb.u_NPU.pe_control_data.dual_port_ram_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">88</td>
<td class="rt">70.97 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">88</td>
<td class="rt">70.97 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[21:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_129_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_129" >npu_tb.u_NPU.pe_control_data.dual_port_ram_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_131'>
<a name="inst_tag_131_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_131" >npu_tb.u_NPU.pe_control_data.dual_port_ram_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_131_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_131" >npu_tb.u_NPU.pe_control_data.dual_port_ram_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">90</td>
<td class="rt">72.58 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">90</td>
<td class="rt">72.58 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[16:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_131_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_131" >npu_tb.u_NPU.pe_control_data.dual_port_ram_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_127'>
<a name="inst_tag_127_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_127" >npu_tb.u_NPU.pe_control_data.dual_port_ram_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_127_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_127" >npu_tb.u_NPU.pe_control_data.dual_port_ram_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">94</td>
<td class="rt">75.81 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">94</td>
<td class="rt">75.81 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[15:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[23:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_127_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_127" >npu_tb.u_NPU.pe_control_data.dual_port_ram_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_133'>
<a name="inst_tag_133_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_133" >npu_tb.u_NPU.pe_control_data.dual_port_ram_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_133_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_133" >npu_tb.u_NPU.pe_control_data.dual_port_ram_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">106</td>
<td class="rt">85.48 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">58</td>
<td class="rt">93.55 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">106</td>
<td class="rt">85.48 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">58</td>
<td class="rt">93.55 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">48</td>
<td class="rt">77.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[21:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_133_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_133" >npu_tb.u_NPU.pe_control_data.dual_port_ram_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_126'>
<a name="inst_tag_126_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_126" >npu_tb.u_NPU.pe_control_data.dual_port_ram_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_126_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_126" >npu_tb.u_NPU.pe_control_data.dual_port_ram_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">115</td>
<td class="rt">92.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">57</td>
<td class="rt">91.94 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">58</td>
<td class="rt">93.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">115</td>
<td class="rt">92.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">57</td>
<td class="rt">91.94 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">58</td>
<td class="rt">93.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[15:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_126_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_126" >npu_tb.u_NPU.pe_control_data.dual_port_ram_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_137'>
<a name="inst_tag_137_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_137" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         1/1                          mem[waddr] &lt;= wdata[31:16];
66                                  end
67                                  2'b01:begin
68         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[15:0];</font>
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_137_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_137" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">120</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">120</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[20:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_137_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_137" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "green">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "red">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_138'>
<a name="inst_tag_138_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_138" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_138_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_138" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">120</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">120</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">60</td>
<td class="rt">96.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_138_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_138" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132'>
<a name="inst_tag_132_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_132" >npu_tb.u_NPU.pe_control_data.dual_port_ram_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_132_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_132" >npu_tb.u_NPU.pe_control_data.dual_port_ram_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_132" >npu_tb.u_NPU.pe_control_data.dual_port_ram_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_134'>
<a name="inst_tag_134_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_134" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_134_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_134" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_134_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_134" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_136'>
<a name="inst_tag_136_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_136" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_136_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_136" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_136_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_136" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140'>
<a name="inst_tag_140_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_140" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[31:16];</font>
66                                  end
67                                  2'b01:begin
68         1/1                          mem[waddr] &lt;= wdata[15:0];
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_140_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_140" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_140_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_140" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "red">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_141'>
<a name="inst_tag_141_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_141" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         1/1                          mem[waddr] &lt;= wdata[31:16];
66                                  end
67                                  2'b01:begin
68         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[15:0];</font>
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_141_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_141" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">122</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">61</td>
<td class="rt">98.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_141_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_141" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "green">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "red">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_135'>
<a name="inst_tag_135_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_135" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         1/1                          mem[waddr] &lt;= wdata[31:16];
66                                  end
67                                  2'b01:begin
68         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[15:0];</font>
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_135_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_135" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_135_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_135" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "green">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "red">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_139'>
<a name="inst_tag_139_Line"></a>
<b>Line Coverage for Instance : <a href="mod20.html#inst_tag_139" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>26</td><td>24</td><td>92.31</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>40</td><td>24</td><td>22</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                      always@(posedge clk or negedge rst_n)begin
40         1/1              if(~rst_n)begin
41         1/1                  mem[0] &lt;= 16'd0;
42         1/1                  mem[1] &lt;= 16'd0;
43         1/1                  mem[2] &lt;= 16'd0;
44         1/1                  mem[3] &lt;= 16'd0;
45         1/1                  mem[4] &lt;= 16'd0;
46         1/1                  mem[5] &lt;= 16'd0;
47         1/1                  mem[6] &lt;= 16'd0;
48         1/1                  mem[7] &lt;= 16'd0;
49         1/1                  mem[8] &lt;= 16'd0;
50         1/1                  mem[9] &lt;= 16'd0;
51         1/1                  mem[10] &lt;= 16'd0;
52         1/1                  mem[11] &lt;= 16'd0;
53         1/1                  mem[12] &lt;= 16'd0;
54         1/1                  mem[13] &lt;= 16'd0;
55         1/1                  mem[14] &lt;= 16'd0;
56         1/1                  mem[15] &lt;= 16'd0;
57                          end
58         1/1              else if(wr_en)begin
59         1/1                  case(wr_strb)
60                                  2'b11:begin
61         1/1                          mem[waddr] &lt;= wdata[15:0];
62         1/1                          mem[waddr+1] &lt;= wdata[31:16];
63                                  end
64                                  2'b10:begin
65         1/1                          mem[waddr] &lt;= wdata[31:16];
66                                  end
67                                  2'b01:begin
68         <font color = "red">0/1     ==>                  mem[waddr] &lt;= wdata[15:0];</font>
69                                  end
70         <font color = "red">0/1     ==>              default:mem[waddr] &lt;= mem[waddr];</font>
71                              endcase
72                          end
                        MISSING_ELSE
73                      end
74                      
75                      always@(posedge clk)begin
76         1/1              if(rd_en)
77         1/1                  rdata &lt;= mem[raddr];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_139_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod20.html#inst_tag_139" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">124</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_139_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod20.html#inst_tag_139" >npu_tb.u_NPU.pe_control_weight.dual_port_ram_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
40             if(~rst_n)begin
               <font color = "green">-1-</font>  
41                 mem[0] <= 16'd0;
           <font color = "green">        ==></font>
42                 mem[1] <= 16'd0;
43                 mem[2] <= 16'd0;
44                 mem[3] <= 16'd0;
45                 mem[4] <= 16'd0;
46                 mem[5] <= 16'd0;
47                 mem[6] <= 16'd0;
48                 mem[7] <= 16'd0;
49                 mem[8] <= 16'd0;
50                 mem[9] <= 16'd0;
51                 mem[10] <= 16'd0;
52                 mem[11] <= 16'd0;
53                 mem[12] <= 16'd0;
54                 mem[13] <= 16'd0;
55                 mem[14] <= 16'd0;
56                 mem[15] <= 16'd0;
57             end
58             else if(wr_en)begin
                    <font color = "green">-2-</font>  
59                 case(wr_strb)
                   <font color = "red">-3-</font>  
60                     2'b11:begin
61                         mem[waddr] <= wdata[15:0];
           <font color = "green">                ==></font>
62                         mem[waddr+1] <= wdata[31:16];
63                     end
64                     2'b10:begin
65                         mem[waddr] <= wdata[31:16];
           <font color = "green">                ==></font>
66                     end
67                     2'b01:begin
68                         mem[waddr] <= wdata[15:0];
           <font color = "red">                ==></font>
69                     end
70                     default:mem[waddr] <= mem[waddr];
           <font color = "red">            ==></font>
71                 endcase
72             end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if(rd_en)
               <font color = "green">-1-</font>  
77                 rdata <= mem[raddr];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_126">
    <li>
      <a href="#inst_tag_126_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_126_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_126_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_127">
    <li>
      <a href="#inst_tag_127_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_127_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_127_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_128">
    <li>
      <a href="#inst_tag_128_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_128_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_128_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_129">
    <li>
      <a href="#inst_tag_129_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_129_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_129_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_130">
    <li>
      <a href="#inst_tag_130_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_130_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_130_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_131">
    <li>
      <a href="#inst_tag_131_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_131_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_131_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_132">
    <li>
      <a href="#inst_tag_132_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_133">
    <li>
      <a href="#inst_tag_133_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_133_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_133_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_134">
    <li>
      <a href="#inst_tag_134_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_134_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_134_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_135">
    <li>
      <a href="#inst_tag_135_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_135_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_135_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_136">
    <li>
      <a href="#inst_tag_136_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_136_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_136_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_137">
    <li>
      <a href="#inst_tag_137_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_137_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_137_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_138">
    <li>
      <a href="#inst_tag_138_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_138_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_138_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_139">
    <li>
      <a href="#inst_tag_139_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_139_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_139_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_140">
    <li>
      <a href="#inst_tag_140_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_140_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_141">
    <li>
      <a href="#inst_tag_141_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_141_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_141_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dual_port_ram">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
