"use strict";(self.webpackChunkmarkdown_test=self.webpackChunkmarkdown_test||[]).push([[112],{3466:(e,r,i)=>{i.d(r,{A:()=>t});const t=i.p+"assets/images/rt-polar-fire-fpga-banner-72e34487f37170837a92cf4ce0d9c3f2.png"},3497:(e,r,i)=>{i.r(r),i.d(r,{assets:()=>p,contentTitle:()=>o,default:()=>f,frontMatter:()=>l,metadata:()=>t,toc:()=>d});const t=JSON.parse('{"id":"rt-polar-fire-fpga","title":"RT PolarFire FPGA","description":"RT PolarFire FPGA","source":"@site/docs/rt-polar-fire-fpga.mdx","sourceDirName":".","slug":"/rt-polar-fire-fpga","permalink":"/markdown-test/rt-polar-fire-fpga","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":3,"frontMatter":{"id":"rt-polar-fire-fpga","sidebar_position":3,"title":"RT PolarFire FPGA","pagination_prev":null,"pagination_next":null,"sidebar_label":"RT PolarFire FPGA","wrapperClassName":"products-fullbleed","full_width":true,"slug":"/rt-polar-fire-fpga"},"sidebar":"tutorialSidebar"}');var a=i(4848),n=i(8453),s=i(5999);const l={id:"rt-polar-fire-fpga",sidebar_position:3,title:"RT PolarFire FPGA",pagination_prev:null,pagination_next:null,sidebar_label:"RT PolarFire FPGA",wrapperClassName:"products-fullbleed",full_width:!0,slug:"/rt-polar-fire-fpga"},o="RT PolarFire FPGA",p={},d=[];function c(e){const r={h1:"h1",header:"header",img:"img",li:"li",p:"p",ul:"ul",...(0,n.R)(),...e.components};return(0,a.jsxs)(a.Fragment,{children:[(0,a.jsx)(r.header,{children:(0,a.jsx)(r.h1,{id:"rt-polarfire-fpga",children:"RT PolarFire FPGA"})}),"\n",(0,a.jsx)(r.p,{children:(0,a.jsx)(r.img,{alt:"RT PolarFire FPGA",src:i(3466).A+"",title:"RT PolarFire FPGA",width:"1280",height:"881"})}),"\n",(0,a.jsx)("br",{}),"\n",(0,a.jsx)(r.p,{children:"Our flexible and easy-to-use reprogrammable radiation-tolerant PolarFire FPGAs can streamline the design of high-speed data paths within space payloads. These FPGAs offer expanded logic density and higher performance, which provide significant improvement in signal processing throughput. They also offer immunity to configuration Single Event Upsets (SEUs)."}),"\n",(0,a.jsxs)(r.ul,{children:["\n",(0,a.jsx)(r.li,{children:"Up to 50% lower power SONOS-based FPGAs"}),"\n",(0,a.jsx)(r.li,{children:"481,000 Logic Elements and up to 12.7 Gbps SerDes"}),"\n",(0,a.jsx)(r.li,{children:"Path to QML-V qualification"}),"\n"]}),"\n",(0,a.jsx)(s.A,{solutionCategories:[{titleText:"Why RT PolarFire FPGA?",solutions:["Low Power","Security","Vulnerability"]},{titleText:"Performance",solutions:["DSP","DSR","DDR","Transceivers","MiV","System Services"]},{titleText:"Intelligent Edge",solutions:["Smart Embedded Vision","Edge Connectivity","Industrial Edge"]}]})]})}function f(e={}){const{wrapper:r}={...(0,n.R)(),...e.components};return r?(0,a.jsx)(r,{...e,children:(0,a.jsx)(c,{...e})}):c(e)}}}]);