// Seed: 2381123935
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_6
);
  logic id_7;
  ;
  parameter id_8 = 1;
  localparam id_9 = -1;
  localparam id_10 = -1'b0;
  initial begin : LABEL_0
    id_7 = id_3;
  end
  initial id_7 = id_8;
  logic id_11;
  assign id_4 = -1'b0;
  assign id_7 = 1 < -1'd0;
  logic [1 : 1] id_12;
  assign module_1.id_4 = 0;
  wire id_13;
  assign id_6 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output logic id_7
);
  xor primCall (id_0, id_4, id_1, id_2, id_5);
  always id_7 <= -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_0
  );
  always $clog2(56);
  ;
endmodule
