<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May  1 12:01:51 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="pegboard" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_0" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="a_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="b_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="d_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="q_0" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_0" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="y_1" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="a_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mult_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="b_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mult_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="y_0" RIGHT="0" SIGIS="undef" SIGNAME="mult_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mult_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adder_0" HWVERSION="1.0" INSTANCE="adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pegboard_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mult_0" HWVERSION="1.0" INSTANCE="mult_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult" VLNV="xilinx.com:module_ref:mult:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pegboard_mult_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="mult_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_0" HWVERSION="1.0" INSTANCE="reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pegboard_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="q_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
