{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690508722049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690508722050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 22:45:21 2023 " "Processing started: Thu Jul 27 22:45:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690508722050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508722050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508722050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690508722249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690508722249 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "no_rest_divisor.v(35) " "Verilog HDL information at no_rest_divisor.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690508727862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/divisor/no_rest_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/divisor/no_rest_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 no_rest_divisor " "Found entity 1: no_rest_divisor" {  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b_dp " "Found entity 1: karatsuba_34b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b_cu " "Found entity 1: karatsuba_34b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_34b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_34b " "Found entity 1: karatsuba_34b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_34b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_dp " "Found entity 1: karatsuba_64b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_cu " "Found entity 1: karatsuba_64b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b " "Found entity 1: karatsuba_64b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_dp " "Found entity 1: karatsuba_18b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_cu " "Found entity 1: karatsuba_18b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b " "Found entity 1: karatsuba_18b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lut " "Found entity 1: mult_lut" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_dp " "Found entity 1: karatsuba_10b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_cu " "Found entity 1: karatsuba_10b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b " "Found entity 1: karatsuba_10b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../hdl/processor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_combined " "Found entity 1: fsm_combined" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR memory_management.v(5) " "Verilog HDL Declaration information at memory_management.v(5): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690508727878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_management " "Found entity 1: memory_management" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_load_store.v(19) " "Verilog HDL Declaration information at fsm_load_store.v(19): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690508727899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_branch_jump.v(18) " "Verilog HDL Declaration information at fsm_branch_jump.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690508727901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_alu.v(17) " "Verilog HDL Declaration information at fsm_alu.v(17): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690508727902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727904 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/Control_Unit/clock_gen.v " "Can't analyze file -- file ../hdl/Control_Unit/clock_gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1690508727905 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/cpu.v " "Can't analyze file -- file ../hdl/cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1690508727906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508727907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_reg processor.v(76) " "Verilog HDL Implicit Net warning at processor.v(76): created implicit net for \"load_reg\"" {  } { { "../hdl/processor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_rs1 fsm_combined.v(263) " "Verilog HDL Implicit Net warning at fsm_combined.v(263): created implicit net for \"load_rs1\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_rs2 fsm_combined.v(264) " "Verilog HDL Implicit Net warning at fsm_combined.v(264): created implicit net for \"load_rs2\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_imm fsm_combined.v(266) " "Verilog HDL Implicit Net warning at fsm_combined.v(266): created implicit net for \"load_imm\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_rs1_fp fsm_combined.v(280) " "Verilog HDL Implicit Net warning at fsm_combined.v(280): created implicit net for \"load_rs1_fp\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_rs2_fp fsm_combined.v(281) " "Verilog HDL Implicit Net warning at fsm_combined.v(281): created implicit net for \"load_rs2_fp\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508727907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "no_rest_divisor " "Elaborating entity \"no_rest_divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690508727934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 no_rest_divisor.v(51) " "Verilog HDL assignment warning at no_rest_divisor.v(51): truncated value with size 32 to match size of target (7)" {  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690508727937 "|no_rest_divisor"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "Add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 46 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690508728115 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690508728115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508728138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 65 " "Parameter \"LPM_WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690508728138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690508728138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690508728138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690508728138 ""}  } { { "../hdl/DataFlow/Divisor/no_rest_divisor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/Divisor/no_rest_divisor.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690508728138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lai " "Found entity 1: add_sub_lai" {  } { { "db/add_sub_lai.tdf" "" { Text "D:/Verilog/RV64F_Processor/synthesis/db/add_sub_lai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690508728169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508728169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690508728342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690508728543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg " "Generated suppressed messages file D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508728573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690508728681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690508728681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "662 " "Implemented 662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690508728726 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690508728726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690508728726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690508728726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690508728738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 22:45:28 2023 " "Processing ended: Thu Jul 27 22:45:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690508728738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690508728738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690508728738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690508728738 ""}
