// Seed: 3313793367
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wor   id_4,
    output wire  id_5,
    input  wand  id_6,
    input  uwire id_7,
    output logic id_8,
    output tri1  id_9
);
  wire id_11, id_12;
  always @(1) begin : LABEL_0
    id_8 <= (1);
  end
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    output tri0  id_7,
    input  tri   id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
