INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - The Memory Initialization vector can contain between 1 to Write
ERROR:sim -    Depth A number of entires.ERROR:sim:781 - An invalid core
   configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Resolving generics for 'blk_mem_gen_v7_2'...
Applying external generics to 'blk_mem_gen_v7_2'...
Delivering associated files for 'blk_mem_gen_v7_2'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'blk_mem_gen_v7_2'...
Generating implementation netlist for 'blk_mem_gen_v7_2'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v7_2'...
Running synthesis for 'blk_mem_gen_v7_2'
Running ngcbuild...
Writing VEO instantiation template for 'blk_mem_gen_v7_2'...
Writing Verilog instantiation wrapper for 'blk_mem_gen_v7_2'...
Writing Verilog behavioral simulation model for 'blk_mem_gen_v7_2'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blk_mem_gen_v7_2'...
Generating metadata file...
Generating ISE project file for 'blk_mem_gen_v7_2'...
Generating ISE project...
XCO file found: blk_mem_gen_v7_2.xco
XMDF file found: blk_mem_gen_v7_2_xmdf.tcl
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.asy
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.ngc
-view all -origin_type created
Checking file "C:/Users/Mainframe
3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.ngc" for project device match ...
File "C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.ngc"
device information matches project device.
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.sym
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Mainframe
   3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2.veo
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2_synth.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Mainframe
   3/fpga/RR/ipcore_dir/tmp/_cg/blk_mem_gen_v7_2_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v7_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'river_offsets'.
