
*** Running vivado
    with args -log system_DMA_Interconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DMA_Interconnect_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_DMA_Interconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_DMA_Interconnect_0_0
Command: synth_design -top system_DMA_Interconnect_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22868
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.402 ; gain = 408.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_DMA_Interconnect_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_DMA_Interconnect_0_0/synth/system_DMA_Interconnect_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'DMA_Interconnect' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'DMA_Interconnect' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:184]
INFO: [Synth 8-6155] done synthesizing module 'system_DMA_Interconnect_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_DMA_Interconnect_0_0/synth/system_DMA_Interconnect_0_0.v:53]
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[31] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[30] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[29] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[28] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[27] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[26] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[25] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[24] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[23] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[22] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[21] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[20] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[19] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[18] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[17] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[16] in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tvalid in module DMA_Interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module DMA_Interconnect is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.461 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.461 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.461 ; gain = 504.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1311.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1406.598 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[31] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[30] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[29] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[28] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[27] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[26] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[25] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[24] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[23] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[22] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[21] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[20] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[19] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[18] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[17] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tdata[16] in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRBS_s_axis_tvalid in module system_DMA_Interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module system_DMA_Interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    49|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.598 ; gain = 504.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.598 ; gain = 599.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1406.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 141b2448
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1406.598 ; gain = 976.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_DMA_Interconnect_0_0_synth_1/system_DMA_Interconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_DMA_Interconnect_0_0, cache-ID = 1a3266646de6b4b9
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_DMA_Interconnect_0_0_synth_1/system_DMA_Interconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_DMA_Interconnect_0_0_utilization_synth.rpt -pb system_DMA_Interconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 11:23:27 2023...
