

Implementation tool: Xilinx Vivado v.2016.3
Project:             hls_adder
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sun Nov 20 14:37:29 CET 2016

#=== Post-Implementation Resource usage ===
SLICE:           38
LUT:            128
FF:             144
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.094
CP achieved post-implemetation:    NA
No Sequential Path
