** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=10e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=15e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=28e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=28e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=1e-6 W=360e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=535e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=1e-6 W=199e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=535e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=6e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=579e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=1e-6 W=119e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=98e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=98e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=205e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=69e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=69e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 50 dB
** Power consumption: 11.4571 mW
** Area: 12384 (mu_m)^2
** Transit frequency: 105.758 MHz
** Transit frequency with error factor: 105.758 MHz
** Slew rate: 139.295 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 91 dB
** negPSRR: 159 dB
** posPSRR: 50 dB
** VoutMax: 4.25 V
** VoutMin: 0.490001 V
** VcmMax: 4.09001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 6.00901 muA
** NormalTransistorPmos: -305.556 muA
** DiodeTransistorPmos: -284.294 muA
** DiodeTransistorPmos: -284.294 muA
** NormalTransistorNmos: 568.588 muA
** NormalTransistorNmos: 568.587 muA
** NormalTransistorNmos: 284.295 muA
** NormalTransistorNmos: 284.295 muA
** NormalTransistorNmos: 700.585 muA
** NormalTransistorNmos: 700.584 muA
** NormalTransistorPmos: -700.584 muA
** NormalTransistorNmos: 700.585 muA
** NormalTransistorNmos: 700.584 muA
** NormalTransistorPmos: -700.584 muA
** DiodeTransistorNmos: 305.557 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -6.00999 muA


** Expected Voltages: 
** ibias: 0.647001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.898001  V
** inSourceStageBiasComplementarySecondStage: 0.695001  V
** inTransconductanceComplementarySecondStage: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outVoltageBiasXXpXX0: 3.85601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.255001  V
** sourceTransconductance: 1.88501  V
** innerStageBias: 0.290001  V
** inner: 0.341001  V


.END