#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eb5400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e92160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1edb630 .functor NOT 1, L_0x1eddfe0, C4<0>, C4<0>, C4<0>;
L_0x1eddd70 .functor XOR 5, L_0x1eddc30, L_0x1eddcd0, C4<00000>, C4<00000>;
L_0x1edded0 .functor XOR 5, L_0x1eddd70, L_0x1edde30, C4<00000>, C4<00000>;
v0x1eda9b0_0 .net *"_ivl_10", 4 0, L_0x1edde30;  1 drivers
v0x1edaab0_0 .net *"_ivl_12", 4 0, L_0x1edded0;  1 drivers
v0x1edab90_0 .net *"_ivl_2", 4 0, L_0x1eddb90;  1 drivers
v0x1edac50_0 .net *"_ivl_4", 4 0, L_0x1eddc30;  1 drivers
v0x1edad30_0 .net *"_ivl_6", 4 0, L_0x1eddcd0;  1 drivers
v0x1edae60_0 .net *"_ivl_8", 4 0, L_0x1eddd70;  1 drivers
v0x1edaf40_0 .var "clk", 0 0;
v0x1edafe0_0 .var/2u "stats1", 159 0;
v0x1edb0a0_0 .var/2u "strobe", 0 0;
v0x1edb1f0_0 .net "sum_dut", 4 0, L_0x1edd940;  1 drivers
v0x1edb2b0_0 .net "sum_ref", 4 0, L_0x1edb9d0;  1 drivers
v0x1edb350_0 .net "tb_match", 0 0, L_0x1eddfe0;  1 drivers
v0x1edb3f0_0 .net "tb_mismatch", 0 0, L_0x1edb630;  1 drivers
v0x1edb4b0_0 .net "x", 3 0, v0x1ed7020_0;  1 drivers
v0x1edb570_0 .net "y", 3 0, v0x1ed70e0_0;  1 drivers
L_0x1eddb90 .concat [ 5 0 0 0], L_0x1edb9d0;
L_0x1eddc30 .concat [ 5 0 0 0], L_0x1edb9d0;
L_0x1eddcd0 .concat [ 5 0 0 0], L_0x1edd940;
L_0x1edde30 .concat [ 5 0 0 0], L_0x1edb9d0;
L_0x1eddfe0 .cmp/eeq 5, L_0x1eddb90, L_0x1edded0;
S_0x1e9bb10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1e92160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e9eaf0_0 .net *"_ivl_0", 4 0, L_0x1edb6c0;  1 drivers
L_0x7f79617b9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e9c640_0 .net *"_ivl_3", 0 0, L_0x7f79617b9018;  1 drivers
v0x1ed6810_0 .net *"_ivl_4", 4 0, L_0x1edb850;  1 drivers
L_0x7f79617b9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ed68d0_0 .net *"_ivl_7", 0 0, L_0x7f79617b9060;  1 drivers
v0x1ed69b0_0 .net "sum", 4 0, L_0x1edb9d0;  alias, 1 drivers
v0x1ed6ae0_0 .net "x", 3 0, v0x1ed7020_0;  alias, 1 drivers
v0x1ed6bc0_0 .net "y", 3 0, v0x1ed70e0_0;  alias, 1 drivers
L_0x1edb6c0 .concat [ 4 1 0 0], v0x1ed7020_0, L_0x7f79617b9018;
L_0x1edb850 .concat [ 4 1 0 0], v0x1ed70e0_0, L_0x7f79617b9060;
L_0x1edb9d0 .arith/sum 5, L_0x1edb6c0, L_0x1edb850;
S_0x1ed6d20 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1e92160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1ed6f40_0 .net "clk", 0 0, v0x1edaf40_0;  1 drivers
v0x1ed7020_0 .var "x", 3 0;
v0x1ed70e0_0 .var "y", 3 0;
E_0x1ea5950/0 .event negedge, v0x1ed6f40_0;
E_0x1ea5950/1 .event posedge, v0x1ed6f40_0;
E_0x1ea5950 .event/or E_0x1ea5950/0, E_0x1ea5950/1;
S_0x1ed71c0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1e92160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x1eddad0 .functor BUFZ 1, L_0x1edd470, C4<0>, C4<0>, C4<0>;
v0x1eda000_0 .net *"_ivl_30", 0 0, L_0x1eddad0;  1 drivers
v0x1eda100_0 .net "c1", 0 0, L_0x1edbf30;  1 drivers
v0x1eda1c0_0 .net "c2", 0 0, L_0x1edc620;  1 drivers
v0x1eda2b0_0 .net "c3", 0 0, L_0x1edcd40;  1 drivers
v0x1eda3a0_0 .net "c4", 0 0, L_0x1edd470;  1 drivers
v0x1eda490_0 .net "sum", 4 0, L_0x1edd940;  alias, 1 drivers
v0x1eda530_0 .net "x", 3 0, v0x1ed7020_0;  alias, 1 drivers
v0x1eda620_0 .net "y", 3 0, v0x1ed70e0_0;  alias, 1 drivers
L_0x1edc080 .part v0x1ed7020_0, 0, 1;
L_0x1edc1b0 .part v0x1ed70e0_0, 0, 1;
L_0x1edc770 .part v0x1ed7020_0, 1, 1;
L_0x1edc8a0 .part v0x1ed70e0_0, 1, 1;
L_0x1edce90 .part v0x1ed7020_0, 2, 1;
L_0x1edcfc0 .part v0x1ed70e0_0, 2, 1;
L_0x1edd610 .part v0x1ed7020_0, 3, 1;
L_0x1edd740 .part v0x1ed70e0_0, 3, 1;
LS_0x1edd940_0_0 .concat8 [ 1 1 1 1], L_0x1edbb80, L_0x1edc350, L_0x1edca70, L_0x1edd1a0;
LS_0x1edd940_0_4 .concat8 [ 1 0 0 0], L_0x1eddad0;
L_0x1edd940 .concat8 [ 4 1 0 0], LS_0x1edd940_0_0, LS_0x1edd940_0_4;
S_0x1ed73a0 .scope module, "fa0" "full_adder" 4 10, 4 49 0, S_0x1ed71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1edba70 .functor XOR 1, L_0x1edc080, L_0x1edc1b0, C4<0>, C4<0>;
L_0x7f79617b90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1edbb80 .functor XOR 1, L_0x1edba70, L_0x7f79617b90a8, C4<0>, C4<0>;
L_0x1edbc40 .functor AND 1, L_0x1edc080, L_0x1edc1b0, C4<1>, C4<1>;
L_0x1edbd80 .functor XOR 1, L_0x1edc080, L_0x1edc1b0, C4<0>, C4<0>;
L_0x1edbe20 .functor AND 1, L_0x7f79617b90a8, L_0x1edbd80, C4<1>, C4<1>;
L_0x1edbf30 .functor OR 1, L_0x1edbc40, L_0x1edbe20, C4<0>, C4<0>;
v0x1ed7630_0 .net *"_ivl_0", 0 0, L_0x1edba70;  1 drivers
v0x1ed7730_0 .net *"_ivl_4", 0 0, L_0x1edbc40;  1 drivers
v0x1ed7810_0 .net *"_ivl_6", 0 0, L_0x1edbd80;  1 drivers
v0x1ed7900_0 .net *"_ivl_8", 0 0, L_0x1edbe20;  1 drivers
v0x1ed79e0_0 .net "a", 0 0, L_0x1edc080;  1 drivers
v0x1ed7af0_0 .net "b", 0 0, L_0x1edc1b0;  1 drivers
v0x1ed7bb0_0 .net "cin", 0 0, L_0x7f79617b90a8;  1 drivers
v0x1ed7c70_0 .net "cout", 0 0, L_0x1edbf30;  alias, 1 drivers
v0x1ed7d30_0 .net "sum", 0 0, L_0x1edbb80;  1 drivers
S_0x1ed7e90 .scope module, "fa1" "full_adder" 4 19, 4 49 0, S_0x1ed71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1edc2e0 .functor XOR 1, L_0x1edc770, L_0x1edc8a0, C4<0>, C4<0>;
L_0x1edc350 .functor XOR 1, L_0x1edc2e0, L_0x1edbf30, C4<0>, C4<0>;
L_0x1edc450 .functor AND 1, L_0x1edc770, L_0x1edc8a0, C4<1>, C4<1>;
L_0x1edc4c0 .functor XOR 1, L_0x1edc770, L_0x1edc8a0, C4<0>, C4<0>;
L_0x1edc560 .functor AND 1, L_0x1edbf30, L_0x1edc4c0, C4<1>, C4<1>;
L_0x1edc620 .functor OR 1, L_0x1edc450, L_0x1edc560, C4<0>, C4<0>;
v0x1ed80f0_0 .net *"_ivl_0", 0 0, L_0x1edc2e0;  1 drivers
v0x1ed81d0_0 .net *"_ivl_4", 0 0, L_0x1edc450;  1 drivers
v0x1ed82b0_0 .net *"_ivl_6", 0 0, L_0x1edc4c0;  1 drivers
v0x1ed83a0_0 .net *"_ivl_8", 0 0, L_0x1edc560;  1 drivers
v0x1ed8480_0 .net "a", 0 0, L_0x1edc770;  1 drivers
v0x1ed8590_0 .net "b", 0 0, L_0x1edc8a0;  1 drivers
v0x1ed8650_0 .net "cin", 0 0, L_0x1edbf30;  alias, 1 drivers
v0x1ed86f0_0 .net "cout", 0 0, L_0x1edc620;  alias, 1 drivers
v0x1ed8790_0 .net "sum", 0 0, L_0x1edc350;  1 drivers
S_0x1ed89b0 .scope module, "fa2" "full_adder" 4 28, 4 49 0, S_0x1ed71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1edca00 .functor XOR 1, L_0x1edce90, L_0x1edcfc0, C4<0>, C4<0>;
L_0x1edca70 .functor XOR 1, L_0x1edca00, L_0x1edc620, C4<0>, C4<0>;
L_0x1edcb70 .functor AND 1, L_0x1edce90, L_0x1edcfc0, C4<1>, C4<1>;
L_0x1edcbe0 .functor XOR 1, L_0x1edce90, L_0x1edcfc0, C4<0>, C4<0>;
L_0x1edcc80 .functor AND 1, L_0x1edc620, L_0x1edcbe0, C4<1>, C4<1>;
L_0x1edcd40 .functor OR 1, L_0x1edcb70, L_0x1edcc80, C4<0>, C4<0>;
v0x1ed8c20_0 .net *"_ivl_0", 0 0, L_0x1edca00;  1 drivers
v0x1ed8d00_0 .net *"_ivl_4", 0 0, L_0x1edcb70;  1 drivers
v0x1ed8de0_0 .net *"_ivl_6", 0 0, L_0x1edcbe0;  1 drivers
v0x1ed8ed0_0 .net *"_ivl_8", 0 0, L_0x1edcc80;  1 drivers
v0x1ed8fb0_0 .net "a", 0 0, L_0x1edce90;  1 drivers
v0x1ed90c0_0 .net "b", 0 0, L_0x1edcfc0;  1 drivers
v0x1ed9180_0 .net "cin", 0 0, L_0x1edc620;  alias, 1 drivers
v0x1ed9220_0 .net "cout", 0 0, L_0x1edcd40;  alias, 1 drivers
v0x1ed92c0_0 .net "sum", 0 0, L_0x1edca70;  1 drivers
S_0x1ed94e0 .scope module, "fa3" "full_adder" 4 37, 4 49 0, S_0x1ed71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1edd130 .functor XOR 1, L_0x1edd610, L_0x1edd740, C4<0>, C4<0>;
L_0x1edd1a0 .functor XOR 1, L_0x1edd130, L_0x1edcd40, C4<0>, C4<0>;
L_0x1edd2a0 .functor AND 1, L_0x1edd610, L_0x1edd740, C4<1>, C4<1>;
L_0x1edd310 .functor XOR 1, L_0x1edd610, L_0x1edd740, C4<0>, C4<0>;
L_0x1edd3b0 .functor AND 1, L_0x1edcd40, L_0x1edd310, C4<1>, C4<1>;
L_0x1edd470 .functor OR 1, L_0x1edd2a0, L_0x1edd3b0, C4<0>, C4<0>;
v0x1ed9720_0 .net *"_ivl_0", 0 0, L_0x1edd130;  1 drivers
v0x1ed9820_0 .net *"_ivl_4", 0 0, L_0x1edd2a0;  1 drivers
v0x1ed9900_0 .net *"_ivl_6", 0 0, L_0x1edd310;  1 drivers
v0x1ed99f0_0 .net *"_ivl_8", 0 0, L_0x1edd3b0;  1 drivers
v0x1ed9ad0_0 .net "a", 0 0, L_0x1edd610;  1 drivers
v0x1ed9be0_0 .net "b", 0 0, L_0x1edd740;  1 drivers
v0x1ed9ca0_0 .net "cin", 0 0, L_0x1edcd40;  alias, 1 drivers
v0x1ed9d40_0 .net "cout", 0 0, L_0x1edd470;  alias, 1 drivers
v0x1ed9de0_0 .net "sum", 0 0, L_0x1edd1a0;  1 drivers
S_0x1eda7b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1e92160;
 .timescale -12 -12;
E_0x1ea5e00 .event anyedge, v0x1edb0a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1edb0a0_0;
    %nor/r;
    %assign/vec4 v0x1edb0a0_0, 0;
    %wait E_0x1ea5e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ed6d20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ea5950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1ed70e0_0, 0;
    %assign/vec4 v0x1ed7020_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e92160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edb0a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1e92160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1edaf40_0;
    %inv;
    %store/vec4 v0x1edaf40_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1e92160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ed6f40_0, v0x1edb3f0_0, v0x1edb4b0_0, v0x1edb570_0, v0x1edb2b0_0, v0x1edb1f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e92160;
T_5 ;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1e92160;
T_6 ;
    %wait E_0x1ea5950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1edafe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edafe0_0, 4, 32;
    %load/vec4 v0x1edb350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edafe0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1edafe0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edafe0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1edb2b0_0;
    %load/vec4 v0x1edb2b0_0;
    %load/vec4 v0x1edb1f0_0;
    %xor;
    %load/vec4 v0x1edb2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edafe0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1edafe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edafe0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/m2014_q4j/iter0/response17/top_module.sv";
