  **** HLS Build v2025.2 6295257
Sourcing Tcl script 'c:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_dense 
WARNING: [HLS 200-2182] The 'proj_dense' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening and resetting solution 'C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense'.
INFO: [HLS 200-1510] Running: set_top dense_int8 
INFO: [HLS 200-1510] Running: add_files dense_int8.cpp 
INFO: [HLS 200-10] Adding design file 'dense_int8.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weights.h 
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_dense.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_dense.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image.h 
INFO: [HLS 200-10] Adding test bench file 'test_image.h' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb_dense.cpp in debug mode
   Compiling ../../../../dense_int8.cpp in debug mode
   Generating csim.exe
--------------------------------
HLS PREDICTION: 2 (Score: 230127)
EXPECTED:       2
--------------------------------
[INFO] Rezultatul a fost scris cu succes in: C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/hls_result.txt
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.562 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.316 seconds; current allocated memory: 146.492 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'dense_int8.cpp' ... 
