
*** Running vivado
    with args -log design_1_Dense_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Dense_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_Dense_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/resize_ip_test2/resize2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/int2fp/int2fp/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Learning_Software/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_Dense_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37548
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [E:/Learning_Software/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2430.656 ; gain = 319.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Dense_0_0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_Dense_0_0/synth/design_1_Dense_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Dense' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_mask_table_ROM_AUTO_1R' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mask_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './Dense_mask_table_ROM_AUTO_1R.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mask_table_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dense_mask_table_ROM_AUTO_1R' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mask_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_and_Compute' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb.v:7]
INFO: [Synth 8-3876] $readmem data file './Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud.v:7]
INFO: [Synth 8-3876] $readmem data file './Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud.v:7]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_Input' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_Input.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_Input' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_Input.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_Load_Weight' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_Weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_mul_32s_32s_63_2_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_32s_32s_63_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Dense_mul_32s_32s_63_2_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_32s_32s_63_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Dense_mul_3ns_32s_35_2_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_3ns_32s_35_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Dense_mul_3ns_32s_35_2_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_3ns_32s_35_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_Weight' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_Weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_Compute' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_mul_mul_16s_16s_32_4_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Dense_mul_mul_16s_16s_32_4_1_DSP48_0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Dense_mul_mul_16s_16s_32_4_1_DSP48_0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Dense_mul_mul_16s_16s_32_4_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Compute' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Load_and_Compute' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_Write_Output' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Write_Output.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Write_Output' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Write_Output.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dense_control_s_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_control_s_axi.v:284]
INFO: [Synth 8-6155] done synthesizing module 'Dense_control_s_axi' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_store' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_mem' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_mem' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_store' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_load' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_mem__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_mem__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_load' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_write' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_reg_slice' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_reg_slice' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_throttle' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized8' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized8' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_throttle' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_write' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_read' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_reg_slice__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_fifo__parameterized9' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_B1_m_axi_srl__parameterized7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_srl__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_fifo__parameterized9' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi_read' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Dense_B1_m_axi' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_B1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_store' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_mem' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_mem' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_store' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_load' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_mem__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_mem__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_load' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_write' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_reg_slice' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_reg_slice' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_throttle' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized8' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized8' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_throttle' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_write' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_read' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_reg_slice__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_fifo__parameterized9' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_IN1_m_axi_srl__parameterized7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_srl__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_fifo__parameterized9' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi_read' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Dense_IN1_m_axi' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_IN1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_store' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_srl' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_srl__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_mem' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_mem' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_srl__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_srl__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_store' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_load' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_srl__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_mem__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_mem__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_load' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_write' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_reg_slice' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_reg_slice' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_reg_slice__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_srl__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Dense_OUT1_m_axi_fifo__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2686]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_OUT1_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W1_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W2_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W2_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W2_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W3_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W3_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W3_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W4_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W4_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_W4_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_control_s_axi.v:402]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2869.387 ; gain = 758.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2885.730 ; gain = 774.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2885.730 ; gain = 774.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_Dense_0_0/constraints/Dense_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_Dense_0_0/constraints/Dense_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_Dense_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_Dense_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3051.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDE => FDRE: 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3051.465 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 3051.465 ; gain = 940.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index_i_cast_reg_523_reg' and it is trimmed from '6' to '5' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute.v:1458]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index_i4_cast_reg_543_reg' and it is trimmed from '6' to '5' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_and_Compute.v:1452]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Dense_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Dense_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_B1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_B1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_B1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_B1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_IN1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_IN1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_IN1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_IN1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_OUT1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_OUT1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_OUT1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_OUT1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dense_W4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Dense_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Dense_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_B1_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_B1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_B1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_B1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_B1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_IN1_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_IN1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_IN1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_IN1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_IN1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_OUT1_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_OUT1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_OUT1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_OUT1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_OUT1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_W1_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_W2_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_W3_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "Dense_W4_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dense_W4_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 3051.465 ; gain = 940.195
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U24' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U32'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U24' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U64'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U25' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U33'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U25' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U65'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U27' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U43'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U28' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U52'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U29' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U53'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U31' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U55'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U35' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U75'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U36' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U84'
INFO: [Synth 8-223] decloning instance 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U37' (Dense_mul_mul_16s_16s_32_4_1) to 'inst/grp_Load_and_Compute_fu_320/grp_Compute_fu_318/mul_mul_16s_16s_32_4_1_U85'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_6_max_dsp_1_U114/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_6_max_dsp_1_U114/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_6_max_dsp_1_U114/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_6_max_dsp_1_U114/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/sitofp_32ns_32_7_no_dsp_1_U115/Dense_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7082] The signal output_buffer1_V_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buffer1_V_U/ram_reg"
INFO: [Synth 8-7082] The signal output_buffer0_V_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buffer0_V_U/ram_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "W3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "W3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Dense_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Dense_control_s_axi.
INFO: [Synth 8-3886] merging instance 'W1_addr_reg_5055_reg[62]' (FDE) to 'W1_addr_reg_5055_reg[63]'
INFO: [Synth 8-3886] merging instance 'W2_addr_reg_5061_reg[62]' (FDE) to 'W2_addr_reg_5061_reg[63]'
INFO: [Synth 8-3886] merging instance 'W3_addr_reg_5067_reg[62]' (FDE) to 'W3_addr_reg_5067_reg[63]'
INFO: [Synth 8-4471] merging register 'tmp_193_reg_5079_reg[9:7]' into 'shl_ln63_1_reg_5073_reg[4:2]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_Load_Weight.v:2083]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_32s_32s_63_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7e55/hdl/verilog/Dense_mul_3ns_32s_35_2_1.v:24]
DSP Report: Generating DSP mul_32s_32s_63_2_1_U6/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_63_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_63_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_63_2_1_U6/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_63_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_63_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_63_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_63_2_1_U6/dout_reg.
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[62]' (FDE) to 'sext_ln61_1_reg_4965_reg[31]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[61]' (FDE) to 'sext_ln61_1_reg_4965_reg[31]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[60]' (FDE) to 'sext_ln61_1_reg_4965_reg[31]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[31]' (FDE) to 'sext_ln61_1_reg_4965_reg[32]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[32]' (FDE) to 'sext_ln61_1_reg_4965_reg[33]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[33]' (FDE) to 'sext_ln61_1_reg_4965_reg[34]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[34]' (FDE) to 'sext_ln61_1_reg_4965_reg[35]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[35]' (FDE) to 'sext_ln61_1_reg_4965_reg[36]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[36]' (FDE) to 'sext_ln61_1_reg_4965_reg[37]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[37]' (FDE) to 'sext_ln61_1_reg_4965_reg[38]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[38]' (FDE) to 'sext_ln61_1_reg_4965_reg[39]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[39]' (FDE) to 'sext_ln61_1_reg_4965_reg[40]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[40]' (FDE) to 'sext_ln61_1_reg_4965_reg[41]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[41]' (FDE) to 'sext_ln61_1_reg_4965_reg[42]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[42]' (FDE) to 'sext_ln61_1_reg_4965_reg[43]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[43]' (FDE) to 'sext_ln61_1_reg_4965_reg[44]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[44]' (FDE) to 'sext_ln61_1_reg_4965_reg[45]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[45]' (FDE) to 'sext_ln61_1_reg_4965_reg[46]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[46]' (FDE) to 'sext_ln61_1_reg_4965_reg[47]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[47]' (FDE) to 'sext_ln61_1_reg_4965_reg[48]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[48]' (FDE) to 'sext_ln61_1_reg_4965_reg[49]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[49]' (FDE) to 'sext_ln61_1_reg_4965_reg[50]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[50]' (FDE) to 'sext_ln61_1_reg_4965_reg[51]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[51]' (FDE) to 'sext_ln61_1_reg_4965_reg[52]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[52]' (FDE) to 'sext_ln61_1_reg_4965_reg[53]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[53]' (FDE) to 'sext_ln61_1_reg_4965_reg[54]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[54]' (FDE) to 'sext_ln61_1_reg_4965_reg[55]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[55]' (FDE) to 'sext_ln61_1_reg_4965_reg[56]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[56]' (FDE) to 'sext_ln61_1_reg_4965_reg[57]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[57]' (FDE) to 'sext_ln61_1_reg_4965_reg[58]'
INFO: [Synth 8-3886] merging instance 'sext_ln61_1_reg_4965_reg[58]' (FDE) to 'sext_ln61_1_reg_4965_reg[59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_193_reg_5079_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_193_reg_5079_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_193_reg_5079_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_193_reg_5079_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_193_reg_5079_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln63_1_reg_5073_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_193_reg_5079_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_129_reg_5158_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_161_reg_5193_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln63_1_reg_5073_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_193_reg_5079_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_128_reg_5114_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_129_reg_5158_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_161_reg_5193_reg[6] )
INFO: [Synth 8-3886] merging instance 'W4_addr_reg_5049_reg[62]' (FDE) to 'W4_addr_reg_5049_reg[63]'
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U22/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U23/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_721_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_725_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U24/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_729_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_733_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U25/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_4_reg_20207_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_4_reg_20212_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U26/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_737_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_741_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U27/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_745_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_749_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U28/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_753_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_757_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U29/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_8_reg_20257_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_8_reg_20262_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U30/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_761_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_765_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U31/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_12_reg_20267_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_12_reg_20272_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U34/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_769_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_773_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U35/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_777_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_781_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U36/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_785_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_789_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U37/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_16_reg_20317_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_16_reg_20322_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U38/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_17_reg_20327_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_17_reg_20332_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U39/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_18_reg_20337_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_18_reg_20342_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U40/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_19_reg_20347_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_19_reg_20352_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U41/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_20_reg_20357_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_20_reg_20362_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U42/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_22_reg_20367_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_22_reg_20372_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U44/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_23_reg_20377_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_23_reg_20382_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U45/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_24_reg_20457_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_24_reg_20462_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U46/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_25_reg_20467_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_25_reg_20472_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U47/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_26_reg_20477_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_26_reg_20482_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U48/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_27_reg_20487_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_27_reg_20492_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U49/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_28_reg_20497_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_28_reg_20502_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U50/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_29_reg_20507_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_29_reg_20512_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U51/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_32_reg_20593_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_32_reg_20598_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U54/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_34_reg_20603_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_34_reg_20608_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U56/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_35_reg_20613_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_35_reg_20618_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U57/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_36_reg_20623_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_36_reg_20628_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U58/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_37_reg_20633_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_37_reg_20638_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U59/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_38_reg_20643_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_38_reg_20648_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U60/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_39_reg_20653_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_39_reg_20658_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U61/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_40_reg_20739_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_40_reg_20744_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U62/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_41_reg_20749_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_41_reg_20754_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U63/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_44_reg_20759_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_44_reg_20764_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U66/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_45_reg_20769_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_45_reg_20774_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U67/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_46_reg_20779_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_46_reg_20784_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U68/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_47_reg_20789_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_47_reg_20794_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U69/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_48_reg_20875_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_48_reg_20880_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U70/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_49_reg_20885_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_49_reg_20890_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U71/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_50_reg_20895_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_50_reg_20900_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U72/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_51_reg_20905_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_51_reg_20910_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U73/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_52_reg_20915_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_52_reg_20920_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U74/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_54_reg_20925_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_54_reg_20930_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U76/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_55_reg_20935_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_55_reg_20940_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U77/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_56_reg_21021_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_56_reg_21026_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U78/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_57_reg_21031_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_57_reg_21036_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U79/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_58_reg_21041_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_58_reg_21046_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U80/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_59_reg_21051_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_59_reg_21056_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U81/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_60_reg_21061_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_60_reg_21066_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U82/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register di_V_61_reg_21071_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register wi_V_61_reg_21076_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U83/Dense_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[7] driven by constant 1
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLEN[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design Dense_Load_and_Compute__GC0 has port m_axi_IN1_ARUSER[0] driven by constant 0
INFO: [Synth 8-7082] The signal bias_buffer_V_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "Dense_Load_and_Compute__GC0/bias_buffer_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Dense_Load_and_Compute__GC0/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Dense_Load_and_Compute__GC0/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Dense_Load_and_Compute__GC0/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Dense_Load_and_Compute__GC0/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "OUT1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OUT1_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B1_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B1_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (W4_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (W4_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[0]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[1]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[2]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[3]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[0]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[1]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[2]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[3]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[4]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[5]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[6]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[7]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[8]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[9]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[10]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[11]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[12]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[13]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[14]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[15] )
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[17]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[18]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[19]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[20]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[21]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[22]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[23]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[24]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[25]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[26]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[27]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[28]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[28]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[29]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[29]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[30]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[30]' (FDRE) to 'B1_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'B1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'B1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'B1_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'B1_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'OUT1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'OUT1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'OUT1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'OUT1_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'OUT1_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'OUT1_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[0]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[1]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[2]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.strb_buf_reg[3]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[0]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[1]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[2]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[3]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[4]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[5]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[6]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[7]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[8]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[9]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[10]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[11]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[12]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[13]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[14]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[15] )
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[16]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[17]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[18]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[19]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[20]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[21]' (FDRE) to 'W4_m_axi_U/store_unit/bus_wide_gen.data_buf_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\load_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\load_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_read/rs_rreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_read/rs_rreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_read/rs_rreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\load_unit/fifo_rreq/empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (W4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUT1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W4_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_OUT1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_OUT1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_B1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_B1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_B1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_B1_m_axi.
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_IN1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_IN1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_IN1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_IN1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Dense_W2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Dense_W2_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:32 . Memory (MB): peak = 3051.465 ; gain = 940.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 3237.555 ; gain = 1126.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 3586.090 ; gain = 1474.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_2_1/OUT1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_1/IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_1/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/output_buffer1_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/output_buffer0_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/bias_buffer_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_0/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:36 ; elapsed = 00:05:18 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/grp_Load_and_Compute_fu_320/grp_Load_Weight_fu_295/ap_enable_reg_pp0_iter0_reg_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/grp_Load_and_Compute_fu_320/grp_Load_Weight_fu_295/ap_enable_reg_pp0_iter0_reg_reg_fret

INFO: [Synth 8-7052] The timing for the instance inst/W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/output_buffer1_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/output_buffer0_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/bias_buffer_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_Load_and_Compute_fu_320/Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OUT1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:52 ; elapsed = 00:05:34 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:52 ; elapsed = 00:05:34 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:56 ; elapsed = 00:05:39 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:39 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:57 ; elapsed = 00:05:40 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:40 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                      | ((A*B)')'            | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0      | (PCIN>>17+(A'*B')')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1      | PCIN+A:B+C'          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Dense_mul_mul_16s_16s_32_4_1_DSP48_0 | ((A'*B')')'          | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Dense_mul_mul_16s_16s_32_4_1_DSP48_0 | ((A'*B')')'          | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Compute                        | ((A''*B'')')'        | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Dense_Load_Weight__GB1               | A*B''                | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Dense_Load_Weight__GB1               | (PCIN>>17+A''*B)'    | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Dense_Load_Weight__GB1               | A''*B                | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Dense_Load_Weight__GB1               | (PCIN>>17+A''*B)'    | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   788|
|2     |DSP48E1         |     3|
|3     |DSP_ALU         |    57|
|5     |DSP_A_B_DATA    |    57|
|9     |DSP_C_DATA      |    57|
|10    |DSP_MULTIPLIER  |    57|
|11    |DSP_M_DATA      |    57|
|13    |DSP_OUTPUT      |    57|
|15    |DSP_PREADD      |    57|
|16    |DSP_PREADD_DATA |    57|
|17    |LUT1            |   403|
|18    |LUT2            |  1718|
|19    |LUT3            |  4124|
|20    |LUT4            |  3096|
|21    |LUT5            |  1415|
|22    |LUT6            |  4499|
|23    |MUXCY           |    89|
|24    |MUXF7           |     3|
|25    |RAMB18E2        |    10|
|27    |RAMB36E2        |     8|
|29    |SRL16E          |   672|
|30    |SRLC32E         |   122|
|31    |XORCY           |    65|
|32    |FDE             |    17|
|33    |FDRE            | 12922|
|34    |FDSE            |   488|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:40 . Memory (MB): peak = 3601.051 ; gain = 1489.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:08 ; elapsed = 00:05:21 . Memory (MB): peak = 3601.051 ; gain = 1324.047
Synthesis Optimization Complete : Time (s): cpu = 00:04:58 ; elapsed = 00:05:43 . Memory (MB): peak = 3601.051 ; gain = 1489.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.655 . Memory (MB): peak = 3601.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3623.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  (CARRY4) => CARRY8: 14 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 57 instances
  FDE => FDRE: 17 instances

Synth Design complete, checksum: a5912d15
INFO: [Common 17-83] Releasing license: Synthesis
623 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:14 ; elapsed = 00:06:10 . Memory (MB): peak = 3623.336 ; gain = 1847.156
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_Dense_0_0_synth_1/design_1_Dense_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Dense_0_0, cache-ID = afe18d29aa1dcec3
INFO: [Coretcl 2-1174] Renamed 339 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_Dense_0_0_synth_1/design_1_Dense_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Dense_0_0_utilization_synth.rpt -pb design_1_Dense_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 12:26:10 2024...
