
SPI_1_2_3_with_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006034  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080062cc  080062cc  000162cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080062e4  080062e4  000162e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080062e8  080062e8  000162e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080062ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002a8  24000010  080062fc  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240002b8  080062fc  000202b8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c9fa  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002000  00000000  00000000  0002ca7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000009e8  00000000  00000000  0002ea80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000764  00000000  00000000  0002f468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000365ca  00000000  00000000  0002fbcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f9c7  00000000  00000000  00066196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00156523  00000000  00000000  00075b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000026c4  00000000  00000000  001cc080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000074  00000000  00000000  001ce744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080062b4 	.word	0x080062b4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080062b4 	.word	0x080062b4

080002d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002de:	4b11      	ldr	r3, [pc, #68]	; (8000324 <MX_DMA_Init+0x4c>)
 80002e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80002e4:	4a0f      	ldr	r2, [pc, #60]	; (8000324 <MX_DMA_Init+0x4c>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <MX_DMA_Init+0x4c>)
 80002f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80002f4:	f003 0301 	and.w	r3, r3, #1
 80002f8:	607b      	str	r3, [r7, #4]
 80002fa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80002fc:	2200      	movs	r2, #0
 80002fe:	2100      	movs	r1, #0
 8000300:	200b      	movs	r0, #11
 8000302:	f000 ff00 	bl	8001106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000306:	200b      	movs	r0, #11
 8000308:	f000 ff17 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800030c:	2200      	movs	r2, #0
 800030e:	2100      	movs	r1, #0
 8000310:	200c      	movs	r0, #12
 8000312:	f000 fef8 	bl	8001106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000316:	200c      	movs	r0, #12
 8000318:	f000 ff0f 	bl	800113a <HAL_NVIC_EnableIRQ>

}
 800031c:	bf00      	nop
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	58024400 	.word	0x58024400

08000328 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b08a      	sub	sp, #40	; 0x28
 800032c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032e:	f107 0314 	add.w	r3, r7, #20
 8000332:	2200      	movs	r2, #0
 8000334:	601a      	str	r2, [r3, #0]
 8000336:	605a      	str	r2, [r3, #4]
 8000338:	609a      	str	r2, [r3, #8]
 800033a:	60da      	str	r2, [r3, #12]
 800033c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800033e:	4b47      	ldr	r3, [pc, #284]	; (800045c <MX_GPIO_Init+0x134>)
 8000340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000344:	4a45      	ldr	r2, [pc, #276]	; (800045c <MX_GPIO_Init+0x134>)
 8000346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800034a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800034e:	4b43      	ldr	r3, [pc, #268]	; (800045c <MX_GPIO_Init+0x134>)
 8000350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000358:	613b      	str	r3, [r7, #16]
 800035a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800035c:	4b3f      	ldr	r3, [pc, #252]	; (800045c <MX_GPIO_Init+0x134>)
 800035e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000362:	4a3e      	ldr	r2, [pc, #248]	; (800045c <MX_GPIO_Init+0x134>)
 8000364:	f043 0304 	orr.w	r3, r3, #4
 8000368:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800036c:	4b3b      	ldr	r3, [pc, #236]	; (800045c <MX_GPIO_Init+0x134>)
 800036e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000372:	f003 0304 	and.w	r3, r3, #4
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037a:	4b38      	ldr	r3, [pc, #224]	; (800045c <MX_GPIO_Init+0x134>)
 800037c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000380:	4a36      	ldr	r2, [pc, #216]	; (800045c <MX_GPIO_Init+0x134>)
 8000382:	f043 0301 	orr.w	r3, r3, #1
 8000386:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800038a:	4b34      	ldr	r3, [pc, #208]	; (800045c <MX_GPIO_Init+0x134>)
 800038c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000390:	f003 0301 	and.w	r3, r3, #1
 8000394:	60bb      	str	r3, [r7, #8]
 8000396:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000398:	4b30      	ldr	r3, [pc, #192]	; (800045c <MX_GPIO_Init+0x134>)
 800039a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800039e:	4a2f      	ldr	r2, [pc, #188]	; (800045c <MX_GPIO_Init+0x134>)
 80003a0:	f043 0302 	orr.w	r3, r3, #2
 80003a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003a8:	4b2c      	ldr	r3, [pc, #176]	; (800045c <MX_GPIO_Init+0x134>)
 80003aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ae:	f003 0302 	and.w	r3, r3, #2
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80003b6:	4b29      	ldr	r3, [pc, #164]	; (800045c <MX_GPIO_Init+0x134>)
 80003b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003bc:	4a27      	ldr	r2, [pc, #156]	; (800045c <MX_GPIO_Init+0x134>)
 80003be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003c6:	4b25      	ldr	r3, [pc, #148]	; (800045c <MX_GPIO_Init+0x134>)
 80003c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003d0:	603b      	str	r3, [r7, #0]
 80003d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80003d4:	2201      	movs	r2, #1
 80003d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003da:	4821      	ldr	r0, [pc, #132]	; (8000460 <MX_GPIO_Init+0x138>)
 80003dc:	f002 fff8 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80003e0:	2201      	movs	r2, #1
 80003e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003e6:	481f      	ldr	r0, [pc, #124]	; (8000464 <MX_GPIO_Init+0x13c>)
 80003e8:	f002 fff2 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80003ec:	2201      	movs	r2, #1
 80003ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003f2:	481d      	ldr	r0, [pc, #116]	; (8000468 <MX_GPIO_Init+0x140>)
 80003f4:	f002 ffec 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80003f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fe:	2301      	movs	r3, #1
 8000400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000402:	2300      	movs	r3, #0
 8000404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000406:	2302      	movs	r3, #2
 8000408:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800040a:	f107 0314 	add.w	r3, r7, #20
 800040e:	4619      	mov	r1, r3
 8000410:	4813      	ldr	r0, [pc, #76]	; (8000460 <MX_GPIO_Init+0x138>)
 8000412:	f002 fe2d 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000416:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041c:	2301      	movs	r3, #1
 800041e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000420:	2300      	movs	r3, #0
 8000422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000424:	2302      	movs	r3, #2
 8000426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000428:	f107 0314 	add.w	r3, r7, #20
 800042c:	4619      	mov	r1, r3
 800042e:	480d      	ldr	r0, [pc, #52]	; (8000464 <MX_GPIO_Init+0x13c>)
 8000430:	f002 fe1e 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043a:	2301      	movs	r3, #1
 800043c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043e:	2300      	movs	r3, #0
 8000440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000442:	2302      	movs	r3, #2
 8000444:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000446:	f107 0314 	add.w	r3, r7, #20
 800044a:	4619      	mov	r1, r3
 800044c:	4806      	ldr	r0, [pc, #24]	; (8000468 <MX_GPIO_Init+0x140>)
 800044e:	f002 fe0f 	bl	8003070 <HAL_GPIO_Init>

}
 8000452:	bf00      	nop
 8000454:	3728      	adds	r7, #40	; 0x28
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	58024400 	.word	0x58024400
 8000460:	58020400 	.word	0x58020400
 8000464:	58020000 	.word	0x58020000
 8000468:	58021800 	.word	0x58021800

0800046c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000470:	f000 f88a 	bl	8000588 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000474:	f000 fcce 	bl	8000e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000478:	f000 f80c 	bl	8000494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047c:	f7ff ff54 	bl	8000328 <MX_GPIO_Init>
  MX_DMA_Init();
 8000480:	f7ff ff2a 	bl	80002d8 <MX_DMA_Init>
  MX_SPI1_Init();
 8000484:	f000 f8b2 	bl	80005ec <MX_SPI1_Init>
  MX_SPI2_Init();
 8000488:	f000 f908 	bl	800069c <MX_SPI2_Init>
  MX_SPI3_Init();
 800048c:	f000 f95e 	bl	800074c <MX_SPI3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000490:	e7fe      	b.n	8000490 <main+0x24>
	...

08000494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b09c      	sub	sp, #112	; 0x70
 8000498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800049a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800049e:	224c      	movs	r2, #76	; 0x4c
 80004a0:	2100      	movs	r1, #0
 80004a2:	4618      	mov	r0, r3
 80004a4:	f005 fed9 	bl	800625a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	2220      	movs	r2, #32
 80004ac:	2100      	movs	r1, #0
 80004ae:	4618      	mov	r0, r3
 80004b0:	f005 fed3 	bl	800625a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80004b4:	2002      	movs	r0, #2
 80004b6:	f002 ffa5 	bl	8003404 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80004ba:	2300      	movs	r3, #0
 80004bc:	603b      	str	r3, [r7, #0]
 80004be:	4b30      	ldr	r3, [pc, #192]	; (8000580 <SystemClock_Config+0xec>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	4a2f      	ldr	r2, [pc, #188]	; (8000580 <SystemClock_Config+0xec>)
 80004c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004c8:	6193      	str	r3, [r2, #24]
 80004ca:	4b2d      	ldr	r3, [pc, #180]	; (8000580 <SystemClock_Config+0xec>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004d2:	603b      	str	r3, [r7, #0]
 80004d4:	4b2b      	ldr	r3, [pc, #172]	; (8000584 <SystemClock_Config+0xf0>)
 80004d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004d8:	4a2a      	ldr	r2, [pc, #168]	; (8000584 <SystemClock_Config+0xf0>)
 80004da:	f043 0301 	orr.w	r3, r3, #1
 80004de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80004e0:	4b28      	ldr	r3, [pc, #160]	; (8000584 <SystemClock_Config+0xf0>)
 80004e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004e4:	f003 0301 	and.w	r3, r3, #1
 80004e8:	603b      	str	r3, [r7, #0]
 80004ea:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004ec:	bf00      	nop
 80004ee:	4b24      	ldr	r3, [pc, #144]	; (8000580 <SystemClock_Config+0xec>)
 80004f0:	699b      	ldr	r3, [r3, #24]
 80004f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80004f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004fa:	d1f8      	bne.n	80004ee <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004fc:	2301      	movs	r3, #1
 80004fe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000504:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000506:	2302      	movs	r3, #2
 8000508:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800050a:	2302      	movs	r3, #2
 800050c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800050e:	2301      	movs	r3, #1
 8000510:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000512:	2378      	movs	r3, #120	; 0x78
 8000514:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800051a:	2305      	movs	r3, #5
 800051c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800051e:	2302      	movs	r3, #2
 8000520:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000522:	230c      	movs	r3, #12
 8000524:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000526:	2300      	movs	r3, #0
 8000528:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800052e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000532:	4618      	mov	r0, r3
 8000534:	f002 ffa0 	bl	8003478 <HAL_RCC_OscConfig>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800053e:	f000 f84f 	bl	80005e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000542:	233f      	movs	r3, #63	; 0x3f
 8000544:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000546:	2303      	movs	r3, #3
 8000548:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800054a:	2300      	movs	r3, #0
 800054c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800054e:	2308      	movs	r3, #8
 8000550:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000552:	2340      	movs	r3, #64	; 0x40
 8000554:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000556:	2340      	movs	r3, #64	; 0x40
 8000558:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800055a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800055e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000560:	2340      	movs	r3, #64	; 0x40
 8000562:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2104      	movs	r1, #4
 8000568:	4618      	mov	r0, r3
 800056a:	f003 fbdf 	bl	8003d2c <HAL_RCC_ClockConfig>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000574:	f000 f834 	bl	80005e0 <Error_Handler>
  }
}
 8000578:	bf00      	nop
 800057a:	3770      	adds	r7, #112	; 0x70
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	58024800 	.word	0x58024800
 8000584:	58000400 	.word	0x58000400

08000588 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800058e:	463b      	mov	r3, r7
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800059a:	f000 fde9 	bl	8001170 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800059e:	2301      	movs	r3, #1
 80005a0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80005aa:	231f      	movs	r3, #31
 80005ac:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80005ae:	2387      	movs	r3, #135	; 0x87
 80005b0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80005b6:	2300      	movs	r3, #0
 80005b8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80005ba:	2301      	movs	r3, #1
 80005bc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80005be:	2301      	movs	r3, #1
 80005c0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80005c2:	2300      	movs	r3, #0
 80005c4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80005c6:	2300      	movs	r3, #0
 80005c8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005ca:	463b      	mov	r3, r7
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 fe07 	bl	80011e0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005d2:	2004      	movs	r0, #4
 80005d4:	f000 fde4 	bl	80011a0 <HAL_MPU_Enable>

}
 80005d8:	bf00      	nop
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <Error_Handler+0x8>
	...

080005ec <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80005f0:	4b28      	ldr	r3, [pc, #160]	; (8000694 <MX_SPI1_Init+0xa8>)
 80005f2:	4a29      	ldr	r2, [pc, #164]	; (8000698 <MX_SPI1_Init+0xac>)
 80005f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005f6:	4b27      	ldr	r3, [pc, #156]	; (8000694 <MX_SPI1_Init+0xa8>)
 80005f8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80005fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005fe:	4b25      	ldr	r3, [pc, #148]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000604:	4b23      	ldr	r3, [pc, #140]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000606:	2207      	movs	r2, #7
 8000608:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800060a:	4b22      	ldr	r3, [pc, #136]	; (8000694 <MX_SPI1_Init+0xa8>)
 800060c:	2200      	movs	r2, #0
 800060e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000610:	4b20      	ldr	r3, [pc, #128]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000612:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000616:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000618:	4b1e      	ldr	r3, [pc, #120]	; (8000694 <MX_SPI1_Init+0xa8>)
 800061a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800061e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000620:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000622:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000626:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000628:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <MX_SPI1_Init+0xa8>)
 800062a:	2200      	movs	r2, #0
 800062c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800062e:	4b19      	ldr	r3, [pc, #100]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000630:	2200      	movs	r2, #0
 8000632:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000634:	4b17      	ldr	r3, [pc, #92]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000636:	2200      	movs	r2, #0
 8000638:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800063a:	4b16      	ldr	r3, [pc, #88]	; (8000694 <MX_SPI1_Init+0xa8>)
 800063c:	2200      	movs	r2, #0
 800063e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000642:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000646:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000648:	4b12      	ldr	r3, [pc, #72]	; (8000694 <MX_SPI1_Init+0xa8>)
 800064a:	2200      	movs	r2, #0
 800064c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800064e:	4b11      	ldr	r3, [pc, #68]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000650:	2200      	movs	r2, #0
 8000652:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000654:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000656:	2200      	movs	r2, #0
 8000658:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <MX_SPI1_Init+0xa8>)
 800065c:	2200      	movs	r2, #0
 800065e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000662:	2200      	movs	r2, #0
 8000664:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000666:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000668:	2200      	movs	r2, #0
 800066a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <MX_SPI1_Init+0xa8>)
 800066e:	2200      	movs	r2, #0
 8000670:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000672:	4b08      	ldr	r3, [pc, #32]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000674:	2200      	movs	r2, #0
 8000676:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_SPI1_Init+0xa8>)
 800067a:	2200      	movs	r2, #0
 800067c:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <MX_SPI1_Init+0xa8>)
 8000680:	f005 f9f2 	bl	8005a68 <HAL_SPI_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 800068a:	f7ff ffa9 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	2400002c 	.word	0x2400002c
 8000698:	40013000 	.word	0x40013000

0800069c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006a2:	4a29      	ldr	r2, [pc, #164]	; (8000748 <MX_SPI2_Init+0xac>)
 80006a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80006a6:	4b27      	ldr	r3, [pc, #156]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80006ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80006ae:	4b25      	ldr	r3, [pc, #148]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80006b4:	4b23      	ldr	r3, [pc, #140]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006b6:	220f      	movs	r2, #15
 80006b8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80006ba:	4b22      	ldr	r3, [pc, #136]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80006c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80006c2:	4b20      	ldr	r3, [pc, #128]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80006c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80006ca:	4b1e      	ldr	r3, [pc, #120]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006cc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80006d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80006d2:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006d4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80006d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006da:	4b1a      	ldr	r3, [pc, #104]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006e0:	4b18      	ldr	r3, [pc, #96]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006e6:	4b17      	ldr	r3, [pc, #92]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80006ec:	4b15      	ldr	r3, [pc, #84]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006f2:	4b14      	ldr	r3, [pc, #80]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006f8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <MX_SPI2_Init+0xa8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000700:	4b10      	ldr	r3, [pc, #64]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000702:	2200      	movs	r2, #0
 8000704:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000708:	2200      	movs	r2, #0
 800070a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800070c:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <MX_SPI2_Init+0xa8>)
 800070e:	2200      	movs	r2, #0
 8000710:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000714:	2200      	movs	r2, #0
 8000716:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <MX_SPI2_Init+0xa8>)
 800071a:	2200      	movs	r2, #0
 800071c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000720:	2200      	movs	r2, #0
 8000722:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000726:	2200      	movs	r2, #0
 8000728:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_SPI2_Init+0xa8>)
 800072c:	2200      	movs	r2, #0
 800072e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000730:	4804      	ldr	r0, [pc, #16]	; (8000744 <MX_SPI2_Init+0xa8>)
 8000732:	f005 f999 	bl	8005a68 <HAL_SPI_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 800073c:	f7ff ff50 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	240000b4 	.word	0x240000b4
 8000748:	40003800 	.word	0x40003800

0800074c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000750:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000752:	4a29      	ldr	r2, [pc, #164]	; (80007f8 <MX_SPI3_Init+0xac>)
 8000754:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000756:	4b27      	ldr	r3, [pc, #156]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000758:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800075c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800075e:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000764:	4b23      	ldr	r3, [pc, #140]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000766:	2207      	movs	r2, #7
 8000768:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800076a:	4b22      	ldr	r3, [pc, #136]	; (80007f4 <MX_SPI3_Init+0xa8>)
 800076c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000770:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000772:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000774:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000778:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800077a:	4b1e      	ldr	r3, [pc, #120]	; (80007f4 <MX_SPI3_Init+0xa8>)
 800077c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000780:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000782:	4b1c      	ldr	r3, [pc, #112]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000784:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000788:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800078a:	4b1a      	ldr	r3, [pc, #104]	; (80007f4 <MX_SPI3_Init+0xa8>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000796:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <MX_SPI3_Init+0xa8>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800079c:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <MX_SPI3_Init+0xa8>)
 800079e:	2200      	movs	r2, #0
 80007a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007a8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80007b0:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007bc:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007be:	2200      	movs	r2, #0
 80007c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007dc:	2200      	movs	r2, #0
 80007de:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	; (80007f4 <MX_SPI3_Init+0xa8>)
 80007e2:	f005 f941 	bl	8005a68 <HAL_SPI_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_SPI3_Init+0xa4>
  {
    Error_Handler();
 80007ec:	f7ff fef8 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	2400013c 	.word	0x2400013c
 80007f8:	40003c00 	.word	0x40003c00

080007fc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b0c0      	sub	sp, #256	; 0x100
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000814:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000818:	22c0      	movs	r2, #192	; 0xc0
 800081a:	2100      	movs	r1, #0
 800081c:	4618      	mov	r0, r3
 800081e:	f005 fd1c 	bl	800625a <memset>
  if(spiHandle->Instance==SPI1)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a5d      	ldr	r2, [pc, #372]	; (800099c <HAL_SPI_MspInit+0x1a0>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d146      	bne.n	80008ba <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800082c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000830:	f04f 0300 	mov.w	r3, #0
 8000834:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000838:	2300      	movs	r3, #0
 800083a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800083e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000842:	4618      	mov	r0, r3
 8000844:	f003 fda2 	bl	800438c <HAL_RCCEx_PeriphCLKConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800084e:	f7ff fec7 	bl	80005e0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000852:	4b53      	ldr	r3, [pc, #332]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000854:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000858:	4a51      	ldr	r2, [pc, #324]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 800085a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800085e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000862:	4b4f      	ldr	r3, [pc, #316]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
 800086e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000870:	4b4b      	ldr	r3, [pc, #300]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000876:	4a4a      	ldr	r2, [pc, #296]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000880:	4b47      	ldr	r3, [pc, #284]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	623b      	str	r3, [r7, #32]
 800088c:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800088e:	23e0      	movs	r3, #224	; 0xe0
 8000890:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a0:	2302      	movs	r3, #2
 80008a2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008a6:	2305      	movs	r3, #5
 80008a8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80008b0:	4619      	mov	r1, r3
 80008b2:	483c      	ldr	r0, [pc, #240]	; (80009a4 <HAL_SPI_MspInit+0x1a8>)
 80008b4:	f002 fbdc 	bl	8003070 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80008b8:	e151      	b.n	8000b5e <HAL_SPI_MspInit+0x362>
  else if(spiHandle->Instance==SPI2)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a3a      	ldr	r2, [pc, #232]	; (80009a8 <HAL_SPI_MspInit+0x1ac>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d177      	bne.n	80009b4 <HAL_SPI_MspInit+0x1b8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80008c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008c8:	f04f 0300 	mov.w	r3, #0
 80008cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 fd56 	bl	800438c <HAL_RCCEx_PeriphCLKConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <HAL_SPI_MspInit+0xee>
      Error_Handler();
 80008e6:	f7ff fe7b 	bl	80005e0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008ea:	4b2d      	ldr	r3, [pc, #180]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 80008ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80008f0:	4a2b      	ldr	r2, [pc, #172]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 80008f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80008fa:	4b29      	ldr	r3, [pc, #164]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 80008fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000900:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000904:	61fb      	str	r3, [r7, #28]
 8000906:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000908:	4b25      	ldr	r3, [pc, #148]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 800090a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800090e:	4a24      	ldr	r2, [pc, #144]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000918:	4b21      	ldr	r3, [pc, #132]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 800091a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800091e:	f003 0304 	and.w	r3, r3, #4
 8000922:	61bb      	str	r3, [r7, #24]
 8000924:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800092c:	4a1c      	ldr	r2, [pc, #112]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 800092e:	f043 0302 	orr.w	r3, r3, #2
 8000932:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000936:	4b1a      	ldr	r3, [pc, #104]	; (80009a0 <HAL_SPI_MspInit+0x1a4>)
 8000938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800093c:	f003 0302 	and.w	r3, r3, #2
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000944:	2306      	movs	r3, #6
 8000946:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000956:	2302      	movs	r3, #2
 8000958:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800095c:	2305      	movs	r3, #5
 800095e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000962:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000966:	4619      	mov	r1, r3
 8000968:	4810      	ldr	r0, [pc, #64]	; (80009ac <HAL_SPI_MspInit+0x1b0>)
 800096a:	f002 fb81 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800096e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000972:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000982:	2302      	movs	r3, #2
 8000984:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000988:	2305      	movs	r3, #5
 800098a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000992:	4619      	mov	r1, r3
 8000994:	4806      	ldr	r0, [pc, #24]	; (80009b0 <HAL_SPI_MspInit+0x1b4>)
 8000996:	f002 fb6b 	bl	8003070 <HAL_GPIO_Init>
}
 800099a:	e0e0      	b.n	8000b5e <HAL_SPI_MspInit+0x362>
 800099c:	40013000 	.word	0x40013000
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020000 	.word	0x58020000
 80009a8:	40003800 	.word	0x40003800
 80009ac:	58020800 	.word	0x58020800
 80009b0:	58020400 	.word	0x58020400
  else if(spiHandle->Instance==SPI3)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a6b      	ldr	r2, [pc, #428]	; (8000b68 <HAL_SPI_MspInit+0x36c>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	f040 80cf 	bne.w	8000b5e <HAL_SPI_MspInit+0x362>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80009c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c4:	f04f 0300 	mov.w	r3, #0
 80009c8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009d6:	4618      	mov	r0, r3
 80009d8:	f003 fcd8 	bl	800438c <HAL_RCCEx_PeriphCLKConfig>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <HAL_SPI_MspInit+0x1ea>
      Error_Handler();
 80009e2:	f7ff fdfd 	bl	80005e0 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009e6:	4b61      	ldr	r3, [pc, #388]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 80009e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80009ec:	4a5f      	ldr	r2, [pc, #380]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 80009ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009f2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80009f6:	4b5d      	ldr	r3, [pc, #372]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 80009f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80009fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a00:	613b      	str	r3, [r7, #16]
 8000a02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a04:	4b59      	ldr	r3, [pc, #356]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a0a:	4a58      	ldr	r2, [pc, #352]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a0c:	f043 0302 	orr.w	r3, r3, #2
 8000a10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a14:	4b55      	ldr	r3, [pc, #340]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	4b52      	ldr	r3, [pc, #328]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a28:	4a50      	ldr	r2, [pc, #320]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a32:	4b4e      	ldr	r3, [pc, #312]	; (8000b6c <HAL_SPI_MspInit+0x370>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	f003 0304 	and.w	r3, r3, #4
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a40:	2304      	movs	r3, #4
 8000a42:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a52:	2302      	movs	r3, #2
 8000a54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000a58:	2307      	movs	r3, #7
 8000a5a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000a62:	4619      	mov	r1, r3
 8000a64:	4842      	ldr	r0, [pc, #264]	; (8000b70 <HAL_SPI_MspInit+0x374>)
 8000a66:	f002 fb03 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a6e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a84:	2306      	movs	r3, #6
 8000a86:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4838      	ldr	r0, [pc, #224]	; (8000b74 <HAL_SPI_MspInit+0x378>)
 8000a92:	f002 faed 	bl	8003070 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8000a96:	4b38      	ldr	r3, [pc, #224]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000a98:	4a38      	ldr	r2, [pc, #224]	; (8000b7c <HAL_SPI_MspInit+0x380>)
 8000a9a:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8000a9c:	4b36      	ldr	r3, [pc, #216]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000a9e:	223d      	movs	r2, #61	; 0x3d
 8000aa0:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aa2:	4b35      	ldr	r3, [pc, #212]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aa8:	4b33      	ldr	r3, [pc, #204]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aae:	4b32      	ldr	r3, [pc, #200]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000ab0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ab4:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ab6:	4b30      	ldr	r3, [pc, #192]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000abc:	4b2e      	ldr	r3, [pc, #184]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8000ac2:	4b2d      	ldr	r3, [pc, #180]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ac8:	4b2b      	ldr	r3, [pc, #172]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000aca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ace:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ad0:	4b29      	ldr	r3, [pc, #164]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8000ad6:	4828      	ldr	r0, [pc, #160]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000ad8:	f000 fbc2 	bl	8001260 <HAL_DMA_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_SPI_MspInit+0x2ea>
      Error_Handler();
 8000ae2:	f7ff fd7d 	bl	80005e0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a23      	ldr	r2, [pc, #140]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000aea:	67da      	str	r2, [r3, #124]	; 0x7c
 8000aec:	4a22      	ldr	r2, [pc, #136]	; (8000b78 <HAL_SPI_MspInit+0x37c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream1;
 8000af2:	4b23      	ldr	r3, [pc, #140]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000af4:	4a23      	ldr	r2, [pc, #140]	; (8000b84 <HAL_SPI_MspInit+0x388>)
 8000af6:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000afa:	223e      	movs	r2, #62	; 0x3e
 8000afc:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000afe:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b00:	2240      	movs	r2, #64	; 0x40
 8000b02:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b04:	4b1e      	ldr	r3, [pc, #120]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b10:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b12:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b18:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000b1e:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b24:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b2a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000b32:	4813      	ldr	r0, [pc, #76]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b34:	f000 fb94 	bl	8001260 <HAL_DMA_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_SPI_MspInit+0x346>
      Error_Handler();
 8000b3e:	f7ff fd4f 	bl	80005e0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b46:	679a      	str	r2, [r3, #120]	; 0x78
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <HAL_SPI_MspInit+0x384>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 1, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2101      	movs	r1, #1
 8000b52:	2033      	movs	r0, #51	; 0x33
 8000b54:	f000 fad7 	bl	8001106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000b58:	2033      	movs	r0, #51	; 0x33
 8000b5a:	f000 faee 	bl	800113a <HAL_NVIC_EnableIRQ>
}
 8000b5e:	bf00      	nop
 8000b60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40003c00 	.word	0x40003c00
 8000b6c:	58024400 	.word	0x58024400
 8000b70:	58020400 	.word	0x58020400
 8000b74:	58020800 	.word	0x58020800
 8000b78:	240001c4 	.word	0x240001c4
 8000b7c:	40020010 	.word	0x40020010
 8000b80:	2400023c 	.word	0x2400023c
 8000b84:	40020028 	.word	0x40020028

08000b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <HAL_MspInit+0x30>)
 8000b90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b94:	4a08      	ldr	r2, [pc, #32]	; (8000bb8 <HAL_MspInit+0x30>)
 8000b96:	f043 0302 	orr.w	r3, r3, #2
 8000b9a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_MspInit+0x30>)
 8000ba0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ba4:	f003 0302 	and.w	r3, r3, #2
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	58024400 	.word	0x58024400

08000bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <HardFault_Handler+0x4>

08000bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <MemManage_Handler+0x4>

08000bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c08:	f000 f976 	bl	8000ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8000c14:	4802      	ldr	r0, [pc, #8]	; (8000c20 <DMA1_Stream0_IRQHandler+0x10>)
 8000c16:	f001 f8c5 	bl	8001da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	240001c4 	.word	0x240001c4

08000c24 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000c28:	4802      	ldr	r0, [pc, #8]	; (8000c34 <DMA1_Stream1_IRQHandler+0x10>)
 8000c2a:	f001 f8bb 	bl	8001da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	2400023c 	.word	0x2400023c

08000c38 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000c3c:	4802      	ldr	r0, [pc, #8]	; (8000c48 <SPI3_IRQHandler+0x10>)
 8000c3e:	f005 f837 	bl	8005cb0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	2400013c 	.word	0x2400013c

08000c4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c50:	4b43      	ldr	r3, [pc, #268]	; (8000d60 <SystemInit+0x114>)
 8000c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c56:	4a42      	ldr	r2, [pc, #264]	; (8000d60 <SystemInit+0x114>)
 8000c58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c60:	4b40      	ldr	r3, [pc, #256]	; (8000d64 <SystemInit+0x118>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 030f 	and.w	r3, r3, #15
 8000c68:	2b06      	cmp	r3, #6
 8000c6a:	d807      	bhi.n	8000c7c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c6c:	4b3d      	ldr	r3, [pc, #244]	; (8000d64 <SystemInit+0x118>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f023 030f 	bic.w	r3, r3, #15
 8000c74:	4a3b      	ldr	r2, [pc, #236]	; (8000d64 <SystemInit+0x118>)
 8000c76:	f043 0307 	orr.w	r3, r3, #7
 8000c7a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c7c:	4b3a      	ldr	r3, [pc, #232]	; (8000d68 <SystemInit+0x11c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a39      	ldr	r2, [pc, #228]	; (8000d68 <SystemInit+0x11c>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c88:	4b37      	ldr	r3, [pc, #220]	; (8000d68 <SystemInit+0x11c>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <SystemInit+0x11c>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	4935      	ldr	r1, [pc, #212]	; (8000d68 <SystemInit+0x11c>)
 8000c94:	4b35      	ldr	r3, [pc, #212]	; (8000d6c <SystemInit+0x120>)
 8000c96:	4013      	ands	r3, r2
 8000c98:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c9a:	4b32      	ldr	r3, [pc, #200]	; (8000d64 <SystemInit+0x118>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0308 	and.w	r3, r3, #8
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d007      	beq.n	8000cb6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ca6:	4b2f      	ldr	r3, [pc, #188]	; (8000d64 <SystemInit+0x118>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f023 030f 	bic.w	r3, r3, #15
 8000cae:	4a2d      	ldr	r2, [pc, #180]	; (8000d64 <SystemInit+0x118>)
 8000cb0:	f043 0307 	orr.w	r3, r3, #7
 8000cb4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <SystemInit+0x11c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000cbc:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <SystemInit+0x11c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000cc2:	4b29      	ldr	r3, [pc, #164]	; (8000d68 <SystemInit+0x11c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cc8:	4b27      	ldr	r3, [pc, #156]	; (8000d68 <SystemInit+0x11c>)
 8000cca:	4a29      	ldr	r2, [pc, #164]	; (8000d70 <SystemInit+0x124>)
 8000ccc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cce:	4b26      	ldr	r3, [pc, #152]	; (8000d68 <SystemInit+0x11c>)
 8000cd0:	4a28      	ldr	r2, [pc, #160]	; (8000d74 <SystemInit+0x128>)
 8000cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cd4:	4b24      	ldr	r3, [pc, #144]	; (8000d68 <SystemInit+0x11c>)
 8000cd6:	4a28      	ldr	r2, [pc, #160]	; (8000d78 <SystemInit+0x12c>)
 8000cd8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cda:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <SystemInit+0x11c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ce0:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <SystemInit+0x11c>)
 8000ce2:	4a25      	ldr	r2, [pc, #148]	; (8000d78 <SystemInit+0x12c>)
 8000ce4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	; (8000d68 <SystemInit+0x11c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cec:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <SystemInit+0x11c>)
 8000cee:	4a22      	ldr	r2, [pc, #136]	; (8000d78 <SystemInit+0x12c>)
 8000cf0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <SystemInit+0x11c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <SystemInit+0x11c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a1a      	ldr	r2, [pc, #104]	; (8000d68 <SystemInit+0x11c>)
 8000cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d02:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d04:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <SystemInit+0x11c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d0a:	4b1c      	ldr	r3, [pc, #112]	; (8000d7c <SystemInit+0x130>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <SystemInit+0x134>)
 8000d10:	4013      	ands	r3, r2
 8000d12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d16:	d202      	bcs.n	8000d1e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <SystemInit+0x138>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d1e:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <SystemInit+0x11c>)
 8000d20:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d113      	bne.n	8000d54 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <SystemInit+0x11c>)
 8000d2e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d32:	4a0d      	ldr	r2, [pc, #52]	; (8000d68 <SystemInit+0x11c>)
 8000d34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d38:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <SystemInit+0x13c>)
 8000d3e:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000d42:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <SystemInit+0x11c>)
 8000d46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d4a:	4a07      	ldr	r2, [pc, #28]	; (8000d68 <SystemInit+0x11c>)
 8000d4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d50:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00
 8000d64:	52002000 	.word	0x52002000
 8000d68:	58024400 	.word	0x58024400
 8000d6c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d70:	02020200 	.word	0x02020200
 8000d74:	01ff0000 	.word	0x01ff0000
 8000d78:	01010280 	.word	0x01010280
 8000d7c:	5c001000 	.word	0x5c001000
 8000d80:	ffff0000 	.word	0xffff0000
 8000d84:	51008108 	.word	0x51008108
 8000d88:	52004000 	.word	0x52004000

08000d8c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <ExitRun0Mode+0x2c>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	4a08      	ldr	r2, [pc, #32]	; (8000db8 <ExitRun0Mode+0x2c>)
 8000d96:	f043 0302 	orr.w	r3, r3, #2
 8000d9a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000d9c:	bf00      	nop
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <ExitRun0Mode+0x2c>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d0f9      	beq.n	8000d9e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000daa:	bf00      	nop
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	58024800 	.word	0x58024800

08000dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000dbc:	f8df d038 	ldr.w	sp, [pc, #56]	; 8000df8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000dc0:	f7ff ffe4 	bl	8000d8c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc4:	f7ff ff42 	bl	8000c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dc8:	480c      	ldr	r0, [pc, #48]	; (8000dfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dca:	490d      	ldr	r1, [pc, #52]	; (8000e00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000de0:	4c0a      	ldr	r4, [pc, #40]	; (8000e0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dee:	f005 fa3d 	bl	800626c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000df2:	f7ff fb3b 	bl	800046c <main>
  bx  lr
 8000df6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000df8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000dfc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e00:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000e04:	080062ec 	.word	0x080062ec
  ldr r2, =_sbss
 8000e08:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000e0c:	240002b8 	.word	0x240002b8

08000e10 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e10:	e7fe      	b.n	8000e10 <ADC3_IRQHandler>
	...

08000e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e1a:	2003      	movs	r0, #3
 8000e1c:	f000 f968 	bl	80010f0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e20:	f003 f93a 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8000e24:	4602      	mov	r2, r0
 8000e26:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <HAL_Init+0x68>)
 8000e28:	699b      	ldr	r3, [r3, #24]
 8000e2a:	0a1b      	lsrs	r3, r3, #8
 8000e2c:	f003 030f 	and.w	r3, r3, #15
 8000e30:	4913      	ldr	r1, [pc, #76]	; (8000e80 <HAL_Init+0x6c>)
 8000e32:	5ccb      	ldrb	r3, [r1, r3]
 8000e34:	f003 031f 	and.w	r3, r3, #31
 8000e38:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <HAL_Init+0x68>)
 8000e40:	699b      	ldr	r3, [r3, #24]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	4a0e      	ldr	r2, [pc, #56]	; (8000e80 <HAL_Init+0x6c>)
 8000e48:	5cd3      	ldrb	r3, [r2, r3]
 8000e4a:	f003 031f 	and.w	r3, r3, #31
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	fa22 f303 	lsr.w	r3, r2, r3
 8000e54:	4a0b      	ldr	r2, [pc, #44]	; (8000e84 <HAL_Init+0x70>)
 8000e56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e58:	4a0b      	ldr	r2, [pc, #44]	; (8000e88 <HAL_Init+0x74>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e5e:	200f      	movs	r0, #15
 8000e60:	f000 f814 	bl	8000e8c <HAL_InitTick>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e002      	b.n	8000e74 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e6e:	f7ff fe8b 	bl	8000b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e72:	2300      	movs	r3, #0
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	58024400 	.word	0x58024400
 8000e80:	080062cc 	.word	0x080062cc
 8000e84:	24000004 	.word	0x24000004
 8000e88:	24000000 	.word	0x24000000

08000e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <HAL_InitTick+0x60>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d101      	bne.n	8000ea0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e021      	b.n	8000ee4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000ea0:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <HAL_InitTick+0x64>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <HAL_InitTick+0x60>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 f94d 	bl	8001156 <HAL_SYSTICK_Config>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e00e      	b.n	8000ee4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2b0f      	cmp	r3, #15
 8000eca:	d80a      	bhi.n	8000ee2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed4:	f000 f917 	bl	8001106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed8:	4a06      	ldr	r2, [pc, #24]	; (8000ef4 <HAL_InitTick+0x68>)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	e000      	b.n	8000ee4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	2400000c 	.word	0x2400000c
 8000ef0:	24000000 	.word	0x24000000
 8000ef4:	24000008 	.word	0x24000008

08000ef8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_IncTick+0x20>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <HAL_IncTick+0x24>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4413      	add	r3, r2
 8000f08:	4a04      	ldr	r2, [pc, #16]	; (8000f1c <HAL_IncTick+0x24>)
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	2400000c 	.word	0x2400000c
 8000f1c:	240002b4 	.word	0x240002b4

08000f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  return uwTick;
 8000f24:	4b03      	ldr	r3, [pc, #12]	; (8000f34 <HAL_GetTick+0x14>)
 8000f26:	681b      	ldr	r3, [r3, #0]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	240002b4 	.word	0x240002b4

08000f38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <HAL_GetREVID+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	0c1b      	lsrs	r3, r3, #16
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	5c001000 	.word	0x5c001000

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <__NVIC_SetPriorityGrouping+0x40>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f7e:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <__NVIC_SetPriorityGrouping+0x40>)
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	60d3      	str	r3, [r2, #12]
}
 8000f84:	bf00      	nop
 8000f86:	3714      	adds	r7, #20
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00
 8000f94:	05fa0000 	.word	0x05fa0000

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4907      	ldr	r1, [pc, #28]	; (8000fec <__NVIC_EnableIRQ+0x38>)
 8000fce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	490c      	ldr	r1, [pc, #48]	; (800103c <__NVIC_SetPriority+0x4c>)
 800100a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4908      	ldr	r1, [pc, #32]	; (8001040 <__NVIC_SetPriority+0x50>)
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	3b04      	subs	r3, #4
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	; 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2b04      	cmp	r3, #4
 8001060:	bf28      	it	cs
 8001062:	2304      	movcs	r3, #4
 8001064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3304      	adds	r3, #4
 800106a:	2b06      	cmp	r3, #6
 800106c:	d902      	bls.n	8001074 <NVIC_EncodePriority+0x30>
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3b03      	subs	r3, #3
 8001072:	e000      	b.n	8001076 <NVIC_EncodePriority+0x32>
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	f04f 32ff 	mov.w	r2, #4294967295
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43da      	mvns	r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	401a      	ands	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108c:	f04f 31ff 	mov.w	r1, #4294967295
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	43d9      	mvns	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	4313      	orrs	r3, r2
         );
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3724      	adds	r7, #36	; 0x24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010bc:	d301      	bcc.n	80010c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010be:	2301      	movs	r3, #1
 80010c0:	e00f      	b.n	80010e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c2:	4a0a      	ldr	r2, [pc, #40]	; (80010ec <SysTick_Config+0x40>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ca:	210f      	movs	r1, #15
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295
 80010d0:	f7ff ff8e 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <SysTick_Config+0x40>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010da:	4b04      	ldr	r3, [pc, #16]	; (80010ec <SysTick_Config+0x40>)
 80010dc:	2207      	movs	r2, #7
 80010de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	e000e010 	.word	0xe000e010

080010f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff29 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b086      	sub	sp, #24
 800110a:	af00      	add	r7, sp, #0
 800110c:	4603      	mov	r3, r0
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
 8001112:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001114:	f7ff ff40 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 8001118:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	68b9      	ldr	r1, [r7, #8]
 800111e:	6978      	ldr	r0, [r7, #20]
 8001120:	f7ff ff90 	bl	8001044 <NVIC_EncodePriority>
 8001124:	4602      	mov	r2, r0
 8001126:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff5f 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001144:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff33 	bl	8000fb4 <__NVIC_EnableIRQ>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ffa4 	bl	80010ac <SysTick_Config>
 8001164:	4603      	mov	r3, r0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001174:	f3bf 8f5f 	dmb	sy
}
 8001178:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800117a:	4b07      	ldr	r3, [pc, #28]	; (8001198 <HAL_MPU_Disable+0x28>)
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_MPU_Disable+0x28>)
 8001180:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001184:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001186:	4b05      	ldr	r3, [pc, #20]	; (800119c <HAL_MPU_Disable+0x2c>)
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000ed00 	.word	0xe000ed00
 800119c:	e000ed90 	.word	0xe000ed90

080011a0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80011a8:	4a0b      	ldr	r2, [pc, #44]	; (80011d8 <HAL_MPU_Enable+0x38>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <HAL_MPU_Enable+0x3c>)
 80011b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b6:	4a09      	ldr	r2, [pc, #36]	; (80011dc <HAL_MPU_Enable+0x3c>)
 80011b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011bc:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80011be:	f3bf 8f4f 	dsb	sy
}
 80011c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011c4:	f3bf 8f6f 	isb	sy
}
 80011c8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000ed90 	.word	0xe000ed90
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	785a      	ldrb	r2, [r3, #1]
 80011ec:	4b1b      	ldr	r3, [pc, #108]	; (800125c <HAL_MPU_ConfigRegion+0x7c>)
 80011ee:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80011f0:	4b1a      	ldr	r3, [pc, #104]	; (800125c <HAL_MPU_ConfigRegion+0x7c>)
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	4a19      	ldr	r2, [pc, #100]	; (800125c <HAL_MPU_ConfigRegion+0x7c>)
 80011f6:	f023 0301 	bic.w	r3, r3, #1
 80011fa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80011fc:	4a17      	ldr	r2, [pc, #92]	; (800125c <HAL_MPU_ConfigRegion+0x7c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	7b1b      	ldrb	r3, [r3, #12]
 8001208:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7adb      	ldrb	r3, [r3, #11]
 800120e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001210:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	7a9b      	ldrb	r3, [r3, #10]
 8001216:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001218:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	7b5b      	ldrb	r3, [r3, #13]
 800121e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001220:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	7b9b      	ldrb	r3, [r3, #14]
 8001226:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001228:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7bdb      	ldrb	r3, [r3, #15]
 800122e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001230:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7a5b      	ldrb	r3, [r3, #9]
 8001236:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001238:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	7a1b      	ldrb	r3, [r3, #8]
 800123e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001240:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	7812      	ldrb	r2, [r2, #0]
 8001246:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001248:	4a04      	ldr	r2, [pc, #16]	; (800125c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800124a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800124c:	6113      	str	r3, [r2, #16]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed90 	.word	0xe000ed90

08001260 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001268:	f7ff fe5a 	bl	8000f20 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d101      	bne.n	8001278 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e316      	b.n	80018a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a66      	ldr	r2, [pc, #408]	; (8001418 <HAL_DMA_Init+0x1b8>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d04a      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a65      	ldr	r2, [pc, #404]	; (800141c <HAL_DMA_Init+0x1bc>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d045      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a63      	ldr	r2, [pc, #396]	; (8001420 <HAL_DMA_Init+0x1c0>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d040      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a62      	ldr	r2, [pc, #392]	; (8001424 <HAL_DMA_Init+0x1c4>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d03b      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a60      	ldr	r2, [pc, #384]	; (8001428 <HAL_DMA_Init+0x1c8>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d036      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a5f      	ldr	r2, [pc, #380]	; (800142c <HAL_DMA_Init+0x1cc>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d031      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a5d      	ldr	r2, [pc, #372]	; (8001430 <HAL_DMA_Init+0x1d0>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d02c      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a5c      	ldr	r2, [pc, #368]	; (8001434 <HAL_DMA_Init+0x1d4>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d027      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a5a      	ldr	r2, [pc, #360]	; (8001438 <HAL_DMA_Init+0x1d8>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d022      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a59      	ldr	r2, [pc, #356]	; (800143c <HAL_DMA_Init+0x1dc>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d01d      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a57      	ldr	r2, [pc, #348]	; (8001440 <HAL_DMA_Init+0x1e0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d018      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a56      	ldr	r2, [pc, #344]	; (8001444 <HAL_DMA_Init+0x1e4>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d013      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a54      	ldr	r2, [pc, #336]	; (8001448 <HAL_DMA_Init+0x1e8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d00e      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a53      	ldr	r2, [pc, #332]	; (800144c <HAL_DMA_Init+0x1ec>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d009      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a51      	ldr	r2, [pc, #324]	; (8001450 <HAL_DMA_Init+0x1f0>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d004      	beq.n	8001318 <HAL_DMA_Init+0xb8>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a50      	ldr	r2, [pc, #320]	; (8001454 <HAL_DMA_Init+0x1f4>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d101      	bne.n	800131c <HAL_DMA_Init+0xbc>
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <HAL_DMA_Init+0xbe>
 800131c:	2300      	movs	r3, #0
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 813b 	beq.w	800159a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2202      	movs	r2, #2
 8001328:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a37      	ldr	r2, [pc, #220]	; (8001418 <HAL_DMA_Init+0x1b8>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d04a      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a36      	ldr	r2, [pc, #216]	; (800141c <HAL_DMA_Init+0x1bc>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d045      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a34      	ldr	r2, [pc, #208]	; (8001420 <HAL_DMA_Init+0x1c0>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d040      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a33      	ldr	r2, [pc, #204]	; (8001424 <HAL_DMA_Init+0x1c4>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d03b      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a31      	ldr	r2, [pc, #196]	; (8001428 <HAL_DMA_Init+0x1c8>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d036      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a30      	ldr	r2, [pc, #192]	; (800142c <HAL_DMA_Init+0x1cc>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d031      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a2e      	ldr	r2, [pc, #184]	; (8001430 <HAL_DMA_Init+0x1d0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d02c      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a2d      	ldr	r2, [pc, #180]	; (8001434 <HAL_DMA_Init+0x1d4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d027      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a2b      	ldr	r2, [pc, #172]	; (8001438 <HAL_DMA_Init+0x1d8>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d022      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a2a      	ldr	r2, [pc, #168]	; (800143c <HAL_DMA_Init+0x1dc>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d01d      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a28      	ldr	r2, [pc, #160]	; (8001440 <HAL_DMA_Init+0x1e0>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d018      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a27      	ldr	r2, [pc, #156]	; (8001444 <HAL_DMA_Init+0x1e4>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d013      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a25      	ldr	r2, [pc, #148]	; (8001448 <HAL_DMA_Init+0x1e8>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d00e      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a24      	ldr	r2, [pc, #144]	; (800144c <HAL_DMA_Init+0x1ec>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d009      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a22      	ldr	r2, [pc, #136]	; (8001450 <HAL_DMA_Init+0x1f0>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d004      	beq.n	80013d4 <HAL_DMA_Init+0x174>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a21      	ldr	r2, [pc, #132]	; (8001454 <HAL_DMA_Init+0x1f4>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d108      	bne.n	80013e6 <HAL_DMA_Init+0x186>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0201 	bic.w	r2, r2, #1
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	e007      	b.n	80013f6 <HAL_DMA_Init+0x196>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f022 0201 	bic.w	r2, r2, #1
 80013f4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80013f6:	e02f      	b.n	8001458 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013f8:	f7ff fd92 	bl	8000f20 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b05      	cmp	r3, #5
 8001404:	d928      	bls.n	8001458 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2220      	movs	r2, #32
 800140a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2203      	movs	r2, #3
 8001410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e246      	b.n	80018a6 <HAL_DMA_Init+0x646>
 8001418:	40020010 	.word	0x40020010
 800141c:	40020028 	.word	0x40020028
 8001420:	40020040 	.word	0x40020040
 8001424:	40020058 	.word	0x40020058
 8001428:	40020070 	.word	0x40020070
 800142c:	40020088 	.word	0x40020088
 8001430:	400200a0 	.word	0x400200a0
 8001434:	400200b8 	.word	0x400200b8
 8001438:	40020410 	.word	0x40020410
 800143c:	40020428 	.word	0x40020428
 8001440:	40020440 	.word	0x40020440
 8001444:	40020458 	.word	0x40020458
 8001448:	40020470 	.word	0x40020470
 800144c:	40020488 	.word	0x40020488
 8001450:	400204a0 	.word	0x400204a0
 8001454:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1c8      	bne.n	80013f8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	4b83      	ldr	r3, [pc, #524]	; (8001680 <HAL_DMA_Init+0x420>)
 8001472:	4013      	ands	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800147e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	691b      	ldr	r3, [r3, #16]
 8001484:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800148a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001496:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a8:	2b04      	cmp	r3, #4
 80014aa:	d107      	bne.n	80014bc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b4:	4313      	orrs	r3, r2
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80014bc:	4b71      	ldr	r3, [pc, #452]	; (8001684 <HAL_DMA_Init+0x424>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b71      	ldr	r3, [pc, #452]	; (8001688 <HAL_DMA_Init+0x428>)
 80014c2:	4013      	ands	r3, r2
 80014c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014c8:	d328      	bcc.n	800151c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b28      	cmp	r3, #40	; 0x28
 80014d0:	d903      	bls.n	80014da <HAL_DMA_Init+0x27a>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2b2e      	cmp	r3, #46	; 0x2e
 80014d8:	d917      	bls.n	800150a <HAL_DMA_Init+0x2aa>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b3e      	cmp	r3, #62	; 0x3e
 80014e0:	d903      	bls.n	80014ea <HAL_DMA_Init+0x28a>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b42      	cmp	r3, #66	; 0x42
 80014e8:	d90f      	bls.n	800150a <HAL_DMA_Init+0x2aa>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b46      	cmp	r3, #70	; 0x46
 80014f0:	d903      	bls.n	80014fa <HAL_DMA_Init+0x29a>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b48      	cmp	r3, #72	; 0x48
 80014f8:	d907      	bls.n	800150a <HAL_DMA_Init+0x2aa>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	2b4e      	cmp	r3, #78	; 0x4e
 8001500:	d905      	bls.n	800150e <HAL_DMA_Init+0x2ae>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	2b52      	cmp	r3, #82	; 0x52
 8001508:	d801      	bhi.n	800150e <HAL_DMA_Init+0x2ae>
 800150a:	2301      	movs	r3, #1
 800150c:	e000      	b.n	8001510 <HAL_DMA_Init+0x2b0>
 800150e:	2300      	movs	r3, #0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800151a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	f023 0307 	bic.w	r3, r3, #7
 8001532:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	4313      	orrs	r3, r2
 800153c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001542:	2b04      	cmp	r3, #4
 8001544:	d117      	bne.n	8001576 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	4313      	orrs	r3, r2
 800154e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00e      	beq.n	8001576 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f001 fbff 	bl	8002d5c <DMA_CheckFifoParam>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d008      	beq.n	8001576 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2240      	movs	r2, #64	; 0x40
 8001568:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2201      	movs	r2, #1
 800156e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e197      	b.n	80018a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f001 fb3a 	bl	8002bf8 <DMA_CalcBaseAndBitshift>
 8001584:	4603      	mov	r3, r0
 8001586:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	223f      	movs	r2, #63	; 0x3f
 8001592:	409a      	lsls	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	e0cd      	b.n	8001736 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a3b      	ldr	r2, [pc, #236]	; (800168c <HAL_DMA_Init+0x42c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d022      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a39      	ldr	r2, [pc, #228]	; (8001690 <HAL_DMA_Init+0x430>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d01d      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a38      	ldr	r2, [pc, #224]	; (8001694 <HAL_DMA_Init+0x434>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d018      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a36      	ldr	r2, [pc, #216]	; (8001698 <HAL_DMA_Init+0x438>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d013      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a35      	ldr	r2, [pc, #212]	; (800169c <HAL_DMA_Init+0x43c>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d00e      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a33      	ldr	r2, [pc, #204]	; (80016a0 <HAL_DMA_Init+0x440>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d009      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a32      	ldr	r2, [pc, #200]	; (80016a4 <HAL_DMA_Init+0x444>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d004      	beq.n	80015ea <HAL_DMA_Init+0x38a>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a30      	ldr	r2, [pc, #192]	; (80016a8 <HAL_DMA_Init+0x448>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d101      	bne.n	80015ee <HAL_DMA_Init+0x38e>
 80015ea:	2301      	movs	r3, #1
 80015ec:	e000      	b.n	80015f0 <HAL_DMA_Init+0x390>
 80015ee:	2300      	movs	r3, #0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 8097 	beq.w	8001724 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a24      	ldr	r2, [pc, #144]	; (800168c <HAL_DMA_Init+0x42c>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d021      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a22      	ldr	r2, [pc, #136]	; (8001690 <HAL_DMA_Init+0x430>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d01c      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a21      	ldr	r2, [pc, #132]	; (8001694 <HAL_DMA_Init+0x434>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d017      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a1f      	ldr	r2, [pc, #124]	; (8001698 <HAL_DMA_Init+0x438>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d012      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a1e      	ldr	r2, [pc, #120]	; (800169c <HAL_DMA_Init+0x43c>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d00d      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a1c      	ldr	r2, [pc, #112]	; (80016a0 <HAL_DMA_Init+0x440>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d008      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a1b      	ldr	r2, [pc, #108]	; (80016a4 <HAL_DMA_Init+0x444>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d003      	beq.n	8001644 <HAL_DMA_Init+0x3e4>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a19      	ldr	r2, [pc, #100]	; (80016a8 <HAL_DMA_Init+0x448>)
 8001642:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2202      	movs	r2, #2
 8001648:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	4b13      	ldr	r3, [pc, #76]	; (80016ac <HAL_DMA_Init+0x44c>)
 8001660:	4013      	ands	r3, r2
 8001662:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b40      	cmp	r3, #64	; 0x40
 800166a:	d021      	beq.n	80016b0 <HAL_DMA_Init+0x450>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	2b80      	cmp	r3, #128	; 0x80
 8001672:	d102      	bne.n	800167a <HAL_DMA_Init+0x41a>
 8001674:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001678:	e01b      	b.n	80016b2 <HAL_DMA_Init+0x452>
 800167a:	2300      	movs	r3, #0
 800167c:	e019      	b.n	80016b2 <HAL_DMA_Init+0x452>
 800167e:	bf00      	nop
 8001680:	fe10803f 	.word	0xfe10803f
 8001684:	5c001000 	.word	0x5c001000
 8001688:	ffff0000 	.word	0xffff0000
 800168c:	58025408 	.word	0x58025408
 8001690:	5802541c 	.word	0x5802541c
 8001694:	58025430 	.word	0x58025430
 8001698:	58025444 	.word	0x58025444
 800169c:	58025458 	.word	0x58025458
 80016a0:	5802546c 	.word	0x5802546c
 80016a4:	58025480 	.word	0x58025480
 80016a8:	58025494 	.word	0x58025494
 80016ac:	fffe000f 	.word	0xfffe000f
 80016b0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68d2      	ldr	r2, [r2, #12]
 80016b6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80016b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80016c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80016c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80016d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80016d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80016e0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b6e      	ldr	r3, [pc, #440]	; (80018b0 <HAL_DMA_Init+0x650>)
 80016f8:	4413      	add	r3, r2
 80016fa:	4a6e      	ldr	r2, [pc, #440]	; (80018b4 <HAL_DMA_Init+0x654>)
 80016fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	009a      	lsls	r2, r3, #2
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f001 fa75 	bl	8002bf8 <DMA_CalcBaseAndBitshift>
 800170e:	4603      	mov	r3, r0
 8001710:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001716:	f003 031f 	and.w	r3, r3, #31
 800171a:	2201      	movs	r2, #1
 800171c:	409a      	lsls	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	e008      	b.n	8001736 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2240      	movs	r2, #64	; 0x40
 8001728:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2203      	movs	r2, #3
 800172e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e0b7      	b.n	80018a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a5f      	ldr	r2, [pc, #380]	; (80018b8 <HAL_DMA_Init+0x658>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d072      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a5d      	ldr	r2, [pc, #372]	; (80018bc <HAL_DMA_Init+0x65c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d06d      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a5c      	ldr	r2, [pc, #368]	; (80018c0 <HAL_DMA_Init+0x660>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d068      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a5a      	ldr	r2, [pc, #360]	; (80018c4 <HAL_DMA_Init+0x664>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d063      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a59      	ldr	r2, [pc, #356]	; (80018c8 <HAL_DMA_Init+0x668>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d05e      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a57      	ldr	r2, [pc, #348]	; (80018cc <HAL_DMA_Init+0x66c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d059      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a56      	ldr	r2, [pc, #344]	; (80018d0 <HAL_DMA_Init+0x670>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d054      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a54      	ldr	r2, [pc, #336]	; (80018d4 <HAL_DMA_Init+0x674>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d04f      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a53      	ldr	r2, [pc, #332]	; (80018d8 <HAL_DMA_Init+0x678>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d04a      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a51      	ldr	r2, [pc, #324]	; (80018dc <HAL_DMA_Init+0x67c>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d045      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a50      	ldr	r2, [pc, #320]	; (80018e0 <HAL_DMA_Init+0x680>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d040      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a4e      	ldr	r2, [pc, #312]	; (80018e4 <HAL_DMA_Init+0x684>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d03b      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a4d      	ldr	r2, [pc, #308]	; (80018e8 <HAL_DMA_Init+0x688>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d036      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a4b      	ldr	r2, [pc, #300]	; (80018ec <HAL_DMA_Init+0x68c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d031      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a4a      	ldr	r2, [pc, #296]	; (80018f0 <HAL_DMA_Init+0x690>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d02c      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a48      	ldr	r2, [pc, #288]	; (80018f4 <HAL_DMA_Init+0x694>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d027      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a47      	ldr	r2, [pc, #284]	; (80018f8 <HAL_DMA_Init+0x698>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d022      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a45      	ldr	r2, [pc, #276]	; (80018fc <HAL_DMA_Init+0x69c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d01d      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a44      	ldr	r2, [pc, #272]	; (8001900 <HAL_DMA_Init+0x6a0>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d018      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a42      	ldr	r2, [pc, #264]	; (8001904 <HAL_DMA_Init+0x6a4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a41      	ldr	r2, [pc, #260]	; (8001908 <HAL_DMA_Init+0x6a8>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d00e      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a3f      	ldr	r2, [pc, #252]	; (800190c <HAL_DMA_Init+0x6ac>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d009      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a3e      	ldr	r2, [pc, #248]	; (8001910 <HAL_DMA_Init+0x6b0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d004      	beq.n	8001826 <HAL_DMA_Init+0x5c6>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a3c      	ldr	r2, [pc, #240]	; (8001914 <HAL_DMA_Init+0x6b4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <HAL_DMA_Init+0x5ca>
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <HAL_DMA_Init+0x5cc>
 800182a:	2300      	movs	r3, #0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d032      	beq.n	8001896 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f001 fb0f 	bl	8002e54 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2b80      	cmp	r3, #128	; 0x80
 800183c:	d102      	bne.n	8001844 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001858:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d010      	beq.n	8001884 <HAL_DMA_Init+0x624>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b08      	cmp	r3, #8
 8001868:	d80c      	bhi.n	8001884 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f001 fb8c 	bl	8002f88 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	e008      	b.n	8001896 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	a7fdabf8 	.word	0xa7fdabf8
 80018b4:	cccccccd 	.word	0xcccccccd
 80018b8:	40020010 	.word	0x40020010
 80018bc:	40020028 	.word	0x40020028
 80018c0:	40020040 	.word	0x40020040
 80018c4:	40020058 	.word	0x40020058
 80018c8:	40020070 	.word	0x40020070
 80018cc:	40020088 	.word	0x40020088
 80018d0:	400200a0 	.word	0x400200a0
 80018d4:	400200b8 	.word	0x400200b8
 80018d8:	40020410 	.word	0x40020410
 80018dc:	40020428 	.word	0x40020428
 80018e0:	40020440 	.word	0x40020440
 80018e4:	40020458 	.word	0x40020458
 80018e8:	40020470 	.word	0x40020470
 80018ec:	40020488 	.word	0x40020488
 80018f0:	400204a0 	.word	0x400204a0
 80018f4:	400204b8 	.word	0x400204b8
 80018f8:	58025408 	.word	0x58025408
 80018fc:	5802541c 	.word	0x5802541c
 8001900:	58025430 	.word	0x58025430
 8001904:	58025444 	.word	0x58025444
 8001908:	58025458 	.word	0x58025458
 800190c:	5802546c 	.word	0x5802546c
 8001910:	58025480 	.word	0x58025480
 8001914:	58025494 	.word	0x58025494

08001918 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e237      	b.n	8001d9a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d004      	beq.n	8001940 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e22c      	b.n	8001d9a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a5c      	ldr	r2, [pc, #368]	; (8001ab8 <HAL_DMA_Abort_IT+0x1a0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d04a      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a5b      	ldr	r2, [pc, #364]	; (8001abc <HAL_DMA_Abort_IT+0x1a4>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d045      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a59      	ldr	r2, [pc, #356]	; (8001ac0 <HAL_DMA_Abort_IT+0x1a8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d040      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a58      	ldr	r2, [pc, #352]	; (8001ac4 <HAL_DMA_Abort_IT+0x1ac>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d03b      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a56      	ldr	r2, [pc, #344]	; (8001ac8 <HAL_DMA_Abort_IT+0x1b0>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d036      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a55      	ldr	r2, [pc, #340]	; (8001acc <HAL_DMA_Abort_IT+0x1b4>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d031      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a53      	ldr	r2, [pc, #332]	; (8001ad0 <HAL_DMA_Abort_IT+0x1b8>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d02c      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a52      	ldr	r2, [pc, #328]	; (8001ad4 <HAL_DMA_Abort_IT+0x1bc>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d027      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a50      	ldr	r2, [pc, #320]	; (8001ad8 <HAL_DMA_Abort_IT+0x1c0>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d022      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a4f      	ldr	r2, [pc, #316]	; (8001adc <HAL_DMA_Abort_IT+0x1c4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d01d      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a4d      	ldr	r2, [pc, #308]	; (8001ae0 <HAL_DMA_Abort_IT+0x1c8>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d018      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a4c      	ldr	r2, [pc, #304]	; (8001ae4 <HAL_DMA_Abort_IT+0x1cc>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d013      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a4a      	ldr	r2, [pc, #296]	; (8001ae8 <HAL_DMA_Abort_IT+0x1d0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d00e      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a49      	ldr	r2, [pc, #292]	; (8001aec <HAL_DMA_Abort_IT+0x1d4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d009      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a47      	ldr	r2, [pc, #284]	; (8001af0 <HAL_DMA_Abort_IT+0x1d8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d004      	beq.n	80019e0 <HAL_DMA_Abort_IT+0xc8>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a46      	ldr	r2, [pc, #280]	; (8001af4 <HAL_DMA_Abort_IT+0x1dc>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d101      	bne.n	80019e4 <HAL_DMA_Abort_IT+0xcc>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <HAL_DMA_Abort_IT+0xce>
 80019e4:	2300      	movs	r3, #0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 8086 	beq.w	8001af8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2204      	movs	r2, #4
 80019f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a2f      	ldr	r2, [pc, #188]	; (8001ab8 <HAL_DMA_Abort_IT+0x1a0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d04a      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a2e      	ldr	r2, [pc, #184]	; (8001abc <HAL_DMA_Abort_IT+0x1a4>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d045      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a2c      	ldr	r2, [pc, #176]	; (8001ac0 <HAL_DMA_Abort_IT+0x1a8>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d040      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a2b      	ldr	r2, [pc, #172]	; (8001ac4 <HAL_DMA_Abort_IT+0x1ac>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d03b      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a29      	ldr	r2, [pc, #164]	; (8001ac8 <HAL_DMA_Abort_IT+0x1b0>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d036      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a28      	ldr	r2, [pc, #160]	; (8001acc <HAL_DMA_Abort_IT+0x1b4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d031      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a26      	ldr	r2, [pc, #152]	; (8001ad0 <HAL_DMA_Abort_IT+0x1b8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d02c      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a25      	ldr	r2, [pc, #148]	; (8001ad4 <HAL_DMA_Abort_IT+0x1bc>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d027      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a23      	ldr	r2, [pc, #140]	; (8001ad8 <HAL_DMA_Abort_IT+0x1c0>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d022      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a22      	ldr	r2, [pc, #136]	; (8001adc <HAL_DMA_Abort_IT+0x1c4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d01d      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a20      	ldr	r2, [pc, #128]	; (8001ae0 <HAL_DMA_Abort_IT+0x1c8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d018      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1f      	ldr	r2, [pc, #124]	; (8001ae4 <HAL_DMA_Abort_IT+0x1cc>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d013      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a1d      	ldr	r2, [pc, #116]	; (8001ae8 <HAL_DMA_Abort_IT+0x1d0>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d00e      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	; (8001aec <HAL_DMA_Abort_IT+0x1d4>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d009      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a1a      	ldr	r2, [pc, #104]	; (8001af0 <HAL_DMA_Abort_IT+0x1d8>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d004      	beq.n	8001a94 <HAL_DMA_Abort_IT+0x17c>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a19      	ldr	r2, [pc, #100]	; (8001af4 <HAL_DMA_Abort_IT+0x1dc>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d108      	bne.n	8001aa6 <HAL_DMA_Abort_IT+0x18e>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 0201 	bic.w	r2, r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	e178      	b.n	8001d98 <HAL_DMA_Abort_IT+0x480>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0201 	bic.w	r2, r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e16f      	b.n	8001d98 <HAL_DMA_Abort_IT+0x480>
 8001ab8:	40020010 	.word	0x40020010
 8001abc:	40020028 	.word	0x40020028
 8001ac0:	40020040 	.word	0x40020040
 8001ac4:	40020058 	.word	0x40020058
 8001ac8:	40020070 	.word	0x40020070
 8001acc:	40020088 	.word	0x40020088
 8001ad0:	400200a0 	.word	0x400200a0
 8001ad4:	400200b8 	.word	0x400200b8
 8001ad8:	40020410 	.word	0x40020410
 8001adc:	40020428 	.word	0x40020428
 8001ae0:	40020440 	.word	0x40020440
 8001ae4:	40020458 	.word	0x40020458
 8001ae8:	40020470 	.word	0x40020470
 8001aec:	40020488 	.word	0x40020488
 8001af0:	400204a0 	.word	0x400204a0
 8001af4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 020e 	bic.w	r2, r2, #14
 8001b06:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a6c      	ldr	r2, [pc, #432]	; (8001cc0 <HAL_DMA_Abort_IT+0x3a8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d04a      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a6b      	ldr	r2, [pc, #428]	; (8001cc4 <HAL_DMA_Abort_IT+0x3ac>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d045      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a69      	ldr	r2, [pc, #420]	; (8001cc8 <HAL_DMA_Abort_IT+0x3b0>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d040      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a68      	ldr	r2, [pc, #416]	; (8001ccc <HAL_DMA_Abort_IT+0x3b4>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d03b      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a66      	ldr	r2, [pc, #408]	; (8001cd0 <HAL_DMA_Abort_IT+0x3b8>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d036      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a65      	ldr	r2, [pc, #404]	; (8001cd4 <HAL_DMA_Abort_IT+0x3bc>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d031      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a63      	ldr	r2, [pc, #396]	; (8001cd8 <HAL_DMA_Abort_IT+0x3c0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d02c      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a62      	ldr	r2, [pc, #392]	; (8001cdc <HAL_DMA_Abort_IT+0x3c4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d027      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a60      	ldr	r2, [pc, #384]	; (8001ce0 <HAL_DMA_Abort_IT+0x3c8>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d022      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a5f      	ldr	r2, [pc, #380]	; (8001ce4 <HAL_DMA_Abort_IT+0x3cc>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d01d      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a5d      	ldr	r2, [pc, #372]	; (8001ce8 <HAL_DMA_Abort_IT+0x3d0>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d018      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a5c      	ldr	r2, [pc, #368]	; (8001cec <HAL_DMA_Abort_IT+0x3d4>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d013      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a5a      	ldr	r2, [pc, #360]	; (8001cf0 <HAL_DMA_Abort_IT+0x3d8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d00e      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a59      	ldr	r2, [pc, #356]	; (8001cf4 <HAL_DMA_Abort_IT+0x3dc>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d009      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a57      	ldr	r2, [pc, #348]	; (8001cf8 <HAL_DMA_Abort_IT+0x3e0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d004      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x290>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a56      	ldr	r2, [pc, #344]	; (8001cfc <HAL_DMA_Abort_IT+0x3e4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d108      	bne.n	8001bba <HAL_DMA_Abort_IT+0x2a2>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 0201 	bic.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	e007      	b.n	8001bca <HAL_DMA_Abort_IT+0x2b2>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0201 	bic.w	r2, r2, #1
 8001bc8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a3c      	ldr	r2, [pc, #240]	; (8001cc0 <HAL_DMA_Abort_IT+0x3a8>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d072      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a3a      	ldr	r2, [pc, #232]	; (8001cc4 <HAL_DMA_Abort_IT+0x3ac>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d06d      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a39      	ldr	r2, [pc, #228]	; (8001cc8 <HAL_DMA_Abort_IT+0x3b0>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d068      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a37      	ldr	r2, [pc, #220]	; (8001ccc <HAL_DMA_Abort_IT+0x3b4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d063      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a36      	ldr	r2, [pc, #216]	; (8001cd0 <HAL_DMA_Abort_IT+0x3b8>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d05e      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a34      	ldr	r2, [pc, #208]	; (8001cd4 <HAL_DMA_Abort_IT+0x3bc>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d059      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a33      	ldr	r2, [pc, #204]	; (8001cd8 <HAL_DMA_Abort_IT+0x3c0>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d054      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a31      	ldr	r2, [pc, #196]	; (8001cdc <HAL_DMA_Abort_IT+0x3c4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d04f      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a30      	ldr	r2, [pc, #192]	; (8001ce0 <HAL_DMA_Abort_IT+0x3c8>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d04a      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a2e      	ldr	r2, [pc, #184]	; (8001ce4 <HAL_DMA_Abort_IT+0x3cc>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d045      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a2d      	ldr	r2, [pc, #180]	; (8001ce8 <HAL_DMA_Abort_IT+0x3d0>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d040      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a2b      	ldr	r2, [pc, #172]	; (8001cec <HAL_DMA_Abort_IT+0x3d4>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d03b      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a2a      	ldr	r2, [pc, #168]	; (8001cf0 <HAL_DMA_Abort_IT+0x3d8>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d036      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a28      	ldr	r2, [pc, #160]	; (8001cf4 <HAL_DMA_Abort_IT+0x3dc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d031      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a27      	ldr	r2, [pc, #156]	; (8001cf8 <HAL_DMA_Abort_IT+0x3e0>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d02c      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a25      	ldr	r2, [pc, #148]	; (8001cfc <HAL_DMA_Abort_IT+0x3e4>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d027      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a24      	ldr	r2, [pc, #144]	; (8001d00 <HAL_DMA_Abort_IT+0x3e8>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d022      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a22      	ldr	r2, [pc, #136]	; (8001d04 <HAL_DMA_Abort_IT+0x3ec>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d01d      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a21      	ldr	r2, [pc, #132]	; (8001d08 <HAL_DMA_Abort_IT+0x3f0>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d018      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a1f      	ldr	r2, [pc, #124]	; (8001d0c <HAL_DMA_Abort_IT+0x3f4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d013      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a1e      	ldr	r2, [pc, #120]	; (8001d10 <HAL_DMA_Abort_IT+0x3f8>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d00e      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1c      	ldr	r2, [pc, #112]	; (8001d14 <HAL_DMA_Abort_IT+0x3fc>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d009      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a1b      	ldr	r2, [pc, #108]	; (8001d18 <HAL_DMA_Abort_IT+0x400>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d004      	beq.n	8001cba <HAL_DMA_Abort_IT+0x3a2>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a19      	ldr	r2, [pc, #100]	; (8001d1c <HAL_DMA_Abort_IT+0x404>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d132      	bne.n	8001d20 <HAL_DMA_Abort_IT+0x408>
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e031      	b.n	8001d22 <HAL_DMA_Abort_IT+0x40a>
 8001cbe:	bf00      	nop
 8001cc0:	40020010 	.word	0x40020010
 8001cc4:	40020028 	.word	0x40020028
 8001cc8:	40020040 	.word	0x40020040
 8001ccc:	40020058 	.word	0x40020058
 8001cd0:	40020070 	.word	0x40020070
 8001cd4:	40020088 	.word	0x40020088
 8001cd8:	400200a0 	.word	0x400200a0
 8001cdc:	400200b8 	.word	0x400200b8
 8001ce0:	40020410 	.word	0x40020410
 8001ce4:	40020428 	.word	0x40020428
 8001ce8:	40020440 	.word	0x40020440
 8001cec:	40020458 	.word	0x40020458
 8001cf0:	40020470 	.word	0x40020470
 8001cf4:	40020488 	.word	0x40020488
 8001cf8:	400204a0 	.word	0x400204a0
 8001cfc:	400204b8 	.word	0x400204b8
 8001d00:	58025408 	.word	0x58025408
 8001d04:	5802541c 	.word	0x5802541c
 8001d08:	58025430 	.word	0x58025430
 8001d0c:	58025444 	.word	0x58025444
 8001d10:	58025458 	.word	0x58025458
 8001d14:	5802546c 	.word	0x5802546c
 8001d18:	58025480 	.word	0x58025480
 8001d1c:	58025494 	.word	0x58025494
 8001d20:	2300      	movs	r3, #0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d028      	beq.n	8001d78 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d34:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d40:	f003 031f 	and.w	r3, r3, #31
 8001d44:	2201      	movs	r2, #1
 8001d46:	409a      	lsls	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001d54:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00c      	beq.n	8001d78 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d6c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001d76:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop

08001da4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001db0:	4b67      	ldr	r3, [pc, #412]	; (8001f50 <HAL_DMA_IRQHandler+0x1ac>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a67      	ldr	r2, [pc, #412]	; (8001f54 <HAL_DMA_IRQHandler+0x1b0>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	0a9b      	lsrs	r3, r3, #10
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001dca:	6a3b      	ldr	r3, [r7, #32]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a5f      	ldr	r2, [pc, #380]	; (8001f58 <HAL_DMA_IRQHandler+0x1b4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d04a      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a5d      	ldr	r2, [pc, #372]	; (8001f5c <HAL_DMA_IRQHandler+0x1b8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d045      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a5c      	ldr	r2, [pc, #368]	; (8001f60 <HAL_DMA_IRQHandler+0x1bc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d040      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a5a      	ldr	r2, [pc, #360]	; (8001f64 <HAL_DMA_IRQHandler+0x1c0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d03b      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a59      	ldr	r2, [pc, #356]	; (8001f68 <HAL_DMA_IRQHandler+0x1c4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d036      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a57      	ldr	r2, [pc, #348]	; (8001f6c <HAL_DMA_IRQHandler+0x1c8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d031      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a56      	ldr	r2, [pc, #344]	; (8001f70 <HAL_DMA_IRQHandler+0x1cc>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d02c      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a54      	ldr	r2, [pc, #336]	; (8001f74 <HAL_DMA_IRQHandler+0x1d0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d027      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a53      	ldr	r2, [pc, #332]	; (8001f78 <HAL_DMA_IRQHandler+0x1d4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d022      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a51      	ldr	r2, [pc, #324]	; (8001f7c <HAL_DMA_IRQHandler+0x1d8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d01d      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a50      	ldr	r2, [pc, #320]	; (8001f80 <HAL_DMA_IRQHandler+0x1dc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d018      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a4e      	ldr	r2, [pc, #312]	; (8001f84 <HAL_DMA_IRQHandler+0x1e0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d013      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a4d      	ldr	r2, [pc, #308]	; (8001f88 <HAL_DMA_IRQHandler+0x1e4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d00e      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a4b      	ldr	r2, [pc, #300]	; (8001f8c <HAL_DMA_IRQHandler+0x1e8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d009      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a4a      	ldr	r2, [pc, #296]	; (8001f90 <HAL_DMA_IRQHandler+0x1ec>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d004      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xd2>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a48      	ldr	r2, [pc, #288]	; (8001f94 <HAL_DMA_IRQHandler+0x1f0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d101      	bne.n	8001e7a <HAL_DMA_IRQHandler+0xd6>
 8001e76:	2301      	movs	r3, #1
 8001e78:	e000      	b.n	8001e7c <HAL_DMA_IRQHandler+0xd8>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 842b 	beq.w	80026d8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	2208      	movs	r2, #8
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 80a2 	beq.w	8001fdc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a2e      	ldr	r2, [pc, #184]	; (8001f58 <HAL_DMA_IRQHandler+0x1b4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d04a      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a2d      	ldr	r2, [pc, #180]	; (8001f5c <HAL_DMA_IRQHandler+0x1b8>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d045      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2b      	ldr	r2, [pc, #172]	; (8001f60 <HAL_DMA_IRQHandler+0x1bc>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d040      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a2a      	ldr	r2, [pc, #168]	; (8001f64 <HAL_DMA_IRQHandler+0x1c0>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d03b      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a28      	ldr	r2, [pc, #160]	; (8001f68 <HAL_DMA_IRQHandler+0x1c4>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d036      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a27      	ldr	r2, [pc, #156]	; (8001f6c <HAL_DMA_IRQHandler+0x1c8>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d031      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a25      	ldr	r2, [pc, #148]	; (8001f70 <HAL_DMA_IRQHandler+0x1cc>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d02c      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a24      	ldr	r2, [pc, #144]	; (8001f74 <HAL_DMA_IRQHandler+0x1d0>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d027      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a22      	ldr	r2, [pc, #136]	; (8001f78 <HAL_DMA_IRQHandler+0x1d4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d022      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <HAL_DMA_IRQHandler+0x1d8>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d01d      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a1f      	ldr	r2, [pc, #124]	; (8001f80 <HAL_DMA_IRQHandler+0x1dc>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d018      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_DMA_IRQHandler+0x1e0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d013      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a1c      	ldr	r2, [pc, #112]	; (8001f88 <HAL_DMA_IRQHandler+0x1e4>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d00e      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a1b      	ldr	r2, [pc, #108]	; (8001f8c <HAL_DMA_IRQHandler+0x1e8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d009      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a19      	ldr	r2, [pc, #100]	; (8001f90 <HAL_DMA_IRQHandler+0x1ec>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d004      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x194>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a18      	ldr	r2, [pc, #96]	; (8001f94 <HAL_DMA_IRQHandler+0x1f0>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d12f      	bne.n	8001f98 <HAL_DMA_IRQHandler+0x1f4>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2301      	movne	r3, #1
 8001f48:	2300      	moveq	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	e02e      	b.n	8001fac <HAL_DMA_IRQHandler+0x208>
 8001f4e:	bf00      	nop
 8001f50:	24000000 	.word	0x24000000
 8001f54:	1b4e81b5 	.word	0x1b4e81b5
 8001f58:	40020010 	.word	0x40020010
 8001f5c:	40020028 	.word	0x40020028
 8001f60:	40020040 	.word	0x40020040
 8001f64:	40020058 	.word	0x40020058
 8001f68:	40020070 	.word	0x40020070
 8001f6c:	40020088 	.word	0x40020088
 8001f70:	400200a0 	.word	0x400200a0
 8001f74:	400200b8 	.word	0x400200b8
 8001f78:	40020410 	.word	0x40020410
 8001f7c:	40020428 	.word	0x40020428
 8001f80:	40020440 	.word	0x40020440
 8001f84:	40020458 	.word	0x40020458
 8001f88:	40020470 	.word	0x40020470
 8001f8c:	40020488 	.word	0x40020488
 8001f90:	400204a0 	.word	0x400204a0
 8001f94:	400204b8 	.word	0x400204b8
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	bf14      	ite	ne
 8001fa6:	2301      	movne	r3, #1
 8001fa8:	2300      	moveq	r3, #0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d015      	beq.n	8001fdc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0204 	bic.w	r2, r2, #4
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc4:	f003 031f 	and.w	r3, r3, #31
 8001fc8:	2208      	movs	r2, #8
 8001fca:	409a      	lsls	r2, r3
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd4:	f043 0201 	orr.w	r2, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe0:	f003 031f 	and.w	r3, r3, #31
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d06e      	beq.n	80020d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a69      	ldr	r2, [pc, #420]	; (800219c <HAL_DMA_IRQHandler+0x3f8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d04a      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a67      	ldr	r2, [pc, #412]	; (80021a0 <HAL_DMA_IRQHandler+0x3fc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d045      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a66      	ldr	r2, [pc, #408]	; (80021a4 <HAL_DMA_IRQHandler+0x400>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d040      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a64      	ldr	r2, [pc, #400]	; (80021a8 <HAL_DMA_IRQHandler+0x404>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d03b      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a63      	ldr	r2, [pc, #396]	; (80021ac <HAL_DMA_IRQHandler+0x408>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d036      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a61      	ldr	r2, [pc, #388]	; (80021b0 <HAL_DMA_IRQHandler+0x40c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d031      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a60      	ldr	r2, [pc, #384]	; (80021b4 <HAL_DMA_IRQHandler+0x410>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d02c      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a5e      	ldr	r2, [pc, #376]	; (80021b8 <HAL_DMA_IRQHandler+0x414>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d027      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a5d      	ldr	r2, [pc, #372]	; (80021bc <HAL_DMA_IRQHandler+0x418>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d022      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a5b      	ldr	r2, [pc, #364]	; (80021c0 <HAL_DMA_IRQHandler+0x41c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d01d      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a5a      	ldr	r2, [pc, #360]	; (80021c4 <HAL_DMA_IRQHandler+0x420>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d018      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a58      	ldr	r2, [pc, #352]	; (80021c8 <HAL_DMA_IRQHandler+0x424>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d013      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a57      	ldr	r2, [pc, #348]	; (80021cc <HAL_DMA_IRQHandler+0x428>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d00e      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a55      	ldr	r2, [pc, #340]	; (80021d0 <HAL_DMA_IRQHandler+0x42c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d009      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a54      	ldr	r2, [pc, #336]	; (80021d4 <HAL_DMA_IRQHandler+0x430>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d004      	beq.n	8002092 <HAL_DMA_IRQHandler+0x2ee>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a52      	ldr	r2, [pc, #328]	; (80021d8 <HAL_DMA_IRQHandler+0x434>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10a      	bne.n	80020a8 <HAL_DMA_IRQHandler+0x304>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209c:	2b00      	cmp	r3, #0
 800209e:	bf14      	ite	ne
 80020a0:	2301      	movne	r3, #1
 80020a2:	2300      	moveq	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	e003      	b.n	80020b0 <HAL_DMA_IRQHandler+0x30c>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2300      	movs	r3, #0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00d      	beq.n	80020d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b8:	f003 031f 	and.w	r3, r3, #31
 80020bc:	2201      	movs	r2, #1
 80020be:	409a      	lsls	r2, r3
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c8:	f043 0202 	orr.w	r2, r3, #2
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d4:	f003 031f 	and.w	r3, r3, #31
 80020d8:	2204      	movs	r2, #4
 80020da:	409a      	lsls	r2, r3
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	4013      	ands	r3, r2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f000 808f 	beq.w	8002204 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a2c      	ldr	r2, [pc, #176]	; (800219c <HAL_DMA_IRQHandler+0x3f8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a2a      	ldr	r2, [pc, #168]	; (80021a0 <HAL_DMA_IRQHandler+0x3fc>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a29      	ldr	r2, [pc, #164]	; (80021a4 <HAL_DMA_IRQHandler+0x400>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a27      	ldr	r2, [pc, #156]	; (80021a8 <HAL_DMA_IRQHandler+0x404>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a26      	ldr	r2, [pc, #152]	; (80021ac <HAL_DMA_IRQHandler+0x408>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a24      	ldr	r2, [pc, #144]	; (80021b0 <HAL_DMA_IRQHandler+0x40c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a23      	ldr	r2, [pc, #140]	; (80021b4 <HAL_DMA_IRQHandler+0x410>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a21      	ldr	r2, [pc, #132]	; (80021b8 <HAL_DMA_IRQHandler+0x414>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a20      	ldr	r2, [pc, #128]	; (80021bc <HAL_DMA_IRQHandler+0x418>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1e      	ldr	r2, [pc, #120]	; (80021c0 <HAL_DMA_IRQHandler+0x41c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a1d      	ldr	r2, [pc, #116]	; (80021c4 <HAL_DMA_IRQHandler+0x420>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1b      	ldr	r2, [pc, #108]	; (80021c8 <HAL_DMA_IRQHandler+0x424>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a1a      	ldr	r2, [pc, #104]	; (80021cc <HAL_DMA_IRQHandler+0x428>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a18      	ldr	r2, [pc, #96]	; (80021d0 <HAL_DMA_IRQHandler+0x42c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a17      	ldr	r2, [pc, #92]	; (80021d4 <HAL_DMA_IRQHandler+0x430>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0x3e2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a15      	ldr	r2, [pc, #84]	; (80021d8 <HAL_DMA_IRQHandler+0x434>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d12a      	bne.n	80021dc <HAL_DMA_IRQHandler+0x438>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	bf14      	ite	ne
 8002194:	2301      	movne	r3, #1
 8002196:	2300      	moveq	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	e023      	b.n	80021e4 <HAL_DMA_IRQHandler+0x440>
 800219c:	40020010 	.word	0x40020010
 80021a0:	40020028 	.word	0x40020028
 80021a4:	40020040 	.word	0x40020040
 80021a8:	40020058 	.word	0x40020058
 80021ac:	40020070 	.word	0x40020070
 80021b0:	40020088 	.word	0x40020088
 80021b4:	400200a0 	.word	0x400200a0
 80021b8:	400200b8 	.word	0x400200b8
 80021bc:	40020410 	.word	0x40020410
 80021c0:	40020428 	.word	0x40020428
 80021c4:	40020440 	.word	0x40020440
 80021c8:	40020458 	.word	0x40020458
 80021cc:	40020470 	.word	0x40020470
 80021d0:	40020488 	.word	0x40020488
 80021d4:	400204a0 	.word	0x400204a0
 80021d8:	400204b8 	.word	0x400204b8
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2300      	movs	r3, #0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00d      	beq.n	8002204 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ec:	f003 031f 	and.w	r3, r3, #31
 80021f0:	2204      	movs	r2, #4
 80021f2:	409a      	lsls	r2, r3
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fc:	f043 0204 	orr.w	r2, r3, #4
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	2210      	movs	r2, #16
 800220e:	409a      	lsls	r2, r3
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	4013      	ands	r3, r2
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 80a6 	beq.w	8002366 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a85      	ldr	r2, [pc, #532]	; (8002434 <HAL_DMA_IRQHandler+0x690>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d04a      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a83      	ldr	r2, [pc, #524]	; (8002438 <HAL_DMA_IRQHandler+0x694>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d045      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a82      	ldr	r2, [pc, #520]	; (800243c <HAL_DMA_IRQHandler+0x698>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d040      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a80      	ldr	r2, [pc, #512]	; (8002440 <HAL_DMA_IRQHandler+0x69c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d03b      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a7f      	ldr	r2, [pc, #508]	; (8002444 <HAL_DMA_IRQHandler+0x6a0>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d036      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a7d      	ldr	r2, [pc, #500]	; (8002448 <HAL_DMA_IRQHandler+0x6a4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d031      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a7c      	ldr	r2, [pc, #496]	; (800244c <HAL_DMA_IRQHandler+0x6a8>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d02c      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a7a      	ldr	r2, [pc, #488]	; (8002450 <HAL_DMA_IRQHandler+0x6ac>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d027      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a79      	ldr	r2, [pc, #484]	; (8002454 <HAL_DMA_IRQHandler+0x6b0>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d022      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a77      	ldr	r2, [pc, #476]	; (8002458 <HAL_DMA_IRQHandler+0x6b4>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d01d      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a76      	ldr	r2, [pc, #472]	; (800245c <HAL_DMA_IRQHandler+0x6b8>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d018      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a74      	ldr	r2, [pc, #464]	; (8002460 <HAL_DMA_IRQHandler+0x6bc>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d013      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a73      	ldr	r2, [pc, #460]	; (8002464 <HAL_DMA_IRQHandler+0x6c0>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d00e      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a71      	ldr	r2, [pc, #452]	; (8002468 <HAL_DMA_IRQHandler+0x6c4>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a70      	ldr	r2, [pc, #448]	; (800246c <HAL_DMA_IRQHandler+0x6c8>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d004      	beq.n	80022ba <HAL_DMA_IRQHandler+0x516>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a6e      	ldr	r2, [pc, #440]	; (8002470 <HAL_DMA_IRQHandler+0x6cc>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d10a      	bne.n	80022d0 <HAL_DMA_IRQHandler+0x52c>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	bf14      	ite	ne
 80022c8:	2301      	movne	r3, #1
 80022ca:	2300      	moveq	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	e009      	b.n	80022e4 <HAL_DMA_IRQHandler+0x540>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	bf14      	ite	ne
 80022de:	2301      	movne	r3, #1
 80022e0:	2300      	moveq	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d03e      	beq.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ec:	f003 031f 	and.w	r3, r3, #31
 80022f0:	2210      	movs	r2, #16
 80022f2:	409a      	lsls	r2, r3
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d018      	beq.n	8002338 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d108      	bne.n	8002326 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d024      	beq.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
 8002324:	e01f      	b.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800232a:	2b00      	cmp	r3, #0
 800232c:	d01b      	beq.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	4798      	blx	r3
 8002336:	e016      	b.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002342:	2b00      	cmp	r3, #0
 8002344:	d107      	bne.n	8002356 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 0208 	bic.w	r2, r2, #8
 8002354:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2220      	movs	r2, #32
 8002370:	409a      	lsls	r2, r3
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 8110 	beq.w	800259c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a2c      	ldr	r2, [pc, #176]	; (8002434 <HAL_DMA_IRQHandler+0x690>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d04a      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a2b      	ldr	r2, [pc, #172]	; (8002438 <HAL_DMA_IRQHandler+0x694>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d045      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a29      	ldr	r2, [pc, #164]	; (800243c <HAL_DMA_IRQHandler+0x698>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d040      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a28      	ldr	r2, [pc, #160]	; (8002440 <HAL_DMA_IRQHandler+0x69c>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d03b      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a26      	ldr	r2, [pc, #152]	; (8002444 <HAL_DMA_IRQHandler+0x6a0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d036      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a25      	ldr	r2, [pc, #148]	; (8002448 <HAL_DMA_IRQHandler+0x6a4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d031      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a23      	ldr	r2, [pc, #140]	; (800244c <HAL_DMA_IRQHandler+0x6a8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d02c      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a22      	ldr	r2, [pc, #136]	; (8002450 <HAL_DMA_IRQHandler+0x6ac>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d027      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a20      	ldr	r2, [pc, #128]	; (8002454 <HAL_DMA_IRQHandler+0x6b0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d022      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a1f      	ldr	r2, [pc, #124]	; (8002458 <HAL_DMA_IRQHandler+0x6b4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d01d      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a1d      	ldr	r2, [pc, #116]	; (800245c <HAL_DMA_IRQHandler+0x6b8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d018      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a1c      	ldr	r2, [pc, #112]	; (8002460 <HAL_DMA_IRQHandler+0x6bc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d013      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1a      	ldr	r2, [pc, #104]	; (8002464 <HAL_DMA_IRQHandler+0x6c0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00e      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a19      	ldr	r2, [pc, #100]	; (8002468 <HAL_DMA_IRQHandler+0x6c4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d009      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a17      	ldr	r2, [pc, #92]	; (800246c <HAL_DMA_IRQHandler+0x6c8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d004      	beq.n	800241c <HAL_DMA_IRQHandler+0x678>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a16      	ldr	r2, [pc, #88]	; (8002470 <HAL_DMA_IRQHandler+0x6cc>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d12b      	bne.n	8002474 <HAL_DMA_IRQHandler+0x6d0>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	2b00      	cmp	r3, #0
 8002428:	bf14      	ite	ne
 800242a:	2301      	movne	r3, #1
 800242c:	2300      	moveq	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	e02a      	b.n	8002488 <HAL_DMA_IRQHandler+0x6e4>
 8002432:	bf00      	nop
 8002434:	40020010 	.word	0x40020010
 8002438:	40020028 	.word	0x40020028
 800243c:	40020040 	.word	0x40020040
 8002440:	40020058 	.word	0x40020058
 8002444:	40020070 	.word	0x40020070
 8002448:	40020088 	.word	0x40020088
 800244c:	400200a0 	.word	0x400200a0
 8002450:	400200b8 	.word	0x400200b8
 8002454:	40020410 	.word	0x40020410
 8002458:	40020428 	.word	0x40020428
 800245c:	40020440 	.word	0x40020440
 8002460:	40020458 	.word	0x40020458
 8002464:	40020470 	.word	0x40020470
 8002468:	40020488 	.word	0x40020488
 800246c:	400204a0 	.word	0x400204a0
 8002470:	400204b8 	.word	0x400204b8
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	bf14      	ite	ne
 8002482:	2301      	movne	r3, #1
 8002484:	2300      	moveq	r3, #0
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 8087 	beq.w	800259c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	f003 031f 	and.w	r3, r3, #31
 8002496:	2220      	movs	r2, #32
 8002498:	409a      	lsls	r2, r3
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d139      	bne.n	800251e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0216 	bic.w	r2, r2, #22
 80024b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	695a      	ldr	r2, [r3, #20]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <HAL_DMA_IRQHandler+0x736>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 0208 	bic.w	r2, r2, #8
 80024e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	f003 031f 	and.w	r3, r3, #31
 80024f2:	223f      	movs	r2, #63	; 0x3f
 80024f4:	409a      	lsls	r2, r3
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 834a 	beq.w	8002ba8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	4798      	blx	r3
          }
          return;
 800251c:	e344      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d018      	beq.n	800255e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d108      	bne.n	800254c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253e:	2b00      	cmp	r3, #0
 8002540:	d02c      	beq.n	800259c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	4798      	blx	r3
 800254a:	e027      	b.n	800259c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002550:	2b00      	cmp	r3, #0
 8002552:	d023      	beq.n	800259c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4798      	blx	r3
 800255c:	e01e      	b.n	800259c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10f      	bne.n	800258c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0210 	bic.w	r2, r2, #16
 800257a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 8306 	beq.w	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8088 	beq.w	80026c4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2204      	movs	r2, #4
 80025b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a7a      	ldr	r2, [pc, #488]	; (80027ac <HAL_DMA_IRQHandler+0xa08>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d04a      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a79      	ldr	r2, [pc, #484]	; (80027b0 <HAL_DMA_IRQHandler+0xa0c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d045      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a77      	ldr	r2, [pc, #476]	; (80027b4 <HAL_DMA_IRQHandler+0xa10>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d040      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a76      	ldr	r2, [pc, #472]	; (80027b8 <HAL_DMA_IRQHandler+0xa14>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d03b      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a74      	ldr	r2, [pc, #464]	; (80027bc <HAL_DMA_IRQHandler+0xa18>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d036      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a73      	ldr	r2, [pc, #460]	; (80027c0 <HAL_DMA_IRQHandler+0xa1c>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d031      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a71      	ldr	r2, [pc, #452]	; (80027c4 <HAL_DMA_IRQHandler+0xa20>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d02c      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a70      	ldr	r2, [pc, #448]	; (80027c8 <HAL_DMA_IRQHandler+0xa24>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d027      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a6e      	ldr	r2, [pc, #440]	; (80027cc <HAL_DMA_IRQHandler+0xa28>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d022      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a6d      	ldr	r2, [pc, #436]	; (80027d0 <HAL_DMA_IRQHandler+0xa2c>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d01d      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a6b      	ldr	r2, [pc, #428]	; (80027d4 <HAL_DMA_IRQHandler+0xa30>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d018      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a6a      	ldr	r2, [pc, #424]	; (80027d8 <HAL_DMA_IRQHandler+0xa34>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d013      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a68      	ldr	r2, [pc, #416]	; (80027dc <HAL_DMA_IRQHandler+0xa38>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d00e      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a67      	ldr	r2, [pc, #412]	; (80027e0 <HAL_DMA_IRQHandler+0xa3c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d009      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a65      	ldr	r2, [pc, #404]	; (80027e4 <HAL_DMA_IRQHandler+0xa40>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d004      	beq.n	800265c <HAL_DMA_IRQHandler+0x8b8>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a64      	ldr	r2, [pc, #400]	; (80027e8 <HAL_DMA_IRQHandler+0xa44>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d108      	bne.n	800266e <HAL_DMA_IRQHandler+0x8ca>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	e007      	b.n	800267e <HAL_DMA_IRQHandler+0x8da>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0201 	bic.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	3301      	adds	r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002686:	429a      	cmp	r2, r3
 8002688:	d307      	bcc.n	800269a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f2      	bne.n	800267e <HAL_DMA_IRQHandler+0x8da>
 8002698:	e000      	b.n	800269c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800269a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d004      	beq.n	80026b4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2203      	movs	r2, #3
 80026ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80026b2:	e003      	b.n	80026bc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 8272 	beq.w	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	4798      	blx	r3
 80026d6:	e26c      	b.n	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a43      	ldr	r2, [pc, #268]	; (80027ec <HAL_DMA_IRQHandler+0xa48>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d022      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a42      	ldr	r2, [pc, #264]	; (80027f0 <HAL_DMA_IRQHandler+0xa4c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d01d      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a40      	ldr	r2, [pc, #256]	; (80027f4 <HAL_DMA_IRQHandler+0xa50>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d018      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a3f      	ldr	r2, [pc, #252]	; (80027f8 <HAL_DMA_IRQHandler+0xa54>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d013      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a3d      	ldr	r2, [pc, #244]	; (80027fc <HAL_DMA_IRQHandler+0xa58>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d00e      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a3c      	ldr	r2, [pc, #240]	; (8002800 <HAL_DMA_IRQHandler+0xa5c>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d009      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a3a      	ldr	r2, [pc, #232]	; (8002804 <HAL_DMA_IRQHandler+0xa60>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d004      	beq.n	8002728 <HAL_DMA_IRQHandler+0x984>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a39      	ldr	r2, [pc, #228]	; (8002808 <HAL_DMA_IRQHandler+0xa64>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d101      	bne.n	800272c <HAL_DMA_IRQHandler+0x988>
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <HAL_DMA_IRQHandler+0x98a>
 800272c:	2300      	movs	r3, #0
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 823f 	beq.w	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	2204      	movs	r2, #4
 8002746:	409a      	lsls	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	4013      	ands	r3, r2
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 80cd 	beq.w	80028ec <HAL_DMA_IRQHandler+0xb48>
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 80c7 	beq.w	80028ec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002762:	f003 031f 	and.w	r3, r3, #31
 8002766:	2204      	movs	r2, #4
 8002768:	409a      	lsls	r2, r3
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d049      	beq.n	800280c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 8210 	beq.w	8002bac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002794:	e20a      	b.n	8002bac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 8206 	beq.w	8002bac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027a8:	e200      	b.n	8002bac <HAL_DMA_IRQHandler+0xe08>
 80027aa:	bf00      	nop
 80027ac:	40020010 	.word	0x40020010
 80027b0:	40020028 	.word	0x40020028
 80027b4:	40020040 	.word	0x40020040
 80027b8:	40020058 	.word	0x40020058
 80027bc:	40020070 	.word	0x40020070
 80027c0:	40020088 	.word	0x40020088
 80027c4:	400200a0 	.word	0x400200a0
 80027c8:	400200b8 	.word	0x400200b8
 80027cc:	40020410 	.word	0x40020410
 80027d0:	40020428 	.word	0x40020428
 80027d4:	40020440 	.word	0x40020440
 80027d8:	40020458 	.word	0x40020458
 80027dc:	40020470 	.word	0x40020470
 80027e0:	40020488 	.word	0x40020488
 80027e4:	400204a0 	.word	0x400204a0
 80027e8:	400204b8 	.word	0x400204b8
 80027ec:	58025408 	.word	0x58025408
 80027f0:	5802541c 	.word	0x5802541c
 80027f4:	58025430 	.word	0x58025430
 80027f8:	58025444 	.word	0x58025444
 80027fc:	58025458 	.word	0x58025458
 8002800:	5802546c 	.word	0x5802546c
 8002804:	58025480 	.word	0x58025480
 8002808:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b00      	cmp	r3, #0
 8002814:	d160      	bne.n	80028d8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a7f      	ldr	r2, [pc, #508]	; (8002a18 <HAL_DMA_IRQHandler+0xc74>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d04a      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a7d      	ldr	r2, [pc, #500]	; (8002a1c <HAL_DMA_IRQHandler+0xc78>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d045      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a7c      	ldr	r2, [pc, #496]	; (8002a20 <HAL_DMA_IRQHandler+0xc7c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d040      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a7a      	ldr	r2, [pc, #488]	; (8002a24 <HAL_DMA_IRQHandler+0xc80>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d03b      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a79      	ldr	r2, [pc, #484]	; (8002a28 <HAL_DMA_IRQHandler+0xc84>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d036      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a77      	ldr	r2, [pc, #476]	; (8002a2c <HAL_DMA_IRQHandler+0xc88>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d031      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a76      	ldr	r2, [pc, #472]	; (8002a30 <HAL_DMA_IRQHandler+0xc8c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d02c      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a74      	ldr	r2, [pc, #464]	; (8002a34 <HAL_DMA_IRQHandler+0xc90>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d027      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a73      	ldr	r2, [pc, #460]	; (8002a38 <HAL_DMA_IRQHandler+0xc94>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d022      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a71      	ldr	r2, [pc, #452]	; (8002a3c <HAL_DMA_IRQHandler+0xc98>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d01d      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a70      	ldr	r2, [pc, #448]	; (8002a40 <HAL_DMA_IRQHandler+0xc9c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d018      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a6e      	ldr	r2, [pc, #440]	; (8002a44 <HAL_DMA_IRQHandler+0xca0>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a6d      	ldr	r2, [pc, #436]	; (8002a48 <HAL_DMA_IRQHandler+0xca4>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d00e      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a6b      	ldr	r2, [pc, #428]	; (8002a4c <HAL_DMA_IRQHandler+0xca8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d009      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a6a      	ldr	r2, [pc, #424]	; (8002a50 <HAL_DMA_IRQHandler+0xcac>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d004      	beq.n	80028b6 <HAL_DMA_IRQHandler+0xb12>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a68      	ldr	r2, [pc, #416]	; (8002a54 <HAL_DMA_IRQHandler+0xcb0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d108      	bne.n	80028c8 <HAL_DMA_IRQHandler+0xb24>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0208 	bic.w	r2, r2, #8
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	e007      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb34>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0204 	bic.w	r2, r2, #4
 80028d6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 8165 	beq.w	8002bac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80028ea:	e15f      	b.n	8002bac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f0:	f003 031f 	and.w	r3, r3, #31
 80028f4:	2202      	movs	r2, #2
 80028f6:	409a      	lsls	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 80c5 	beq.w	8002a8c <HAL_DMA_IRQHandler+0xce8>
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 80bf 	beq.w	8002a8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002912:	f003 031f 	and.w	r3, r3, #31
 8002916:	2202      	movs	r2, #2
 8002918:	409a      	lsls	r2, r3
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d018      	beq.n	800295a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d109      	bne.n	8002946 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 813a 	beq.w	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002944:	e134      	b.n	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 8130 	beq.w	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002958:	e12a      	b.n	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	f003 0320 	and.w	r3, r3, #32
 8002960:	2b00      	cmp	r3, #0
 8002962:	f040 8089 	bne.w	8002a78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a2b      	ldr	r2, [pc, #172]	; (8002a18 <HAL_DMA_IRQHandler+0xc74>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d04a      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a29      	ldr	r2, [pc, #164]	; (8002a1c <HAL_DMA_IRQHandler+0xc78>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d045      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a28      	ldr	r2, [pc, #160]	; (8002a20 <HAL_DMA_IRQHandler+0xc7c>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d040      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_DMA_IRQHandler+0xc80>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d03b      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a25      	ldr	r2, [pc, #148]	; (8002a28 <HAL_DMA_IRQHandler+0xc84>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d036      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a23      	ldr	r2, [pc, #140]	; (8002a2c <HAL_DMA_IRQHandler+0xc88>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d031      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a22      	ldr	r2, [pc, #136]	; (8002a30 <HAL_DMA_IRQHandler+0xc8c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d02c      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a20      	ldr	r2, [pc, #128]	; (8002a34 <HAL_DMA_IRQHandler+0xc90>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d027      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a1f      	ldr	r2, [pc, #124]	; (8002a38 <HAL_DMA_IRQHandler+0xc94>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d022      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1d      	ldr	r2, [pc, #116]	; (8002a3c <HAL_DMA_IRQHandler+0xc98>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d01d      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1c      	ldr	r2, [pc, #112]	; (8002a40 <HAL_DMA_IRQHandler+0xc9c>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d018      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a1a      	ldr	r2, [pc, #104]	; (8002a44 <HAL_DMA_IRQHandler+0xca0>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d013      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a19      	ldr	r2, [pc, #100]	; (8002a48 <HAL_DMA_IRQHandler+0xca4>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d00e      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a17      	ldr	r2, [pc, #92]	; (8002a4c <HAL_DMA_IRQHandler+0xca8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d009      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a16      	ldr	r2, [pc, #88]	; (8002a50 <HAL_DMA_IRQHandler+0xcac>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d004      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xc62>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a14      	ldr	r2, [pc, #80]	; (8002a54 <HAL_DMA_IRQHandler+0xcb0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d128      	bne.n	8002a58 <HAL_DMA_IRQHandler+0xcb4>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0214 	bic.w	r2, r2, #20
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	e027      	b.n	8002a68 <HAL_DMA_IRQHandler+0xcc4>
 8002a18:	40020010 	.word	0x40020010
 8002a1c:	40020028 	.word	0x40020028
 8002a20:	40020040 	.word	0x40020040
 8002a24:	40020058 	.word	0x40020058
 8002a28:	40020070 	.word	0x40020070
 8002a2c:	40020088 	.word	0x40020088
 8002a30:	400200a0 	.word	0x400200a0
 8002a34:	400200b8 	.word	0x400200b8
 8002a38:	40020410 	.word	0x40020410
 8002a3c:	40020428 	.word	0x40020428
 8002a40:	40020440 	.word	0x40020440
 8002a44:	40020458 	.word	0x40020458
 8002a48:	40020470 	.word	0x40020470
 8002a4c:	40020488 	.word	0x40020488
 8002a50:	400204a0 	.word	0x400204a0
 8002a54:	400204b8 	.word	0x400204b8
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 020a 	bic.w	r2, r2, #10
 8002a66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 8097 	beq.w	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a8a:	e091      	b.n	8002bb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	2208      	movs	r2, #8
 8002a96:	409a      	lsls	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 8088 	beq.w	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8082 	beq.w	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a41      	ldr	r2, [pc, #260]	; (8002bb8 <HAL_DMA_IRQHandler+0xe14>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d04a      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a3f      	ldr	r2, [pc, #252]	; (8002bbc <HAL_DMA_IRQHandler+0xe18>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d045      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a3e      	ldr	r2, [pc, #248]	; (8002bc0 <HAL_DMA_IRQHandler+0xe1c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d040      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a3c      	ldr	r2, [pc, #240]	; (8002bc4 <HAL_DMA_IRQHandler+0xe20>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d03b      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a3b      	ldr	r2, [pc, #236]	; (8002bc8 <HAL_DMA_IRQHandler+0xe24>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d036      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a39      	ldr	r2, [pc, #228]	; (8002bcc <HAL_DMA_IRQHandler+0xe28>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d031      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a38      	ldr	r2, [pc, #224]	; (8002bd0 <HAL_DMA_IRQHandler+0xe2c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d02c      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a36      	ldr	r2, [pc, #216]	; (8002bd4 <HAL_DMA_IRQHandler+0xe30>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d027      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a35      	ldr	r2, [pc, #212]	; (8002bd8 <HAL_DMA_IRQHandler+0xe34>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d022      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a33      	ldr	r2, [pc, #204]	; (8002bdc <HAL_DMA_IRQHandler+0xe38>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d01d      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a32      	ldr	r2, [pc, #200]	; (8002be0 <HAL_DMA_IRQHandler+0xe3c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d018      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a30      	ldr	r2, [pc, #192]	; (8002be4 <HAL_DMA_IRQHandler+0xe40>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d013      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a2f      	ldr	r2, [pc, #188]	; (8002be8 <HAL_DMA_IRQHandler+0xe44>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d00e      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a2d      	ldr	r2, [pc, #180]	; (8002bec <HAL_DMA_IRQHandler+0xe48>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d009      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a2c      	ldr	r2, [pc, #176]	; (8002bf0 <HAL_DMA_IRQHandler+0xe4c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d004      	beq.n	8002b4e <HAL_DMA_IRQHandler+0xdaa>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a2a      	ldr	r2, [pc, #168]	; (8002bf4 <HAL_DMA_IRQHandler+0xe50>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d108      	bne.n	8002b60 <HAL_DMA_IRQHandler+0xdbc>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 021c 	bic.w	r2, r2, #28
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	e007      	b.n	8002b70 <HAL_DMA_IRQHandler+0xdcc>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 020e 	bic.w	r2, r2, #14
 8002b6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2201      	movs	r2, #1
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d009      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	4798      	blx	r3
 8002ba6:	e004      	b.n	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002ba8:	bf00      	nop
 8002baa:	e002      	b.n	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bac:	bf00      	nop
 8002bae:	e000      	b.n	8002bb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002bb2:	3728      	adds	r7, #40	; 0x28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40020010 	.word	0x40020010
 8002bbc:	40020028 	.word	0x40020028
 8002bc0:	40020040 	.word	0x40020040
 8002bc4:	40020058 	.word	0x40020058
 8002bc8:	40020070 	.word	0x40020070
 8002bcc:	40020088 	.word	0x40020088
 8002bd0:	400200a0 	.word	0x400200a0
 8002bd4:	400200b8 	.word	0x400200b8
 8002bd8:	40020410 	.word	0x40020410
 8002bdc:	40020428 	.word	0x40020428
 8002be0:	40020440 	.word	0x40020440
 8002be4:	40020458 	.word	0x40020458
 8002be8:	40020470 	.word	0x40020470
 8002bec:	40020488 	.word	0x40020488
 8002bf0:	400204a0 	.word	0x400204a0
 8002bf4:	400204b8 	.word	0x400204b8

08002bf8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a42      	ldr	r2, [pc, #264]	; (8002d10 <DMA_CalcBaseAndBitshift+0x118>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d04a      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a41      	ldr	r2, [pc, #260]	; (8002d14 <DMA_CalcBaseAndBitshift+0x11c>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d045      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a3f      	ldr	r2, [pc, #252]	; (8002d18 <DMA_CalcBaseAndBitshift+0x120>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d040      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a3e      	ldr	r2, [pc, #248]	; (8002d1c <DMA_CalcBaseAndBitshift+0x124>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d03b      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a3c      	ldr	r2, [pc, #240]	; (8002d20 <DMA_CalcBaseAndBitshift+0x128>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d036      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a3b      	ldr	r2, [pc, #236]	; (8002d24 <DMA_CalcBaseAndBitshift+0x12c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d031      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a39      	ldr	r2, [pc, #228]	; (8002d28 <DMA_CalcBaseAndBitshift+0x130>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d02c      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a38      	ldr	r2, [pc, #224]	; (8002d2c <DMA_CalcBaseAndBitshift+0x134>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d027      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a36      	ldr	r2, [pc, #216]	; (8002d30 <DMA_CalcBaseAndBitshift+0x138>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d022      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a35      	ldr	r2, [pc, #212]	; (8002d34 <DMA_CalcBaseAndBitshift+0x13c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d01d      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a33      	ldr	r2, [pc, #204]	; (8002d38 <DMA_CalcBaseAndBitshift+0x140>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d018      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a32      	ldr	r2, [pc, #200]	; (8002d3c <DMA_CalcBaseAndBitshift+0x144>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d013      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a30      	ldr	r2, [pc, #192]	; (8002d40 <DMA_CalcBaseAndBitshift+0x148>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00e      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a2f      	ldr	r2, [pc, #188]	; (8002d44 <DMA_CalcBaseAndBitshift+0x14c>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d009      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a2d      	ldr	r2, [pc, #180]	; (8002d48 <DMA_CalcBaseAndBitshift+0x150>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d004      	beq.n	8002ca0 <DMA_CalcBaseAndBitshift+0xa8>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a2c      	ldr	r2, [pc, #176]	; (8002d4c <DMA_CalcBaseAndBitshift+0x154>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d101      	bne.n	8002ca4 <DMA_CalcBaseAndBitshift+0xac>
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e000      	b.n	8002ca6 <DMA_CalcBaseAndBitshift+0xae>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d024      	beq.n	8002cf4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	3b10      	subs	r3, #16
 8002cb2:	4a27      	ldr	r2, [pc, #156]	; (8002d50 <DMA_CalcBaseAndBitshift+0x158>)
 8002cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb8:	091b      	lsrs	r3, r3, #4
 8002cba:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	4a24      	ldr	r2, [pc, #144]	; (8002d54 <DMA_CalcBaseAndBitshift+0x15c>)
 8002cc4:	5cd3      	ldrb	r3, [r2, r3]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d908      	bls.n	8002ce4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	; (8002d58 <DMA_CalcBaseAndBitshift+0x160>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	1d1a      	adds	r2, r3, #4
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	659a      	str	r2, [r3, #88]	; 0x58
 8002ce2:	e00d      	b.n	8002d00 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b1b      	ldr	r3, [pc, #108]	; (8002d58 <DMA_CalcBaseAndBitshift+0x160>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6593      	str	r3, [r2, #88]	; 0x58
 8002cf2:	e005      	b.n	8002d00 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	40020010 	.word	0x40020010
 8002d14:	40020028 	.word	0x40020028
 8002d18:	40020040 	.word	0x40020040
 8002d1c:	40020058 	.word	0x40020058
 8002d20:	40020070 	.word	0x40020070
 8002d24:	40020088 	.word	0x40020088
 8002d28:	400200a0 	.word	0x400200a0
 8002d2c:	400200b8 	.word	0x400200b8
 8002d30:	40020410 	.word	0x40020410
 8002d34:	40020428 	.word	0x40020428
 8002d38:	40020440 	.word	0x40020440
 8002d3c:	40020458 	.word	0x40020458
 8002d40:	40020470 	.word	0x40020470
 8002d44:	40020488 	.word	0x40020488
 8002d48:	400204a0 	.word	0x400204a0
 8002d4c:	400204b8 	.word	0x400204b8
 8002d50:	aaaaaaab 	.word	0xaaaaaaab
 8002d54:	080062dc 	.word	0x080062dc
 8002d58:	fffffc00 	.word	0xfffffc00

08002d5c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d120      	bne.n	8002db2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d858      	bhi.n	8002e2a <DMA_CheckFifoParam+0xce>
 8002d78:	a201      	add	r2, pc, #4	; (adr r2, 8002d80 <DMA_CheckFifoParam+0x24>)
 8002d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7e:	bf00      	nop
 8002d80:	08002d91 	.word	0x08002d91
 8002d84:	08002da3 	.word	0x08002da3
 8002d88:	08002d91 	.word	0x08002d91
 8002d8c:	08002e2b 	.word	0x08002e2b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d048      	beq.n	8002e2e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002da0:	e045      	b.n	8002e2e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002daa:	d142      	bne.n	8002e32 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002db0:	e03f      	b.n	8002e32 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dba:	d123      	bne.n	8002e04 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d838      	bhi.n	8002e36 <DMA_CheckFifoParam+0xda>
 8002dc4:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <DMA_CheckFifoParam+0x70>)
 8002dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dca:	bf00      	nop
 8002dcc:	08002ddd 	.word	0x08002ddd
 8002dd0:	08002de3 	.word	0x08002de3
 8002dd4:	08002ddd 	.word	0x08002ddd
 8002dd8:	08002df5 	.word	0x08002df5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	73fb      	strb	r3, [r7, #15]
        break;
 8002de0:	e030      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d025      	beq.n	8002e3a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002df2:	e022      	b.n	8002e3a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dfc:	d11f      	bne.n	8002e3e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002e02:	e01c      	b.n	8002e3e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d902      	bls.n	8002e12 <DMA_CheckFifoParam+0xb6>
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d003      	beq.n	8002e18 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002e10:	e018      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
        break;
 8002e16:	e015      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00e      	beq.n	8002e42 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	73fb      	strb	r3, [r7, #15]
    break;
 8002e28:	e00b      	b.n	8002e42 <DMA_CheckFifoParam+0xe6>
        break;
 8002e2a:	bf00      	nop
 8002e2c:	e00a      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        break;
 8002e2e:	bf00      	nop
 8002e30:	e008      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        break;
 8002e32:	bf00      	nop
 8002e34:	e006      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        break;
 8002e36:	bf00      	nop
 8002e38:	e004      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        break;
 8002e3a:	bf00      	nop
 8002e3c:	e002      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
        break;
 8002e3e:	bf00      	nop
 8002e40:	e000      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
    break;
 8002e42:	bf00      	nop
    }
  }

  return status;
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a38      	ldr	r2, [pc, #224]	; (8002f48 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d022      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a36      	ldr	r2, [pc, #216]	; (8002f4c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d01d      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a35      	ldr	r2, [pc, #212]	; (8002f50 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d018      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a33      	ldr	r2, [pc, #204]	; (8002f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d013      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a32      	ldr	r2, [pc, #200]	; (8002f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d00e      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a30      	ldr	r2, [pc, #192]	; (8002f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d009      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a2f      	ldr	r2, [pc, #188]	; (8002f60 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d004      	beq.n	8002eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a2d      	ldr	r2, [pc, #180]	; (8002f64 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d101      	bne.n	8002eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01a      	beq.n	8002ef2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	3b08      	subs	r3, #8
 8002ec4:	4a28      	ldr	r2, [pc, #160]	; (8002f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eca:	091b      	lsrs	r3, r3, #4
 8002ecc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002ed2:	4413      	add	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a24      	ldr	r2, [pc, #144]	; (8002f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002ee0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f003 031f 	and.w	r3, r3, #31
 8002ee8:	2201      	movs	r2, #1
 8002eea:	409a      	lsls	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002ef0:	e024      	b.n	8002f3c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	3b10      	subs	r3, #16
 8002efa:	4a1e      	ldr	r2, [pc, #120]	; (8002f74 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002efc:	fba2 2303 	umull	r2, r3, r2, r3
 8002f00:	091b      	lsrs	r3, r3, #4
 8002f02:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d806      	bhi.n	8002f1a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d902      	bls.n	8002f1a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	3308      	adds	r3, #8
 8002f18:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	4b18      	ldr	r3, [pc, #96]	; (8002f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002f1e:	4413      	add	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	461a      	mov	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a16      	ldr	r2, [pc, #88]	; (8002f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002f2c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	2201      	movs	r2, #1
 8002f36:	409a      	lsls	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002f3c:	bf00      	nop
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	58025408 	.word	0x58025408
 8002f4c:	5802541c 	.word	0x5802541c
 8002f50:	58025430 	.word	0x58025430
 8002f54:	58025444 	.word	0x58025444
 8002f58:	58025458 	.word	0x58025458
 8002f5c:	5802546c 	.word	0x5802546c
 8002f60:	58025480 	.word	0x58025480
 8002f64:	58025494 	.word	0x58025494
 8002f68:	cccccccd 	.word	0xcccccccd
 8002f6c:	16009600 	.word	0x16009600
 8002f70:	58025880 	.word	0x58025880
 8002f74:	aaaaaaab 	.word	0xaaaaaaab
 8002f78:	400204b8 	.word	0x400204b8
 8002f7c:	4002040f 	.word	0x4002040f
 8002f80:	10008200 	.word	0x10008200
 8002f84:	40020880 	.word	0x40020880

08002f88 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d04a      	beq.n	8003034 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d847      	bhi.n	8003034 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a25      	ldr	r2, [pc, #148]	; (8003040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d022      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a24      	ldr	r2, [pc, #144]	; (8003044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d01d      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a22      	ldr	r2, [pc, #136]	; (8003048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d018      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a21      	ldr	r2, [pc, #132]	; (800304c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d013      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1f      	ldr	r2, [pc, #124]	; (8003050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d00e      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1e      	ldr	r2, [pc, #120]	; (8003054 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d009      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d004      	beq.n	8002ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1b      	ldr	r2, [pc, #108]	; (800305c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d101      	bne.n	8002ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e000      	b.n	8002ffa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00a      	beq.n	8003014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4b17      	ldr	r3, [pc, #92]	; (8003060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a15      	ldr	r2, [pc, #84]	; (8003064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003010:	671a      	str	r2, [r3, #112]	; 0x70
 8003012:	e009      	b.n	8003028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	4b14      	ldr	r3, [pc, #80]	; (8003068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	461a      	mov	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a11      	ldr	r2, [pc, #68]	; (800306c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003026:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	3b01      	subs	r3, #1
 800302c:	2201      	movs	r2, #1
 800302e:	409a      	lsls	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	58025408 	.word	0x58025408
 8003044:	5802541c 	.word	0x5802541c
 8003048:	58025430 	.word	0x58025430
 800304c:	58025444 	.word	0x58025444
 8003050:	58025458 	.word	0x58025458
 8003054:	5802546c 	.word	0x5802546c
 8003058:	58025480 	.word	0x58025480
 800305c:	58025494 	.word	0x58025494
 8003060:	1600963f 	.word	0x1600963f
 8003064:	58025940 	.word	0x58025940
 8003068:	1000823f 	.word	0x1000823f
 800306c:	40020940 	.word	0x40020940

08003070 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003070:	b480      	push	{r7}
 8003072:	b089      	sub	sp, #36	; 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800307e:	4b89      	ldr	r3, [pc, #548]	; (80032a4 <HAL_GPIO_Init+0x234>)
 8003080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003082:	e194      	b.n	80033ae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	2101      	movs	r1, #1
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	fa01 f303 	lsl.w	r3, r1, r3
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8186 	beq.w	80033a8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d005      	beq.n	80030b4 <HAL_GPIO_Init+0x44>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d130      	bne.n	8003116 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030ea:	2201      	movs	r2, #1
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	091b      	lsrs	r3, r3, #4
 8003100:	f003 0201 	and.w	r2, r3, #1
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	2b03      	cmp	r3, #3
 8003120:	d017      	beq.n	8003152 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	2203      	movs	r2, #3
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43db      	mvns	r3, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4013      	ands	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4313      	orrs	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0303 	and.w	r3, r3, #3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d123      	bne.n	80031a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	08da      	lsrs	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	3208      	adds	r2, #8
 8003166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800316a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	220f      	movs	r2, #15
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43db      	mvns	r3, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4013      	ands	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	691a      	ldr	r2, [r3, #16]
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4313      	orrs	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	08da      	lsrs	r2, r3, #3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3208      	adds	r2, #8
 80031a0:	69b9      	ldr	r1, [r7, #24]
 80031a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	2203      	movs	r2, #3
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0203 	and.w	r2, r3, #3
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 80e0 	beq.w	80033a8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031e8:	4b2f      	ldr	r3, [pc, #188]	; (80032a8 <HAL_GPIO_Init+0x238>)
 80031ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80031ee:	4a2e      	ldr	r2, [pc, #184]	; (80032a8 <HAL_GPIO_Init+0x238>)
 80031f0:	f043 0302 	orr.w	r3, r3, #2
 80031f4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80031f8:	4b2b      	ldr	r3, [pc, #172]	; (80032a8 <HAL_GPIO_Init+0x238>)
 80031fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003206:	4a29      	ldr	r2, [pc, #164]	; (80032ac <HAL_GPIO_Init+0x23c>)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	089b      	lsrs	r3, r3, #2
 800320c:	3302      	adds	r3, #2
 800320e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	220f      	movs	r2, #15
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a20      	ldr	r2, [pc, #128]	; (80032b0 <HAL_GPIO_Init+0x240>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d052      	beq.n	80032d8 <HAL_GPIO_Init+0x268>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <HAL_GPIO_Init+0x244>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d031      	beq.n	800329e <HAL_GPIO_Init+0x22e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a1e      	ldr	r2, [pc, #120]	; (80032b8 <HAL_GPIO_Init+0x248>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d02b      	beq.n	800329a <HAL_GPIO_Init+0x22a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a1d      	ldr	r2, [pc, #116]	; (80032bc <HAL_GPIO_Init+0x24c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d025      	beq.n	8003296 <HAL_GPIO_Init+0x226>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1c      	ldr	r2, [pc, #112]	; (80032c0 <HAL_GPIO_Init+0x250>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d01f      	beq.n	8003292 <HAL_GPIO_Init+0x222>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a1b      	ldr	r2, [pc, #108]	; (80032c4 <HAL_GPIO_Init+0x254>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d019      	beq.n	800328e <HAL_GPIO_Init+0x21e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a1a      	ldr	r2, [pc, #104]	; (80032c8 <HAL_GPIO_Init+0x258>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_GPIO_Init+0x21a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a19      	ldr	r2, [pc, #100]	; (80032cc <HAL_GPIO_Init+0x25c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00d      	beq.n	8003286 <HAL_GPIO_Init+0x216>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a18      	ldr	r2, [pc, #96]	; (80032d0 <HAL_GPIO_Init+0x260>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d007      	beq.n	8003282 <HAL_GPIO_Init+0x212>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a17      	ldr	r2, [pc, #92]	; (80032d4 <HAL_GPIO_Init+0x264>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d101      	bne.n	800327e <HAL_GPIO_Init+0x20e>
 800327a:	2309      	movs	r3, #9
 800327c:	e02d      	b.n	80032da <HAL_GPIO_Init+0x26a>
 800327e:	230a      	movs	r3, #10
 8003280:	e02b      	b.n	80032da <HAL_GPIO_Init+0x26a>
 8003282:	2308      	movs	r3, #8
 8003284:	e029      	b.n	80032da <HAL_GPIO_Init+0x26a>
 8003286:	2307      	movs	r3, #7
 8003288:	e027      	b.n	80032da <HAL_GPIO_Init+0x26a>
 800328a:	2306      	movs	r3, #6
 800328c:	e025      	b.n	80032da <HAL_GPIO_Init+0x26a>
 800328e:	2305      	movs	r3, #5
 8003290:	e023      	b.n	80032da <HAL_GPIO_Init+0x26a>
 8003292:	2304      	movs	r3, #4
 8003294:	e021      	b.n	80032da <HAL_GPIO_Init+0x26a>
 8003296:	2303      	movs	r3, #3
 8003298:	e01f      	b.n	80032da <HAL_GPIO_Init+0x26a>
 800329a:	2302      	movs	r3, #2
 800329c:	e01d      	b.n	80032da <HAL_GPIO_Init+0x26a>
 800329e:	2301      	movs	r3, #1
 80032a0:	e01b      	b.n	80032da <HAL_GPIO_Init+0x26a>
 80032a2:	bf00      	nop
 80032a4:	58000080 	.word	0x58000080
 80032a8:	58024400 	.word	0x58024400
 80032ac:	58000400 	.word	0x58000400
 80032b0:	58020000 	.word	0x58020000
 80032b4:	58020400 	.word	0x58020400
 80032b8:	58020800 	.word	0x58020800
 80032bc:	58020c00 	.word	0x58020c00
 80032c0:	58021000 	.word	0x58021000
 80032c4:	58021400 	.word	0x58021400
 80032c8:	58021800 	.word	0x58021800
 80032cc:	58021c00 	.word	0x58021c00
 80032d0:	58022000 	.word	0x58022000
 80032d4:	58022400 	.word	0x58022400
 80032d8:	2300      	movs	r3, #0
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	f002 0203 	and.w	r2, r2, #3
 80032e0:	0092      	lsls	r2, r2, #2
 80032e2:	4093      	lsls	r3, r2
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032ea:	4938      	ldr	r1, [pc, #224]	; (80033cc <HAL_GPIO_Init+0x35c>)
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	089b      	lsrs	r3, r3, #2
 80032f0:	3302      	adds	r3, #2
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800331e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003326:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800334c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	43db      	mvns	r3, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4013      	ands	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	3301      	adds	r3, #1
 80033ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	fa22 f303 	lsr.w	r3, r2, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f47f ae63 	bne.w	8003084 <HAL_GPIO_Init+0x14>
  }
}
 80033be:	bf00      	nop
 80033c0:	bf00      	nop
 80033c2:	3724      	adds	r7, #36	; 0x24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	58000400 	.word	0x58000400

080033d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	807b      	strh	r3, [r7, #2]
 80033dc:	4613      	mov	r3, r2
 80033de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033e0:	787b      	ldrb	r3, [r7, #1]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033e6:	887a      	ldrh	r2, [r7, #2]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80033ec:	e003      	b.n	80033f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80033ee:	887b      	ldrh	r3, [r7, #2]
 80033f0:	041a      	lsls	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	619a      	str	r2, [r3, #24]
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
	...

08003404 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800340c:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_PWREx_ConfigSupply+0x70>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	2b04      	cmp	r3, #4
 8003416:	d00a      	beq.n	800342e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003418:	4b16      	ldr	r3, [pc, #88]	; (8003474 <HAL_PWREx_ConfigSupply+0x70>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	429a      	cmp	r2, r3
 8003424:	d001      	beq.n	800342a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e01f      	b.n	800346a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	e01d      	b.n	800346a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800342e:	4b11      	ldr	r3, [pc, #68]	; (8003474 <HAL_PWREx_ConfigSupply+0x70>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f023 0207 	bic.w	r2, r3, #7
 8003436:	490f      	ldr	r1, [pc, #60]	; (8003474 <HAL_PWREx_ConfigSupply+0x70>)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4313      	orrs	r3, r2
 800343c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800343e:	f7fd fd6f 	bl	8000f20 <HAL_GetTick>
 8003442:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003444:	e009      	b.n	800345a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003446:	f7fd fd6b 	bl	8000f20 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003454:	d901      	bls.n	800345a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e007      	b.n	800346a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800345a:	4b06      	ldr	r3, [pc, #24]	; (8003474 <HAL_PWREx_ConfigSupply+0x70>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003466:	d1ee      	bne.n	8003446 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	58024800 	.word	0x58024800

08003478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08c      	sub	sp, #48	; 0x30
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d102      	bne.n	800348c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f000 bc48 	b.w	8003d1c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 8088 	beq.w	80035aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800349a:	4b99      	ldr	r3, [pc, #612]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80034a4:	4b96      	ldr	r3, [pc, #600]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80034aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ac:	2b10      	cmp	r3, #16
 80034ae:	d007      	beq.n	80034c0 <HAL_RCC_OscConfig+0x48>
 80034b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b2:	2b18      	cmp	r3, #24
 80034b4:	d111      	bne.n	80034da <HAL_RCC_OscConfig+0x62>
 80034b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d10c      	bne.n	80034da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	4b8f      	ldr	r3, [pc, #572]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d06d      	beq.n	80035a8 <HAL_RCC_OscConfig+0x130>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d169      	bne.n	80035a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	f000 bc21 	b.w	8003d1c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034e2:	d106      	bne.n	80034f2 <HAL_RCC_OscConfig+0x7a>
 80034e4:	4b86      	ldr	r3, [pc, #536]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a85      	ldr	r2, [pc, #532]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80034ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	e02e      	b.n	8003550 <HAL_RCC_OscConfig+0xd8>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x9c>
 80034fa:	4b81      	ldr	r3, [pc, #516]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a80      	ldr	r2, [pc, #512]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b7e      	ldr	r3, [pc, #504]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a7d      	ldr	r2, [pc, #500]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800350c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	e01d      	b.n	8003550 <HAL_RCC_OscConfig+0xd8>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800351c:	d10c      	bne.n	8003538 <HAL_RCC_OscConfig+0xc0>
 800351e:	4b78      	ldr	r3, [pc, #480]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a77      	ldr	r2, [pc, #476]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003528:	6013      	str	r3, [r2, #0]
 800352a:	4b75      	ldr	r3, [pc, #468]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a74      	ldr	r2, [pc, #464]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003534:	6013      	str	r3, [r2, #0]
 8003536:	e00b      	b.n	8003550 <HAL_RCC_OscConfig+0xd8>
 8003538:	4b71      	ldr	r3, [pc, #452]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a70      	ldr	r2, [pc, #448]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800353e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	4b6e      	ldr	r3, [pc, #440]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a6d      	ldr	r2, [pc, #436]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800354a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800354e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d013      	beq.n	8003580 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fd fce2 	bl	8000f20 <HAL_GetTick>
 800355c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003560:	f7fd fcde 	bl	8000f20 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b64      	cmp	r3, #100	; 0x64
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e3d4      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003572:	4b63      	ldr	r3, [pc, #396]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0xe8>
 800357e:	e014      	b.n	80035aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003580:	f7fd fcce 	bl	8000f20 <HAL_GetTick>
 8003584:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003588:	f7fd fcca 	bl	8000f20 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b64      	cmp	r3, #100	; 0x64
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e3c0      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800359a:	4b59      	ldr	r3, [pc, #356]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x110>
 80035a6:	e000      	b.n	80035aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80ca 	beq.w	800374c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035b8:	4b51      	ldr	r3, [pc, #324]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035c2:	4b4f      	ldr	r3, [pc, #316]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80035c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80035c8:	6a3b      	ldr	r3, [r7, #32]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d007      	beq.n	80035de <HAL_RCC_OscConfig+0x166>
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	2b18      	cmp	r3, #24
 80035d2:	d156      	bne.n	8003682 <HAL_RCC_OscConfig+0x20a>
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d151      	bne.n	8003682 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035de:	4b48      	ldr	r3, [pc, #288]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0304 	and.w	r3, r3, #4
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d005      	beq.n	80035f6 <HAL_RCC_OscConfig+0x17e>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e392      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80035f6:	4b42      	ldr	r3, [pc, #264]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f023 0219 	bic.w	r2, r3, #25
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	493f      	ldr	r1, [pc, #252]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003604:	4313      	orrs	r3, r2
 8003606:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003608:	f7fd fc8a 	bl	8000f20 <HAL_GetTick>
 800360c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003610:	f7fd fc86 	bl	8000f20 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e37c      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003622:	4b37      	ldr	r3, [pc, #220]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362e:	f7fd fc83 	bl	8000f38 <HAL_GetREVID>
 8003632:	4603      	mov	r3, r0
 8003634:	f241 0203 	movw	r2, #4099	; 0x1003
 8003638:	4293      	cmp	r3, r2
 800363a:	d817      	bhi.n	800366c <HAL_RCC_OscConfig+0x1f4>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b40      	cmp	r3, #64	; 0x40
 8003642:	d108      	bne.n	8003656 <HAL_RCC_OscConfig+0x1de>
 8003644:	4b2e      	ldr	r3, [pc, #184]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800364c:	4a2c      	ldr	r2, [pc, #176]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800364e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003652:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003654:	e07a      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003656:	4b2a      	ldr	r3, [pc, #168]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	031b      	lsls	r3, r3, #12
 8003664:	4926      	ldr	r1, [pc, #152]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003666:	4313      	orrs	r3, r2
 8003668:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800366a:	e06f      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800366c:	4b24      	ldr	r3, [pc, #144]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	061b      	lsls	r3, r3, #24
 800367a:	4921      	ldr	r1, [pc, #132]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800367c:	4313      	orrs	r3, r2
 800367e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003680:	e064      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d047      	beq.n	800371a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800368a:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f023 0219 	bic.w	r2, r3, #25
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	491a      	ldr	r1, [pc, #104]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 8003698:	4313      	orrs	r3, r2
 800369a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369c:	f7fd fc40 	bl	8000f20 <HAL_GetTick>
 80036a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a4:	f7fd fc3c 	bl	8000f20 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e332      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036b6:	4b12      	ldr	r3, [pc, #72]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0304 	and.w	r3, r3, #4
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0f0      	beq.n	80036a4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c2:	f7fd fc39 	bl	8000f38 <HAL_GetREVID>
 80036c6:	4603      	mov	r3, r0
 80036c8:	f241 0203 	movw	r2, #4099	; 0x1003
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d819      	bhi.n	8003704 <HAL_RCC_OscConfig+0x28c>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b40      	cmp	r3, #64	; 0x40
 80036d6:	d108      	bne.n	80036ea <HAL_RCC_OscConfig+0x272>
 80036d8:	4b09      	ldr	r3, [pc, #36]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80036e0:	4a07      	ldr	r2, [pc, #28]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80036e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e6:	6053      	str	r3, [r2, #4]
 80036e8:	e030      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
 80036ea:	4b05      	ldr	r3, [pc, #20]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	031b      	lsls	r3, r3, #12
 80036f8:	4901      	ldr	r1, [pc, #4]	; (8003700 <HAL_RCC_OscConfig+0x288>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	604b      	str	r3, [r1, #4]
 80036fe:	e025      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
 8003700:	58024400 	.word	0x58024400
 8003704:	4b9a      	ldr	r3, [pc, #616]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	061b      	lsls	r3, r3, #24
 8003712:	4997      	ldr	r1, [pc, #604]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003714:	4313      	orrs	r3, r2
 8003716:	604b      	str	r3, [r1, #4]
 8003718:	e018      	b.n	800374c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800371a:	4b95      	ldr	r3, [pc, #596]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a94      	ldr	r2, [pc, #592]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003726:	f7fd fbfb 	bl	8000f20 <HAL_GetTick>
 800372a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800372c:	e008      	b.n	8003740 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372e:	f7fd fbf7 	bl	8000f20 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e2ed      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003740:	4b8b      	ldr	r3, [pc, #556]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f0      	bne.n	800372e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80a9 	beq.w	80038ac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800375a:	4b85      	ldr	r3, [pc, #532]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003762:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003764:	4b82      	ldr	r3, [pc, #520]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d007      	beq.n	8003780 <HAL_RCC_OscConfig+0x308>
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b18      	cmp	r3, #24
 8003774:	d13a      	bne.n	80037ec <HAL_RCC_OscConfig+0x374>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	2b01      	cmp	r3, #1
 800377e:	d135      	bne.n	80037ec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003780:	4b7b      	ldr	r3, [pc, #492]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003788:	2b00      	cmp	r3, #0
 800378a:	d005      	beq.n	8003798 <HAL_RCC_OscConfig+0x320>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	2b80      	cmp	r3, #128	; 0x80
 8003792:	d001      	beq.n	8003798 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e2c1      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003798:	f7fd fbce 	bl	8000f38 <HAL_GetREVID>
 800379c:	4603      	mov	r3, r0
 800379e:	f241 0203 	movw	r2, #4099	; 0x1003
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d817      	bhi.n	80037d6 <HAL_RCC_OscConfig+0x35e>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	2b20      	cmp	r3, #32
 80037ac:	d108      	bne.n	80037c0 <HAL_RCC_OscConfig+0x348>
 80037ae:	4b70      	ldr	r3, [pc, #448]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80037b6:	4a6e      	ldr	r2, [pc, #440]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80037bc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037be:	e075      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037c0:	4b6b      	ldr	r3, [pc, #428]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	069b      	lsls	r3, r3, #26
 80037ce:	4968      	ldr	r1, [pc, #416]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037d4:	e06a      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037d6:	4b66      	ldr	r3, [pc, #408]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	061b      	lsls	r3, r3, #24
 80037e4:	4962      	ldr	r1, [pc, #392]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037ea:	e05f      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69db      	ldr	r3, [r3, #28]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d042      	beq.n	800387a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80037f4:	4b5e      	ldr	r3, [pc, #376]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a5d      	ldr	r2, [pc, #372]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80037fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fd fb8e 	bl	8000f20 <HAL_GetTick>
 8003804:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003808:	f7fd fb8a 	bl	8000f20 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e280      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800381a:	4b55      	ldr	r3, [pc, #340]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003826:	f7fd fb87 	bl	8000f38 <HAL_GetREVID>
 800382a:	4603      	mov	r3, r0
 800382c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003830:	4293      	cmp	r3, r2
 8003832:	d817      	bhi.n	8003864 <HAL_RCC_OscConfig+0x3ec>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	2b20      	cmp	r3, #32
 800383a:	d108      	bne.n	800384e <HAL_RCC_OscConfig+0x3d6>
 800383c:	4b4c      	ldr	r3, [pc, #304]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003844:	4a4a      	ldr	r2, [pc, #296]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003846:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800384a:	6053      	str	r3, [r2, #4]
 800384c:	e02e      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
 800384e:	4b48      	ldr	r3, [pc, #288]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	069b      	lsls	r3, r3, #26
 800385c:	4944      	ldr	r1, [pc, #272]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800385e:	4313      	orrs	r3, r2
 8003860:	604b      	str	r3, [r1, #4]
 8003862:	e023      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
 8003864:	4b42      	ldr	r3, [pc, #264]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	061b      	lsls	r3, r3, #24
 8003872:	493f      	ldr	r1, [pc, #252]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003874:	4313      	orrs	r3, r2
 8003876:	60cb      	str	r3, [r1, #12]
 8003878:	e018      	b.n	80038ac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800387a:	4b3d      	ldr	r3, [pc, #244]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a3c      	ldr	r2, [pc, #240]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003880:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fd fb4b 	bl	8000f20 <HAL_GetTick>
 800388a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800388e:	f7fd fb47 	bl	8000f20 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e23d      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80038a0:	4b33      	ldr	r3, [pc, #204]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1f0      	bne.n	800388e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0308 	and.w	r3, r3, #8
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d036      	beq.n	8003926 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d019      	beq.n	80038f4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038c0:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c4:	4a2a      	ldr	r2, [pc, #168]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038c6:	f043 0301 	orr.w	r3, r3, #1
 80038ca:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038cc:	f7fd fb28 	bl	8000f20 <HAL_GetTick>
 80038d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d4:	f7fd fb24 	bl	8000f20 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e21a      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038e6:	4b22      	ldr	r3, [pc, #136]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0x45c>
 80038f2:	e018      	b.n	8003926 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038f4:	4b1e      	ldr	r3, [pc, #120]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038f8:	4a1d      	ldr	r2, [pc, #116]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003900:	f7fd fb0e 	bl	8000f20 <HAL_GetTick>
 8003904:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003908:	f7fd fb0a 	bl	8000f20 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e200      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800391a:	4b15      	ldr	r3, [pc, #84]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800391c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1f0      	bne.n	8003908 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0320 	and.w	r3, r3, #32
 800392e:	2b00      	cmp	r3, #0
 8003930:	d039      	beq.n	80039a6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d01c      	beq.n	8003974 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800393a:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a0c      	ldr	r2, [pc, #48]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003940:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003944:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003946:	f7fd faeb 	bl	8000f20 <HAL_GetTick>
 800394a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800394e:	f7fd fae7 	bl	8000f20 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e1dd      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003960:	4b03      	ldr	r3, [pc, #12]	; (8003970 <HAL_RCC_OscConfig+0x4f8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x4d6>
 800396c:	e01b      	b.n	80039a6 <HAL_RCC_OscConfig+0x52e>
 800396e:	bf00      	nop
 8003970:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003974:	4b9b      	ldr	r3, [pc, #620]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a9a      	ldr	r2, [pc, #616]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 800397a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800397e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003980:	f7fd face 	bl	8000f20 <HAL_GetTick>
 8003984:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003988:	f7fd faca 	bl	8000f20 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e1c0      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800399a:	4b92      	ldr	r3, [pc, #584]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 8081 	beq.w	8003ab6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80039b4:	4b8c      	ldr	r3, [pc, #560]	; (8003be8 <HAL_RCC_OscConfig+0x770>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a8b      	ldr	r2, [pc, #556]	; (8003be8 <HAL_RCC_OscConfig+0x770>)
 80039ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039c0:	f7fd faae 	bl	8000f20 <HAL_GetTick>
 80039c4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c8:	f7fd faaa 	bl	8000f20 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b64      	cmp	r3, #100	; 0x64
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e1a0      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039da:	4b83      	ldr	r3, [pc, #524]	; (8003be8 <HAL_RCC_OscConfig+0x770>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0f0      	beq.n	80039c8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d106      	bne.n	80039fc <HAL_RCC_OscConfig+0x584>
 80039ee:	4b7d      	ldr	r3, [pc, #500]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 80039f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f2:	4a7c      	ldr	r2, [pc, #496]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	6713      	str	r3, [r2, #112]	; 0x70
 80039fa:	e02d      	b.n	8003a58 <HAL_RCC_OscConfig+0x5e0>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10c      	bne.n	8003a1e <HAL_RCC_OscConfig+0x5a6>
 8003a04:	4b77      	ldr	r3, [pc, #476]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a08:	4a76      	ldr	r2, [pc, #472]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a0a:	f023 0301 	bic.w	r3, r3, #1
 8003a0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003a10:	4b74      	ldr	r3, [pc, #464]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a14:	4a73      	ldr	r2, [pc, #460]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a16:	f023 0304 	bic.w	r3, r3, #4
 8003a1a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a1c:	e01c      	b.n	8003a58 <HAL_RCC_OscConfig+0x5e0>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2b05      	cmp	r3, #5
 8003a24:	d10c      	bne.n	8003a40 <HAL_RCC_OscConfig+0x5c8>
 8003a26:	4b6f      	ldr	r3, [pc, #444]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2a:	4a6e      	ldr	r2, [pc, #440]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a2c:	f043 0304 	orr.w	r3, r3, #4
 8003a30:	6713      	str	r3, [r2, #112]	; 0x70
 8003a32:	4b6c      	ldr	r3, [pc, #432]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a36:	4a6b      	ldr	r2, [pc, #428]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a3e:	e00b      	b.n	8003a58 <HAL_RCC_OscConfig+0x5e0>
 8003a40:	4b68      	ldr	r3, [pc, #416]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a44:	4a67      	ldr	r2, [pc, #412]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a46:	f023 0301 	bic.w	r3, r3, #1
 8003a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a4c:	4b65      	ldr	r3, [pc, #404]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a50:	4a64      	ldr	r2, [pc, #400]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a52:	f023 0304 	bic.w	r3, r3, #4
 8003a56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d015      	beq.n	8003a8c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a60:	f7fd fa5e 	bl	8000f20 <HAL_GetTick>
 8003a64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a66:	e00a      	b.n	8003a7e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a68:	f7fd fa5a 	bl	8000f20 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e14e      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a7e:	4b59      	ldr	r3, [pc, #356]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0ee      	beq.n	8003a68 <HAL_RCC_OscConfig+0x5f0>
 8003a8a:	e014      	b.n	8003ab6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8c:	f7fd fa48 	bl	8000f20 <HAL_GetTick>
 8003a90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a92:	e00a      	b.n	8003aaa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a94:	f7fd fa44 	bl	8000f20 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e138      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003aaa:	4b4e      	ldr	r3, [pc, #312]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1ee      	bne.n	8003a94 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 812d 	beq.w	8003d1a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003ac0:	4b48      	ldr	r3, [pc, #288]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ac8:	2b18      	cmp	r3, #24
 8003aca:	f000 80bd 	beq.w	8003c48 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	f040 809e 	bne.w	8003c14 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad8:	4b42      	ldr	r3, [pc, #264]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a41      	ldr	r2, [pc, #260]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003ade:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7fd fa1c 	bl	8000f20 <HAL_GetTick>
 8003ae8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aec:	f7fd fa18 	bl	8000f20 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e10e      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003afe:	4b39      	ldr	r3, [pc, #228]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1f0      	bne.n	8003aec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b0a:	4b36      	ldr	r3, [pc, #216]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b0e:	4b37      	ldr	r3, [pc, #220]	; (8003bec <HAL_RCC_OscConfig+0x774>)
 8003b10:	4013      	ands	r3, r2
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003b1a:	0112      	lsls	r2, r2, #4
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	4931      	ldr	r1, [pc, #196]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	628b      	str	r3, [r1, #40]	; 0x28
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b32:	3b01      	subs	r3, #1
 8003b34:	025b      	lsls	r3, r3, #9
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	041b      	lsls	r3, r3, #16
 8003b42:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	061b      	lsls	r3, r3, #24
 8003b50:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003b54:	4923      	ldr	r1, [pc, #140]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b5a:	4b22      	ldr	r3, [pc, #136]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5e:	4a21      	ldr	r2, [pc, #132]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b60:	f023 0301 	bic.w	r3, r3, #1
 8003b64:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b66:	4b1f      	ldr	r3, [pc, #124]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b6a:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <HAL_RCC_OscConfig+0x778>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003b72:	00d2      	lsls	r2, r2, #3
 8003b74:	491b      	ldr	r1, [pc, #108]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b7a:	4b1a      	ldr	r3, [pc, #104]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7e:	f023 020c 	bic.w	r2, r3, #12
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	4917      	ldr	r1, [pc, #92]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003b8c:	4b15      	ldr	r3, [pc, #84]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b90:	f023 0202 	bic.w	r2, r3, #2
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b98:	4912      	ldr	r1, [pc, #72]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b9e:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba2:	4a10      	ldr	r2, [pc, #64]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003baa:	4b0e      	ldr	r3, [pc, #56]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	4a0d      	ldr	r2, [pc, #52]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bb4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003bb6:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bba:	4a0a      	ldr	r2, [pc, #40]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003bc2:	4b08      	ldr	r3, [pc, #32]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc6:	4a07      	ldr	r2, [pc, #28]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bce:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a04      	ldr	r2, [pc, #16]	; (8003be4 <HAL_RCC_OscConfig+0x76c>)
 8003bd4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bda:	f7fd f9a1 	bl	8000f20 <HAL_GetTick>
 8003bde:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003be0:	e011      	b.n	8003c06 <HAL_RCC_OscConfig+0x78e>
 8003be2:	bf00      	nop
 8003be4:	58024400 	.word	0x58024400
 8003be8:	58024800 	.word	0x58024800
 8003bec:	fffffc0c 	.word	0xfffffc0c
 8003bf0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf4:	f7fd f994 	bl	8000f20 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e08a      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c06:	4b47      	ldr	r3, [pc, #284]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x77c>
 8003c12:	e082      	b.n	8003d1a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c14:	4b43      	ldr	r3, [pc, #268]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a42      	ldr	r2, [pc, #264]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fd f97e 	bl	8000f20 <HAL_GetTick>
 8003c24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c28:	f7fd f97a 	bl	8000f20 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e070      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c3a:	4b3a      	ldr	r3, [pc, #232]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0x7b0>
 8003c46:	e068      	b.n	8003d1a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c48:	4b36      	ldr	r3, [pc, #216]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c4e:	4b35      	ldr	r3, [pc, #212]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c52:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d031      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f003 0203 	and.w	r2, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d12a      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d122      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c84:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d11a      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	0a5b      	lsrs	r3, r3, #9
 8003c8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d111      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	0c1b      	lsrs	r3, r3, #16
 8003ca0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d108      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	0e1b      	lsrs	r3, r3, #24
 8003cb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e02b      	b.n	8003d1c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003cc4:	4b17      	ldr	r3, [pc, #92]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc8:	08db      	lsrs	r3, r3, #3
 8003cca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003cce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d01f      	beq.n	8003d1a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003cda:	4b12      	ldr	r3, [pc, #72]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cde:	4a11      	ldr	r2, [pc, #68]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003ce0:	f023 0301 	bic.w	r3, r3, #1
 8003ce4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ce6:	f7fd f91b 	bl	8000f20 <HAL_GetTick>
 8003cea:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003cec:	bf00      	nop
 8003cee:	f7fd f917 	bl	8000f20 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d0f9      	beq.n	8003cee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cfa:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003cfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	; (8003d28 <HAL_RCC_OscConfig+0x8b0>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003d06:	00d2      	lsls	r2, r2, #3
 8003d08:	4906      	ldr	r1, [pc, #24]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003d0e:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <HAL_RCC_OscConfig+0x8ac>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3730      	adds	r7, #48	; 0x30
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	58024400 	.word	0x58024400
 8003d28:	ffff0007 	.word	0xffff0007

08003d2c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e19c      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d40:	4b8a      	ldr	r3, [pc, #552]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 030f 	and.w	r3, r3, #15
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d910      	bls.n	8003d70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d4e:	4b87      	ldr	r3, [pc, #540]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 020f 	bic.w	r2, r3, #15
 8003d56:	4985      	ldr	r1, [pc, #532]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5e:	4b83      	ldr	r3, [pc, #524]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d001      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e184      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d010      	beq.n	8003d9e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	4b7b      	ldr	r3, [pc, #492]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d908      	bls.n	8003d9e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d8c:	4b78      	ldr	r3, [pc, #480]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	4975      	ldr	r1, [pc, #468]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d010      	beq.n	8003dcc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	695a      	ldr	r2, [r3, #20]
 8003dae:	4b70      	ldr	r3, [pc, #448]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d908      	bls.n	8003dcc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003dba:	4b6d      	ldr	r3, [pc, #436]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	496a      	ldr	r1, [pc, #424]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0310 	and.w	r3, r3, #16
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d010      	beq.n	8003dfa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699a      	ldr	r2, [r3, #24]
 8003ddc:	4b64      	ldr	r3, [pc, #400]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003dde:	69db      	ldr	r3, [r3, #28]
 8003de0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d908      	bls.n	8003dfa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003de8:	4b61      	ldr	r3, [pc, #388]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003dea:	69db      	ldr	r3, [r3, #28]
 8003dec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	495e      	ldr	r1, [pc, #376]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0320 	and.w	r3, r3, #32
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d010      	beq.n	8003e28 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69da      	ldr	r2, [r3, #28]
 8003e0a:	4b59      	ldr	r3, [pc, #356]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d908      	bls.n	8003e28 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e16:	4b56      	ldr	r3, [pc, #344]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	4953      	ldr	r1, [pc, #332]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d010      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68da      	ldr	r2, [r3, #12]
 8003e38:	4b4d      	ldr	r3, [pc, #308]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d908      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e44:	4b4a      	ldr	r3, [pc, #296]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	f023 020f 	bic.w	r2, r3, #15
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4947      	ldr	r1, [pc, #284]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d055      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e62:	4b43      	ldr	r3, [pc, #268]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4940      	ldr	r1, [pc, #256]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d107      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e7c:	4b3c      	ldr	r3, [pc, #240]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d121      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e0f6      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d107      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e94:	4b36      	ldr	r3, [pc, #216]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d115      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0ea      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d107      	bne.n	8003ebc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003eac:	4b30      	ldr	r3, [pc, #192]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d109      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0de      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ebc:	4b2c      	ldr	r3, [pc, #176]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0d6      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ecc:	4b28      	ldr	r3, [pc, #160]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	f023 0207 	bic.w	r2, r3, #7
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4925      	ldr	r1, [pc, #148]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ede:	f7fd f81f 	bl	8000f20 <HAL_GetTick>
 8003ee2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee4:	e00a      	b.n	8003efc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee6:	f7fd f81b 	bl	8000f20 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e0be      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efc:	4b1c      	ldr	r3, [pc, #112]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d1eb      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d010      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68da      	ldr	r2, [r3, #12]
 8003f1e:	4b14      	ldr	r3, [pc, #80]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d208      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f2a:	4b11      	ldr	r3, [pc, #68]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	f023 020f 	bic.w	r2, r3, #15
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	490e      	ldr	r1, [pc, #56]	; (8003f70 <HAL_RCC_ClockConfig+0x244>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d214      	bcs.n	8003f74 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4a:	4b08      	ldr	r3, [pc, #32]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 020f 	bic.w	r2, r3, #15
 8003f52:	4906      	ldr	r1, [pc, #24]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5a:	4b04      	ldr	r3, [pc, #16]	; (8003f6c <HAL_RCC_ClockConfig+0x240>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d005      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e086      	b.n	800407a <HAL_RCC_ClockConfig+0x34e>
 8003f6c:	52002000 	.word	0x52002000
 8003f70:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d010      	beq.n	8003fa2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691a      	ldr	r2, [r3, #16]
 8003f84:	4b3f      	ldr	r3, [pc, #252]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d208      	bcs.n	8003fa2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f90:	4b3c      	ldr	r3, [pc, #240]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	4939      	ldr	r1, [pc, #228]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0308 	and.w	r3, r3, #8
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d010      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	695a      	ldr	r2, [r3, #20]
 8003fb2:	4b34      	ldr	r3, [pc, #208]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d208      	bcs.n	8003fd0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003fbe:	4b31      	ldr	r3, [pc, #196]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	492e      	ldr	r1, [pc, #184]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0310 	and.w	r3, r3, #16
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d010      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699a      	ldr	r2, [r3, #24]
 8003fe0:	4b28      	ldr	r3, [pc, #160]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d208      	bcs.n	8003ffe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fec:	4b25      	ldr	r3, [pc, #148]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	4922      	ldr	r1, [pc, #136]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b00      	cmp	r3, #0
 8004008:	d010      	beq.n	800402c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69da      	ldr	r2, [r3, #28]
 800400e:	4b1d      	ldr	r3, [pc, #116]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004016:	429a      	cmp	r2, r3
 8004018:	d208      	bcs.n	800402c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800401a:	4b1a      	ldr	r3, [pc, #104]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	4917      	ldr	r1, [pc, #92]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8004028:	4313      	orrs	r3, r2
 800402a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800402c:	f000 f834 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8004030:	4602      	mov	r2, r0
 8004032:	4b14      	ldr	r3, [pc, #80]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	0a1b      	lsrs	r3, r3, #8
 8004038:	f003 030f 	and.w	r3, r3, #15
 800403c:	4912      	ldr	r1, [pc, #72]	; (8004088 <HAL_RCC_ClockConfig+0x35c>)
 800403e:	5ccb      	ldrb	r3, [r1, r3]
 8004040:	f003 031f 	and.w	r3, r3, #31
 8004044:	fa22 f303 	lsr.w	r3, r2, r3
 8004048:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800404a:	4b0e      	ldr	r3, [pc, #56]	; (8004084 <HAL_RCC_ClockConfig+0x358>)
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	4a0d      	ldr	r2, [pc, #52]	; (8004088 <HAL_RCC_ClockConfig+0x35c>)
 8004054:	5cd3      	ldrb	r3, [r2, r3]
 8004056:	f003 031f 	and.w	r3, r3, #31
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
 8004060:	4a0a      	ldr	r2, [pc, #40]	; (800408c <HAL_RCC_ClockConfig+0x360>)
 8004062:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004064:	4a0a      	ldr	r2, [pc, #40]	; (8004090 <HAL_RCC_ClockConfig+0x364>)
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800406a:	4b0a      	ldr	r3, [pc, #40]	; (8004094 <HAL_RCC_ClockConfig+0x368>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4618      	mov	r0, r3
 8004070:	f7fc ff0c 	bl	8000e8c <HAL_InitTick>
 8004074:	4603      	mov	r3, r0
 8004076:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3718      	adds	r7, #24
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	58024400 	.word	0x58024400
 8004088:	080062cc 	.word	0x080062cc
 800408c:	24000004 	.word	0x24000004
 8004090:	24000000 	.word	0x24000000
 8004094:	24000008 	.word	0x24000008

08004098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004098:	b480      	push	{r7}
 800409a:	b089      	sub	sp, #36	; 0x24
 800409c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800409e:	4bb3      	ldr	r3, [pc, #716]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040a6:	2b18      	cmp	r3, #24
 80040a8:	f200 8155 	bhi.w	8004356 <HAL_RCC_GetSysClockFreq+0x2be>
 80040ac:	a201      	add	r2, pc, #4	; (adr r2, 80040b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80040ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b2:	bf00      	nop
 80040b4:	08004119 	.word	0x08004119
 80040b8:	08004357 	.word	0x08004357
 80040bc:	08004357 	.word	0x08004357
 80040c0:	08004357 	.word	0x08004357
 80040c4:	08004357 	.word	0x08004357
 80040c8:	08004357 	.word	0x08004357
 80040cc:	08004357 	.word	0x08004357
 80040d0:	08004357 	.word	0x08004357
 80040d4:	0800413f 	.word	0x0800413f
 80040d8:	08004357 	.word	0x08004357
 80040dc:	08004357 	.word	0x08004357
 80040e0:	08004357 	.word	0x08004357
 80040e4:	08004357 	.word	0x08004357
 80040e8:	08004357 	.word	0x08004357
 80040ec:	08004357 	.word	0x08004357
 80040f0:	08004357 	.word	0x08004357
 80040f4:	08004145 	.word	0x08004145
 80040f8:	08004357 	.word	0x08004357
 80040fc:	08004357 	.word	0x08004357
 8004100:	08004357 	.word	0x08004357
 8004104:	08004357 	.word	0x08004357
 8004108:	08004357 	.word	0x08004357
 800410c:	08004357 	.word	0x08004357
 8004110:	08004357 	.word	0x08004357
 8004114:	0800414b 	.word	0x0800414b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004118:	4b94      	ldr	r3, [pc, #592]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0320 	and.w	r3, r3, #32
 8004120:	2b00      	cmp	r3, #0
 8004122:	d009      	beq.n	8004138 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004124:	4b91      	ldr	r3, [pc, #580]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	08db      	lsrs	r3, r3, #3
 800412a:	f003 0303 	and.w	r3, r3, #3
 800412e:	4a90      	ldr	r2, [pc, #576]	; (8004370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004130:	fa22 f303 	lsr.w	r3, r2, r3
 8004134:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004136:	e111      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004138:	4b8d      	ldr	r3, [pc, #564]	; (8004370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800413a:	61bb      	str	r3, [r7, #24]
      break;
 800413c:	e10e      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800413e:	4b8d      	ldr	r3, [pc, #564]	; (8004374 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004140:	61bb      	str	r3, [r7, #24]
      break;
 8004142:	e10b      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004144:	4b8c      	ldr	r3, [pc, #560]	; (8004378 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004146:	61bb      	str	r3, [r7, #24]
      break;
 8004148:	e108      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800414a:	4b88      	ldr	r3, [pc, #544]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800414c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004154:	4b85      	ldr	r3, [pc, #532]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004158:	091b      	lsrs	r3, r3, #4
 800415a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800415e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004160:	4b82      	ldr	r3, [pc, #520]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800416a:	4b80      	ldr	r3, [pc, #512]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800416c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416e:	08db      	lsrs	r3, r3, #3
 8004170:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	fb02 f303 	mul.w	r3, r2, r3
 800417a:	ee07 3a90 	vmov	s15, r3
 800417e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004182:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80e1 	beq.w	8004350 <HAL_RCC_GetSysClockFreq+0x2b8>
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2b02      	cmp	r3, #2
 8004192:	f000 8083 	beq.w	800429c <HAL_RCC_GetSysClockFreq+0x204>
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2b02      	cmp	r3, #2
 800419a:	f200 80a1 	bhi.w	80042e0 <HAL_RCC_GetSysClockFreq+0x248>
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <HAL_RCC_GetSysClockFreq+0x114>
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d056      	beq.n	8004258 <HAL_RCC_GetSysClockFreq+0x1c0>
 80041aa:	e099      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041ac:	4b6f      	ldr	r3, [pc, #444]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0320 	and.w	r3, r3, #32
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d02d      	beq.n	8004214 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041b8:	4b6c      	ldr	r3, [pc, #432]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	08db      	lsrs	r3, r3, #3
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	4a6b      	ldr	r2, [pc, #428]	; (8004370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80041c4:	fa22 f303 	lsr.w	r3, r2, r3
 80041c8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	ee07 3a90 	vmov	s15, r3
 80041d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041e2:	4b62      	ldr	r3, [pc, #392]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ea:	ee07 3a90 	vmov	s15, r3
 80041ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80041f6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800437c <HAL_RCC_GetSysClockFreq+0x2e4>
 80041fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004202:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800420a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800420e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004212:	e087      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	ee07 3a90 	vmov	s15, r3
 800421a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800421e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004380 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004226:	4b51      	ldr	r3, [pc, #324]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800422e:	ee07 3a90 	vmov	s15, r3
 8004232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004236:	ed97 6a02 	vldr	s12, [r7, #8]
 800423a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800437c <HAL_RCC_GetSysClockFreq+0x2e4>
 800423e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004246:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800424a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800424e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004252:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004256:	e065      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	ee07 3a90 	vmov	s15, r3
 800425e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004262:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004384 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800426a:	4b40      	ldr	r3, [pc, #256]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004272:	ee07 3a90 	vmov	s15, r3
 8004276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427a:	ed97 6a02 	vldr	s12, [r7, #8]
 800427e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800437c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800428a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800428e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004296:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800429a:	e043      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	ee07 3a90 	vmov	s15, r3
 80042a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004388 <HAL_RCC_GetSysClockFreq+0x2f0>
 80042aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ae:	4b2f      	ldr	r3, [pc, #188]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042be:	ed97 6a02 	vldr	s12, [r7, #8]
 80042c2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800437c <HAL_RCC_GetSysClockFreq+0x2e4>
 80042c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042de:	e021      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ea:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004384 <HAL_RCC_GetSysClockFreq+0x2ec>
 80042ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042f2:	4b1e      	ldr	r3, [pc, #120]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004302:	ed97 6a02 	vldr	s12, [r7, #8]
 8004306:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800437c <HAL_RCC_GetSysClockFreq+0x2e4>
 800430a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800430e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004312:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800431a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800431e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004322:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004324:	4b11      	ldr	r3, [pc, #68]	; (800436c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	0a5b      	lsrs	r3, r3, #9
 800432a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800432e:	3301      	adds	r3, #1
 8004330:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	ee07 3a90 	vmov	s15, r3
 8004338:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800433c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004348:	ee17 3a90 	vmov	r3, s15
 800434c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800434e:	e005      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	61bb      	str	r3, [r7, #24]
      break;
 8004354:	e002      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004356:	4b07      	ldr	r3, [pc, #28]	; (8004374 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004358:	61bb      	str	r3, [r7, #24]
      break;
 800435a:	bf00      	nop
  }

  return sysclockfreq;
 800435c:	69bb      	ldr	r3, [r7, #24]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3724      	adds	r7, #36	; 0x24
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	58024400 	.word	0x58024400
 8004370:	03d09000 	.word	0x03d09000
 8004374:	003d0900 	.word	0x003d0900
 8004378:	007a1200 	.word	0x007a1200
 800437c:	46000000 	.word	0x46000000
 8004380:	4c742400 	.word	0x4c742400
 8004384:	4a742400 	.word	0x4a742400
 8004388:	4af42400 	.word	0x4af42400

0800438c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800438c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004390:	b0ca      	sub	sp, #296	; 0x128
 8004392:	af00      	add	r7, sp, #0
 8004394:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004398:	2300      	movs	r3, #0
 800439a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800439e:	2300      	movs	r3, #0
 80043a0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ac:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80043b0:	2500      	movs	r5, #0
 80043b2:	ea54 0305 	orrs.w	r3, r4, r5
 80043b6:	d049      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80043c2:	d02f      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80043c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80043c8:	d828      	bhi.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80043ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043ce:	d01a      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043d4:	d822      	bhi.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80043da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043de:	d007      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80043e0:	e01c      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043e2:	4bb8      	ldr	r3, [pc, #736]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e6:	4ab7      	ldr	r2, [pc, #732]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043ec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043ee:	e01a      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80043f4:	3308      	adds	r3, #8
 80043f6:	2102      	movs	r1, #2
 80043f8:	4618      	mov	r0, r3
 80043fa:	f001 f9d1 	bl	80057a0 <RCCEx_PLL2_Config>
 80043fe:	4603      	mov	r3, r0
 8004400:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004404:	e00f      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800440a:	3328      	adds	r3, #40	; 0x28
 800440c:	2102      	movs	r1, #2
 800440e:	4618      	mov	r0, r3
 8004410:	f001 fa78 	bl	8005904 <RCCEx_PLL3_Config>
 8004414:	4603      	mov	r3, r0
 8004416:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800441a:	e004      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004422:	e000      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004424:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004426:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10a      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800442e:	4ba5      	ldr	r3, [pc, #660]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004430:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004432:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800443a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800443c:	4aa1      	ldr	r2, [pc, #644]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800443e:	430b      	orrs	r3, r1
 8004440:	6513      	str	r3, [r2, #80]	; 0x50
 8004442:	e003      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004444:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004448:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800444c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004454:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8004458:	f04f 0900 	mov.w	r9, #0
 800445c:	ea58 0309 	orrs.w	r3, r8, r9
 8004460:	d047      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004462:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004468:	2b04      	cmp	r3, #4
 800446a:	d82a      	bhi.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800446c:	a201      	add	r2, pc, #4	; (adr r2, 8004474 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800446e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004472:	bf00      	nop
 8004474:	08004489 	.word	0x08004489
 8004478:	08004497 	.word	0x08004497
 800447c:	080044ad 	.word	0x080044ad
 8004480:	080044cb 	.word	0x080044cb
 8004484:	080044cb 	.word	0x080044cb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004488:	4b8e      	ldr	r3, [pc, #568]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	4a8d      	ldr	r2, [pc, #564]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800448e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004492:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004494:	e01a      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800449a:	3308      	adds	r3, #8
 800449c:	2100      	movs	r1, #0
 800449e:	4618      	mov	r0, r3
 80044a0:	f001 f97e 	bl	80057a0 <RCCEx_PLL2_Config>
 80044a4:	4603      	mov	r3, r0
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044aa:	e00f      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044b0:	3328      	adds	r3, #40	; 0x28
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f001 fa25 	bl	8005904 <RCCEx_PLL3_Config>
 80044ba:	4603      	mov	r3, r0
 80044bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044c0:	e004      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80044c8:	e000      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80044ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044d4:	4b7b      	ldr	r3, [pc, #492]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d8:	f023 0107 	bic.w	r1, r3, #7
 80044dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e2:	4a78      	ldr	r2, [pc, #480]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044e4:	430b      	orrs	r3, r1
 80044e6:	6513      	str	r3, [r2, #80]	; 0x50
 80044e8:	e003      	b.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044ee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fa:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80044fe:	f04f 0b00 	mov.w	fp, #0
 8004502:	ea5a 030b 	orrs.w	r3, sl, fp
 8004506:	d04c      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800450c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800450e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004512:	d030      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004518:	d829      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800451a:	2bc0      	cmp	r3, #192	; 0xc0
 800451c:	d02d      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800451e:	2bc0      	cmp	r3, #192	; 0xc0
 8004520:	d825      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004522:	2b80      	cmp	r3, #128	; 0x80
 8004524:	d018      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004526:	2b80      	cmp	r3, #128	; 0x80
 8004528:	d821      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	d007      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004532:	e01c      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004534:	4b63      	ldr	r3, [pc, #396]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	4a62      	ldr	r2, [pc, #392]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800453a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800453e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004540:	e01c      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004546:	3308      	adds	r3, #8
 8004548:	2100      	movs	r1, #0
 800454a:	4618      	mov	r0, r3
 800454c:	f001 f928 	bl	80057a0 <RCCEx_PLL2_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004556:	e011      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800455c:	3328      	adds	r3, #40	; 0x28
 800455e:	2100      	movs	r1, #0
 8004560:	4618      	mov	r0, r3
 8004562:	f001 f9cf 	bl	8005904 <RCCEx_PLL3_Config>
 8004566:	4603      	mov	r3, r0
 8004568:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800456c:	e006      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004574:	e002      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004576:	bf00      	nop
 8004578:	e000      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800457a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800457c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004580:	2b00      	cmp	r3, #0
 8004582:	d10a      	bne.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004584:	4b4f      	ldr	r3, [pc, #316]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004588:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800458c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004592:	4a4c      	ldr	r2, [pc, #304]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004594:	430b      	orrs	r3, r1
 8004596:	6513      	str	r3, [r2, #80]	; 0x50
 8004598:	e003      	b.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800459e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80045a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045aa:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80045ae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80045b2:	2300      	movs	r3, #0
 80045b4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80045b8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80045bc:	460b      	mov	r3, r1
 80045be:	4313      	orrs	r3, r2
 80045c0:	d053      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80045c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80045ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045ce:	d035      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80045d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045d4:	d82e      	bhi.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045d6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80045da:	d031      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80045dc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80045e0:	d828      	bhi.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e6:	d01a      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80045e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ec:	d822      	bhi.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80045f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045f6:	d007      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80045f8:	e01c      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045fa:	4b32      	ldr	r3, [pc, #200]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fe:	4a31      	ldr	r2, [pc, #196]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004604:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004606:	e01c      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800460c:	3308      	adds	r3, #8
 800460e:	2100      	movs	r1, #0
 8004610:	4618      	mov	r0, r3
 8004612:	f001 f8c5 	bl	80057a0 <RCCEx_PLL2_Config>
 8004616:	4603      	mov	r3, r0
 8004618:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800461c:	e011      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004622:	3328      	adds	r3, #40	; 0x28
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f001 f96c 	bl	8005904 <RCCEx_PLL3_Config>
 800462c:	4603      	mov	r3, r0
 800462e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004632:	e006      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800463a:	e002      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800463c:	bf00      	nop
 800463e:	e000      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004642:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10b      	bne.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800464a:	4b1e      	ldr	r3, [pc, #120]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800464c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8004652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004656:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800465a:	4a1a      	ldr	r2, [pc, #104]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800465c:	430b      	orrs	r3, r1
 800465e:	6593      	str	r3, [r2, #88]	; 0x58
 8004660:	e003      	b.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004662:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004666:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800466a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800466e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004672:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8004676:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800467a:	2300      	movs	r3, #0
 800467c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004680:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8004684:	460b      	mov	r3, r1
 8004686:	4313      	orrs	r3, r2
 8004688:	d056      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800468e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004692:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004696:	d038      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004698:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800469c:	d831      	bhi.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800469e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046a2:	d034      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80046a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046a8:	d82b      	bhi.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80046aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046ae:	d01d      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x360>
 80046b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046b4:	d825      	bhi.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d006      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80046ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046be:	d00a      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80046c0:	e01f      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80046c2:	bf00      	nop
 80046c4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c8:	4ba2      	ldr	r3, [pc, #648]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	4aa1      	ldr	r2, [pc, #644]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046d4:	e01c      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046da:	3308      	adds	r3, #8
 80046dc:	2100      	movs	r1, #0
 80046de:	4618      	mov	r0, r3
 80046e0:	f001 f85e 	bl	80057a0 <RCCEx_PLL2_Config>
 80046e4:	4603      	mov	r3, r0
 80046e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046ea:	e011      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046f0:	3328      	adds	r3, #40	; 0x28
 80046f2:	2100      	movs	r1, #0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 f905 	bl	8005904 <RCCEx_PLL3_Config>
 80046fa:	4603      	mov	r3, r0
 80046fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004700:	e006      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004708:	e002      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800470a:	bf00      	nop
 800470c:	e000      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800470e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004710:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10b      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004718:	4b8e      	ldr	r3, [pc, #568]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8004720:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004724:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004728:	4a8a      	ldr	r2, [pc, #552]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800472a:	430b      	orrs	r3, r1
 800472c:	6593      	str	r3, [r2, #88]	; 0x58
 800472e:	e003      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004730:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004734:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004738:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800473c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004740:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8004744:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004748:	2300      	movs	r3, #0
 800474a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800474e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8004752:	460b      	mov	r3, r1
 8004754:	4313      	orrs	r3, r2
 8004756:	d03a      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004758:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800475c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475e:	2b30      	cmp	r3, #48	; 0x30
 8004760:	d01f      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004762:	2b30      	cmp	r3, #48	; 0x30
 8004764:	d819      	bhi.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004766:	2b20      	cmp	r3, #32
 8004768:	d00c      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800476a:	2b20      	cmp	r3, #32
 800476c:	d815      	bhi.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800476e:	2b00      	cmp	r3, #0
 8004770:	d019      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004772:	2b10      	cmp	r3, #16
 8004774:	d111      	bne.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004776:	4b77      	ldr	r3, [pc, #476]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	4a76      	ldr	r2, [pc, #472]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800477c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004780:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004782:	e011      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004784:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004788:	3308      	adds	r3, #8
 800478a:	2102      	movs	r1, #2
 800478c:	4618      	mov	r0, r3
 800478e:	f001 f807 	bl	80057a0 <RCCEx_PLL2_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004798:	e006      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80047a0:	e002      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80047a2:	bf00      	nop
 80047a4:	e000      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80047a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10a      	bne.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80047b0:	4b68      	ldr	r3, [pc, #416]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80047b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	4a65      	ldr	r2, [pc, #404]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047c0:	430b      	orrs	r3, r1
 80047c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c4:	e003      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80047ca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 80047da:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80047de:	2300      	movs	r3, #0
 80047e0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80047e4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4313      	orrs	r3, r2
 80047ec:	d051      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047f8:	d035      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80047fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047fe:	d82e      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004800:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004804:	d031      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004806:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800480a:	d828      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800480c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004810:	d01a      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004816:	d822      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800481c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004820:	d007      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004822:	e01c      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004824:	4b4b      	ldr	r3, [pc, #300]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	4a4a      	ldr	r2, [pc, #296]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800482a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800482e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004830:	e01c      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004832:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004836:	3308      	adds	r3, #8
 8004838:	2100      	movs	r1, #0
 800483a:	4618      	mov	r0, r3
 800483c:	f000 ffb0 	bl	80057a0 <RCCEx_PLL2_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004846:	e011      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800484c:	3328      	adds	r3, #40	; 0x28
 800484e:	2100      	movs	r1, #0
 8004850:	4618      	mov	r0, r3
 8004852:	f001 f857 	bl	8005904 <RCCEx_PLL3_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800485c:	e006      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004864:	e002      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004866:	bf00      	nop
 8004868:	e000      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800486a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800486c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004874:	4b37      	ldr	r3, [pc, #220]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004878:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800487c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004882:	4a34      	ldr	r2, [pc, #208]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004884:	430b      	orrs	r3, r1
 8004886:	6513      	str	r3, [r2, #80]	; 0x50
 8004888:	e003      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800488a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800488e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800489e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80048a2:	2300      	movs	r3, #0
 80048a4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80048a8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80048ac:	460b      	mov	r3, r1
 80048ae:	4313      	orrs	r3, r2
 80048b0:	d056      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048bc:	d033      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80048be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048c2:	d82c      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048c4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048c8:	d02f      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80048ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048ce:	d826      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80048d4:	d02b      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80048d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80048da:	d820      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048e0:	d012      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80048e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048e6:	d81a      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d022      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80048ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f0:	d115      	bne.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048f6:	3308      	adds	r3, #8
 80048f8:	2101      	movs	r1, #1
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 ff50 	bl	80057a0 <RCCEx_PLL2_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004906:	e015      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004908:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800490c:	3328      	adds	r3, #40	; 0x28
 800490e:	2101      	movs	r1, #1
 8004910:	4618      	mov	r0, r3
 8004912:	f000 fff7 	bl	8005904 <RCCEx_PLL3_Config>
 8004916:	4603      	mov	r3, r0
 8004918:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800491c:	e00a      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004924:	e006      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004926:	bf00      	nop
 8004928:	e004      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800492a:	bf00      	nop
 800492c:	e002      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800492e:	bf00      	nop
 8004930:	e000      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004934:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10d      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800493c:	4b05      	ldr	r3, [pc, #20]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800493e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004940:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8004944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800494a:	4a02      	ldr	r2, [pc, #8]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800494c:	430b      	orrs	r3, r1
 800494e:	6513      	str	r3, [r2, #80]	; 0x50
 8004950:	e006      	b.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004952:	bf00      	nop
 8004954:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004958:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800495c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004960:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800496c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004970:	2300      	movs	r3, #0
 8004972:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004976:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800497a:	460b      	mov	r3, r1
 800497c:	4313      	orrs	r3, r2
 800497e:	d055      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004984:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004988:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800498c:	d033      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800498e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004992:	d82c      	bhi.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004998:	d02f      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800499a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800499e:	d826      	bhi.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80049a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80049a4:	d02b      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x672>
 80049a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80049aa:	d820      	bhi.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80049ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049b0:	d012      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80049b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049b6:	d81a      	bhi.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x662>
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d022      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80049bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049c0:	d115      	bne.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049c6:	3308      	adds	r3, #8
 80049c8:	2101      	movs	r1, #1
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fee8 	bl	80057a0 <RCCEx_PLL2_Config>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049d6:	e015      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049dc:	3328      	adds	r3, #40	; 0x28
 80049de:	2101      	movs	r1, #1
 80049e0:	4618      	mov	r0, r3
 80049e2:	f000 ff8f 	bl	8005904 <RCCEx_PLL3_Config>
 80049e6:	4603      	mov	r3, r0
 80049e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049ec:	e00a      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80049f4:	e006      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049f6:	bf00      	nop
 80049f8:	e004      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049fa:	bf00      	nop
 80049fc:	e002      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049fe:	bf00      	nop
 8004a00:	e000      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a04:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10b      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004a0c:	4ba3      	ldr	r3, [pc, #652]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a10:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004a1c:	4a9f      	ldr	r2, [pc, #636]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a1e:	430b      	orrs	r3, r1
 8004a20:	6593      	str	r3, [r2, #88]	; 0x58
 8004a22:	e003      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a24:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004a28:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8004a38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004a42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a46:	460b      	mov	r3, r1
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	d037      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a56:	d00e      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004a58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a5c:	d816      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d018      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004a62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a66:	d111      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a68:	4b8c      	ldr	r3, [pc, #560]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	4a8b      	ldr	r2, [pc, #556]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a74:	e00f      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a7a:	3308      	adds	r3, #8
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 fe8e 	bl	80057a0 <RCCEx_PLL2_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a8a:	e004      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004a92:	e000      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a9e:	4b7f      	ldr	r3, [pc, #508]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aac:	4a7b      	ldr	r2, [pc, #492]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aae:	430b      	orrs	r3, r1
 8004ab0:	6513      	str	r3, [r2, #80]	; 0x50
 8004ab2:	e003      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ab8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8004ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004acc:	2300      	movs	r3, #0
 8004ace:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004ad2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	d039      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d81c      	bhi.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b29 	.word	0x08004b29
 8004af0:	08004afd 	.word	0x08004afd
 8004af4:	08004b0b 	.word	0x08004b0b
 8004af8:	08004b29 	.word	0x08004b29
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004afc:	4b67      	ldr	r3, [pc, #412]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b00:	4a66      	ldr	r2, [pc, #408]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004b08:	e00f      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b0e:	3308      	adds	r3, #8
 8004b10:	2102      	movs	r1, #2
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fe44 	bl	80057a0 <RCCEx_PLL2_Config>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004b1e:	e004      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004b26:	e000      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10a      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004b32:	4b5a      	ldr	r3, [pc, #360]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b36:	f023 0103 	bic.w	r1, r3, #3
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b40:	4a56      	ldr	r2, [pc, #344]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b42:	430b      	orrs	r3, r1
 8004b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b46:	e003      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b48:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b4c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b58:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004b5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b60:	2300      	movs	r3, #0
 8004b62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b66:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	f000 809f 	beq.w	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b72:	4b4b      	ldr	r3, [pc, #300]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a4a      	ldr	r2, [pc, #296]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b7e:	f7fc f9cf 	bl	8000f20 <HAL_GetTick>
 8004b82:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b86:	e00b      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b88:	f7fc f9ca 	bl	8000f20 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b64      	cmp	r3, #100	; 0x64
 8004b96:	d903      	bls.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004b9e:	e005      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ba0:	4b3f      	ldr	r3, [pc, #252]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ed      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004bac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d179      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004bb4:	4b39      	ldr	r3, [pc, #228]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bbc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004bc0:	4053      	eors	r3, r2
 8004bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d015      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bca:	4b34      	ldr	r3, [pc, #208]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bd2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004bd6:	4b31      	ldr	r3, [pc, #196]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bda:	4a30      	ldr	r2, [pc, #192]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004be2:	4b2e      	ldr	r3, [pc, #184]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be6:	4a2d      	ldr	r2, [pc, #180]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bec:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004bee:	4a2b      	ldr	r2, [pc, #172]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bf0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004bf4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bfa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c02:	d118      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c04:	f7fc f98c 	bl	8000f20 <HAL_GetTick>
 8004c08:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c0c:	e00d      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c0e:	f7fc f987 	bl	8000f20 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004c18:	1ad2      	subs	r2, r2, r3
 8004c1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d903      	bls.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8004c28:	e005      	b.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c2a:	4b1c      	ldr	r3, [pc, #112]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0eb      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004c36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d129      	bne.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c4e:	d10e      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004c50:	4b12      	ldr	r3, [pc, #72]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004c60:	091a      	lsrs	r2, r3, #4
 8004c62:	4b10      	ldr	r3, [pc, #64]	; (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004c64:	4013      	ands	r3, r2
 8004c66:	4a0d      	ldr	r2, [pc, #52]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c68:	430b      	orrs	r3, r1
 8004c6a:	6113      	str	r3, [r2, #16]
 8004c6c:	e005      	b.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004c6e:	4b0b      	ldr	r3, [pc, #44]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	4a0a      	ldr	r2, [pc, #40]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c74:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004c78:	6113      	str	r3, [r2, #16]
 8004c7a:	4b08      	ldr	r3, [pc, #32]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c7c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c8a:	4a04      	ldr	r2, [pc, #16]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c90:	e00e      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c96:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8004c9a:	e009      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c9c:	58024400 	.word	0x58024400
 8004ca0:	58024800 	.word	0x58024800
 8004ca4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ca8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004cac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb8:	f002 0301 	and.w	r3, r2, #1
 8004cbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004cc6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f000 8089 	beq.w	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cd8:	2b28      	cmp	r3, #40	; 0x28
 8004cda:	d86b      	bhi.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004cdc:	a201      	add	r2, pc, #4	; (adr r2, 8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce2:	bf00      	nop
 8004ce4:	08004dbd 	.word	0x08004dbd
 8004ce8:	08004db5 	.word	0x08004db5
 8004cec:	08004db5 	.word	0x08004db5
 8004cf0:	08004db5 	.word	0x08004db5
 8004cf4:	08004db5 	.word	0x08004db5
 8004cf8:	08004db5 	.word	0x08004db5
 8004cfc:	08004db5 	.word	0x08004db5
 8004d00:	08004db5 	.word	0x08004db5
 8004d04:	08004d89 	.word	0x08004d89
 8004d08:	08004db5 	.word	0x08004db5
 8004d0c:	08004db5 	.word	0x08004db5
 8004d10:	08004db5 	.word	0x08004db5
 8004d14:	08004db5 	.word	0x08004db5
 8004d18:	08004db5 	.word	0x08004db5
 8004d1c:	08004db5 	.word	0x08004db5
 8004d20:	08004db5 	.word	0x08004db5
 8004d24:	08004d9f 	.word	0x08004d9f
 8004d28:	08004db5 	.word	0x08004db5
 8004d2c:	08004db5 	.word	0x08004db5
 8004d30:	08004db5 	.word	0x08004db5
 8004d34:	08004db5 	.word	0x08004db5
 8004d38:	08004db5 	.word	0x08004db5
 8004d3c:	08004db5 	.word	0x08004db5
 8004d40:	08004db5 	.word	0x08004db5
 8004d44:	08004dbd 	.word	0x08004dbd
 8004d48:	08004db5 	.word	0x08004db5
 8004d4c:	08004db5 	.word	0x08004db5
 8004d50:	08004db5 	.word	0x08004db5
 8004d54:	08004db5 	.word	0x08004db5
 8004d58:	08004db5 	.word	0x08004db5
 8004d5c:	08004db5 	.word	0x08004db5
 8004d60:	08004db5 	.word	0x08004db5
 8004d64:	08004dbd 	.word	0x08004dbd
 8004d68:	08004db5 	.word	0x08004db5
 8004d6c:	08004db5 	.word	0x08004db5
 8004d70:	08004db5 	.word	0x08004db5
 8004d74:	08004db5 	.word	0x08004db5
 8004d78:	08004db5 	.word	0x08004db5
 8004d7c:	08004db5 	.word	0x08004db5
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004dbd 	.word	0x08004dbd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d8c:	3308      	adds	r3, #8
 8004d8e:	2101      	movs	r1, #1
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 fd05 	bl	80057a0 <RCCEx_PLL2_Config>
 8004d96:	4603      	mov	r3, r0
 8004d98:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d9c:	e00f      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004da2:	3328      	adds	r3, #40	; 0x28
 8004da4:	2101      	movs	r1, #1
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 fdac 	bl	8005904 <RCCEx_PLL3_Config>
 8004dac:	4603      	mov	r3, r0
 8004dae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004db2:	e004      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004dba:	e000      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004dbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10a      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004dc6:	4bbf      	ldr	r3, [pc, #764]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dca:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dd4:	4abb      	ldr	r2, [pc, #748]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	6553      	str	r3, [r2, #84]	; 0x54
 8004dda:	e003      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ddc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004de0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	f002 0302 	and.w	r3, r2, #2
 8004df0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004df4:	2300      	movs	r3, #0
 8004df6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004dfa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4313      	orrs	r3, r2
 8004e02:	d041      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e0a:	2b05      	cmp	r3, #5
 8004e0c:	d824      	bhi.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004e0e:	a201      	add	r2, pc, #4	; (adr r2, 8004e14 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e14:	08004e61 	.word	0x08004e61
 8004e18:	08004e2d 	.word	0x08004e2d
 8004e1c:	08004e43 	.word	0x08004e43
 8004e20:	08004e61 	.word	0x08004e61
 8004e24:	08004e61 	.word	0x08004e61
 8004e28:	08004e61 	.word	0x08004e61
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e30:	3308      	adds	r3, #8
 8004e32:	2101      	movs	r1, #1
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fcb3 	bl	80057a0 <RCCEx_PLL2_Config>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e40:	e00f      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e46:	3328      	adds	r3, #40	; 0x28
 8004e48:	2101      	movs	r1, #1
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fd5a 	bl	8005904 <RCCEx_PLL3_Config>
 8004e50:	4603      	mov	r3, r0
 8004e52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e56:	e004      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004e5e:	e000      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004e60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e62:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10a      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004e6a:	4b96      	ldr	r3, [pc, #600]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6e:	f023 0107 	bic.w	r1, r3, #7
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e78:	4a92      	ldr	r2, [pc, #584]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e7a:	430b      	orrs	r3, r1
 8004e7c:	6553      	str	r3, [r2, #84]	; 0x54
 8004e7e:	e003      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e84:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e90:	f002 0304 	and.w	r3, r2, #4
 8004e94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e98:	2300      	movs	r3, #0
 8004e9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e9e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	d044      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eb0:	2b05      	cmp	r3, #5
 8004eb2:	d825      	bhi.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004eb4:	a201      	add	r2, pc, #4	; (adr r2, 8004ebc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eba:	bf00      	nop
 8004ebc:	08004f09 	.word	0x08004f09
 8004ec0:	08004ed5 	.word	0x08004ed5
 8004ec4:	08004eeb 	.word	0x08004eeb
 8004ec8:	08004f09 	.word	0x08004f09
 8004ecc:	08004f09 	.word	0x08004f09
 8004ed0:	08004f09 	.word	0x08004f09
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ed8:	3308      	adds	r3, #8
 8004eda:	2101      	movs	r1, #1
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 fc5f 	bl	80057a0 <RCCEx_PLL2_Config>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ee8:	e00f      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eee:	3328      	adds	r3, #40	; 0x28
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 fd06 	bl	8005904 <RCCEx_PLL3_Config>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004efe:	e004      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004f06:	e000      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004f08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f12:	4b6c      	ldr	r3, [pc, #432]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f16:	f023 0107 	bic.w	r1, r3, #7
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f22:	4a68      	ldr	r2, [pc, #416]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f24:	430b      	orrs	r3, r1
 8004f26:	6593      	str	r3, [r2, #88]	; 0x58
 8004f28:	e003      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f2e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3a:	f002 0320 	and.w	r3, r2, #32
 8004f3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f42:	2300      	movs	r3, #0
 8004f44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004f48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	d055      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f5e:	d033      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004f60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f64:	d82c      	bhi.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6a:	d02f      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f70:	d826      	bhi.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f72:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004f76:	d02b      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004f78:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004f7c:	d820      	bhi.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f82:	d012      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004f84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f88:	d81a      	bhi.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d022      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f92:	d115      	bne.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f98:	3308      	adds	r3, #8
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f000 fbff 	bl	80057a0 <RCCEx_PLL2_Config>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004fa8:	e015      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fae:	3328      	adds	r3, #40	; 0x28
 8004fb0:	2102      	movs	r1, #2
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 fca6 	bl	8005904 <RCCEx_PLL3_Config>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004fc6:	e006      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004fc8:	bf00      	nop
 8004fca:	e004      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004fcc:	bf00      	nop
 8004fce:	e002      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004fd0:	bf00      	nop
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10b      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fde:	4b39      	ldr	r3, [pc, #228]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fee:	4a35      	ldr	r2, [pc, #212]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	6553      	str	r3, [r2, #84]	; 0x54
 8004ff4:	e003      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ffa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005006:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800500a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800500e:	2300      	movs	r3, #0
 8005010:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005014:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8005018:	460b      	mov	r3, r1
 800501a:	4313      	orrs	r3, r2
 800501c:	d058      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005022:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005026:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800502a:	d033      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800502c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005030:	d82c      	bhi.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005036:	d02f      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800503c:	d826      	bhi.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800503e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005042:	d02b      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005044:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005048:	d820      	bhi.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800504a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504e:	d012      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005050:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005054:	d81a      	bhi.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005056:	2b00      	cmp	r3, #0
 8005058:	d022      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800505a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800505e:	d115      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005060:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005064:	3308      	adds	r3, #8
 8005066:	2100      	movs	r1, #0
 8005068:	4618      	mov	r0, r3
 800506a:	f000 fb99 	bl	80057a0 <RCCEx_PLL2_Config>
 800506e:	4603      	mov	r3, r0
 8005070:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005074:	e015      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005076:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800507a:	3328      	adds	r3, #40	; 0x28
 800507c:	2102      	movs	r1, #2
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fc40 	bl	8005904 <RCCEx_PLL3_Config>
 8005084:	4603      	mov	r3, r0
 8005086:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800508a:	e00a      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005092:	e006      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005094:	bf00      	nop
 8005096:	e004      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005098:	bf00      	nop
 800509a:	e002      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800509c:	bf00      	nop
 800509e:	e000      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80050a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10e      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050aa:	4b06      	ldr	r3, [pc, #24]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ae:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 80050b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ba:	4a02      	ldr	r2, [pc, #8]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050bc:	430b      	orrs	r3, r1
 80050be:	6593      	str	r3, [r2, #88]	; 0x58
 80050c0:	e006      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80050c2:	bf00      	nop
 80050c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80050cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80050d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d8:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80050dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80050e0:	2300      	movs	r3, #0
 80050e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050e6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80050ea:	460b      	mov	r3, r1
 80050ec:	4313      	orrs	r3, r2
 80050ee:	d055      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80050f8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80050fc:	d033      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80050fe:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005102:	d82c      	bhi.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005108:	d02f      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800510a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800510e:	d826      	bhi.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005110:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005114:	d02b      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005116:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800511a:	d820      	bhi.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800511c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005120:	d012      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005122:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005126:	d81a      	bhi.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d022      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800512c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005130:	d115      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005132:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005136:	3308      	adds	r3, #8
 8005138:	2100      	movs	r1, #0
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fb30 	bl	80057a0 <RCCEx_PLL2_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005146:	e015      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005148:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800514c:	3328      	adds	r3, #40	; 0x28
 800514e:	2102      	movs	r1, #2
 8005150:	4618      	mov	r0, r3
 8005152:	f000 fbd7 	bl	8005904 <RCCEx_PLL3_Config>
 8005156:	4603      	mov	r3, r0
 8005158:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800515c:	e00a      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005164:	e006      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005166:	bf00      	nop
 8005168:	e004      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800516a:	bf00      	nop
 800516c:	e002      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800516e:	bf00      	nop
 8005170:	e000      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005174:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10b      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800517c:	4ba1      	ldr	r3, [pc, #644]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800517e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005180:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8005184:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005188:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800518c:	4a9d      	ldr	r2, [pc, #628]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800518e:	430b      	orrs	r3, r1
 8005190:	6593      	str	r3, [r2, #88]	; 0x58
 8005192:	e003      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005194:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005198:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f002 0308 	and.w	r3, r2, #8
 80051a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80051ac:	2300      	movs	r3, #0
 80051ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80051b2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80051b6:	460b      	mov	r3, r1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	d01e      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c8:	d10c      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051ce:	3328      	adds	r3, #40	; 0x28
 80051d0:	2102      	movs	r1, #2
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fb96 	bl	8005904 <RCCEx_PLL3_Config>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80051e4:	4b87      	ldr	r3, [pc, #540]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051f4:	4a83      	ldr	r2, [pc, #524]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051f6:	430b      	orrs	r3, r1
 80051f8:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f002 0310 	and.w	r3, r2, #16
 8005206:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800520a:	2300      	movs	r3, #0
 800520c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005210:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8005214:	460b      	mov	r3, r1
 8005216:	4313      	orrs	r3, r2
 8005218:	d01e      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800521e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005222:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005226:	d10c      	bne.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005228:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800522c:	3328      	adds	r3, #40	; 0x28
 800522e:	2102      	movs	r1, #2
 8005230:	4618      	mov	r0, r3
 8005232:	f000 fb67 	bl	8005904 <RCCEx_PLL3_Config>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005242:	4b70      	ldr	r3, [pc, #448]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005246:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800524a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800524e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005252:	4a6c      	ldr	r2, [pc, #432]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005254:	430b      	orrs	r3, r1
 8005256:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005258:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800525c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005260:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8005264:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005268:	2300      	movs	r3, #0
 800526a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800526e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8005272:	460b      	mov	r3, r1
 8005274:	4313      	orrs	r3, r2
 8005276:	d03e      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005278:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800527c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005280:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005284:	d022      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005286:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800528a:	d81b      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005294:	d00b      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005296:	e015      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005298:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800529c:	3308      	adds	r3, #8
 800529e:	2100      	movs	r1, #0
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 fa7d 	bl	80057a0 <RCCEx_PLL2_Config>
 80052a6:	4603      	mov	r3, r0
 80052a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80052ac:	e00f      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052b2:	3328      	adds	r3, #40	; 0x28
 80052b4:	2102      	movs	r1, #2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 fb24 	bl	8005904 <RCCEx_PLL3_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80052c2:	e004      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80052ca:	e000      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80052cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10b      	bne.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052d6:	4b4b      	ldr	r3, [pc, #300]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052da:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80052de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80052e6:	4a47      	ldr	r2, [pc, #284]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052e8:	430b      	orrs	r3, r1
 80052ea:	6593      	str	r3, [r2, #88]	; 0x58
 80052ec:	e003      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fe:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8005302:	67bb      	str	r3, [r7, #120]	; 0x78
 8005304:	2300      	movs	r3, #0
 8005306:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005308:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800530c:	460b      	mov	r3, r1
 800530e:	4313      	orrs	r3, r2
 8005310:	d03b      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005312:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800531e:	d01f      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005320:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005324:	d818      	bhi.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005326:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800532a:	d003      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800532c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005330:	d007      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005332:	e011      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005334:	4b33      	ldr	r3, [pc, #204]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005338:	4a32      	ldr	r2, [pc, #200]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800533a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800533e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005340:	e00f      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005342:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005346:	3328      	adds	r3, #40	; 0x28
 8005348:	2101      	movs	r1, #1
 800534a:	4618      	mov	r0, r3
 800534c:	f000 fada 	bl	8005904 <RCCEx_PLL3_Config>
 8005350:	4603      	mov	r3, r0
 8005352:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005356:	e004      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800535e:	e000      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005360:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005362:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10b      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800536a:	4b26      	ldr	r3, [pc, #152]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800536c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005372:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537a:	4a22      	ldr	r2, [pc, #136]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800537c:	430b      	orrs	r3, r1
 800537e:	6553      	str	r3, [r2, #84]	; 0x54
 8005380:	e003      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005382:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005386:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800538a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800538e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005392:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8005396:	673b      	str	r3, [r7, #112]	; 0x70
 8005398:	2300      	movs	r3, #0
 800539a:	677b      	str	r3, [r7, #116]	; 0x74
 800539c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80053a0:	460b      	mov	r3, r1
 80053a2:	4313      	orrs	r3, r2
 80053a4:	d034      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80053a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053b4:	d007      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80053b6:	e011      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053b8:	4b12      	ldr	r3, [pc, #72]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053bc:	4a11      	ldr	r2, [pc, #68]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80053c4:	e00e      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053ca:	3308      	adds	r3, #8
 80053cc:	2102      	movs	r1, #2
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 f9e6 	bl	80057a0 <RCCEx_PLL2_Config>
 80053d4:	4603      	mov	r3, r0
 80053d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80053da:	e003      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80053e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10d      	bne.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80053ec:	4b05      	ldr	r3, [pc, #20]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fa:	4a02      	ldr	r2, [pc, #8]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053fc:	430b      	orrs	r3, r1
 80053fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005400:	e006      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005402:	bf00      	nop
 8005404:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005408:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800540c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005410:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005418:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800541c:	66bb      	str	r3, [r7, #104]	; 0x68
 800541e:	2300      	movs	r3, #0
 8005420:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005422:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8005426:	460b      	mov	r3, r1
 8005428:	4313      	orrs	r3, r2
 800542a:	d00c      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800542c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005430:	3328      	adds	r3, #40	; 0x28
 8005432:	2102      	movs	r1, #2
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fa65 	bl	8005904 <RCCEx_PLL3_Config>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d002      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005446:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800544a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8005452:	663b      	str	r3, [r7, #96]	; 0x60
 8005454:	2300      	movs	r3, #0
 8005456:	667b      	str	r3, [r7, #100]	; 0x64
 8005458:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800545c:	460b      	mov	r3, r1
 800545e:	4313      	orrs	r3, r2
 8005460:	d038      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005466:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800546a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800546e:	d018      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005470:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005474:	d811      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800547a:	d014      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800547c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005480:	d80b      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005482:	2b00      	cmp	r3, #0
 8005484:	d011      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005486:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800548a:	d106      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800548c:	4bc3      	ldr	r3, [pc, #780]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	4ac2      	ldr	r2, [pc, #776]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005496:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005498:	e008      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80054a0:	e004      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80054a2:	bf00      	nop
 80054a4:	e002      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80054a6:	bf00      	nop
 80054a8:	e000      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80054aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10b      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054b4:	4bb9      	ldr	r3, [pc, #740]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054c4:	4ab5      	ldr	r2, [pc, #724]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c6:	430b      	orrs	r3, r1
 80054c8:	6553      	str	r3, [r2, #84]	; 0x54
 80054ca:	e003      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80054d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054dc:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80054e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80054e2:	2300      	movs	r3, #0
 80054e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80054ea:	460b      	mov	r3, r1
 80054ec:	4313      	orrs	r3, r2
 80054ee:	d009      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054f0:	4baa      	ldr	r3, [pc, #680]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80054f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054fe:	4aa7      	ldr	r2, [pc, #668]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005500:	430b      	orrs	r3, r1
 8005502:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005504:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8005510:	653b      	str	r3, [r7, #80]	; 0x50
 8005512:	2300      	movs	r3, #0
 8005514:	657b      	str	r3, [r7, #84]	; 0x54
 8005516:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800551a:	460b      	mov	r3, r1
 800551c:	4313      	orrs	r3, r2
 800551e:	d00a      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005520:	4b9e      	ldr	r3, [pc, #632]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8005528:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800552c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005530:	4a9a      	ldr	r2, [pc, #616]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005532:	430b      	orrs	r3, r1
 8005534:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005536:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8005542:	64bb      	str	r3, [r7, #72]	; 0x48
 8005544:	2300      	movs	r3, #0
 8005546:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005548:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800554c:	460b      	mov	r3, r1
 800554e:	4313      	orrs	r3, r2
 8005550:	d009      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005552:	4b92      	ldr	r3, [pc, #584]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005556:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800555a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800555e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005560:	4a8e      	ldr	r2, [pc, #568]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005562:	430b      	orrs	r3, r1
 8005564:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8005572:	643b      	str	r3, [r7, #64]	; 0x40
 8005574:	2300      	movs	r3, #0
 8005576:	647b      	str	r3, [r7, #68]	; 0x44
 8005578:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800557c:	460b      	mov	r3, r1
 800557e:	4313      	orrs	r3, r2
 8005580:	d00e      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005582:	4b86      	ldr	r3, [pc, #536]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	4a85      	ldr	r2, [pc, #532]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005588:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800558c:	6113      	str	r3, [r2, #16]
 800558e:	4b83      	ldr	r3, [pc, #524]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005590:	6919      	ldr	r1, [r3, #16]
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005596:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800559a:	4a80      	ldr	r2, [pc, #512]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800559c:	430b      	orrs	r3, r1
 800559e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80055ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80055ae:	2300      	movs	r3, #0
 80055b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055b2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80055b6:	460b      	mov	r3, r1
 80055b8:	4313      	orrs	r3, r2
 80055ba:	d009      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80055bc:	4b77      	ldr	r3, [pc, #476]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055c0:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80055c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ca:	4a74      	ldr	r2, [pc, #464]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055cc:	430b      	orrs	r3, r1
 80055ce:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80055dc:	633b      	str	r3, [r7, #48]	; 0x30
 80055de:	2300      	movs	r3, #0
 80055e0:	637b      	str	r3, [r7, #52]	; 0x34
 80055e2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80055e6:	460b      	mov	r3, r1
 80055e8:	4313      	orrs	r3, r2
 80055ea:	d00a      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055ec:	4b6b      	ldr	r3, [pc, #428]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055f0:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80055f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055fc:	4a67      	ldr	r2, [pc, #412]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055fe:	430b      	orrs	r3, r1
 8005600:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005602:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560a:	2100      	movs	r1, #0
 800560c:	62b9      	str	r1, [r7, #40]	; 0x28
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005614:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8005618:	460b      	mov	r3, r1
 800561a:	4313      	orrs	r3, r2
 800561c:	d011      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005622:	3308      	adds	r3, #8
 8005624:	2100      	movs	r1, #0
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f8ba 	bl	80057a0 <RCCEx_PLL2_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005632:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800563e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564a:	2100      	movs	r1, #0
 800564c:	6239      	str	r1, [r7, #32]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	627b      	str	r3, [r7, #36]	; 0x24
 8005654:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005658:	460b      	mov	r3, r1
 800565a:	4313      	orrs	r3, r2
 800565c:	d011      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005662:	3308      	adds	r3, #8
 8005664:	2101      	movs	r1, #1
 8005666:	4618      	mov	r0, r3
 8005668:	f000 f89a 	bl	80057a0 <RCCEx_PLL2_Config>
 800566c:	4603      	mov	r3, r0
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800567e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568a:	2100      	movs	r1, #0
 800568c:	61b9      	str	r1, [r7, #24]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	61fb      	str	r3, [r7, #28]
 8005694:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005698:	460b      	mov	r3, r1
 800569a:	4313      	orrs	r3, r2
 800569c:	d011      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800569e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056a2:	3308      	adds	r3, #8
 80056a4:	2102      	movs	r1, #2
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f87a 	bl	80057a0 <RCCEx_PLL2_Config>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80056c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	2100      	movs	r1, #0
 80056cc:	6139      	str	r1, [r7, #16]
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	617b      	str	r3, [r7, #20]
 80056d4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80056d8:	460b      	mov	r3, r1
 80056da:	4313      	orrs	r3, r2
 80056dc:	d011      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80056de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056e2:	3328      	adds	r3, #40	; 0x28
 80056e4:	2100      	movs	r1, #0
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f90c 	bl	8005904 <RCCEx_PLL3_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80056f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	2100      	movs	r1, #0
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005718:	460b      	mov	r3, r1
 800571a:	4313      	orrs	r3, r2
 800571c:	d011      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800571e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005722:	3328      	adds	r3, #40	; 0x28
 8005724:	2101      	movs	r1, #1
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f8ec 	bl	8005904 <RCCEx_PLL3_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005732:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800573e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005742:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574a:	2100      	movs	r1, #0
 800574c:	6039      	str	r1, [r7, #0]
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	607b      	str	r3, [r7, #4]
 8005754:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005758:	460b      	mov	r3, r1
 800575a:	4313      	orrs	r3, r2
 800575c:	d011      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800575e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005762:	3328      	adds	r3, #40	; 0x28
 8005764:	2102      	movs	r1, #2
 8005766:	4618      	mov	r0, r3
 8005768:	f000 f8cc 	bl	8005904 <RCCEx_PLL3_Config>
 800576c:	4603      	mov	r3, r0
 800576e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005772:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005776:	2b00      	cmp	r3, #0
 8005778:	d003      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800577a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800577e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8005782:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	e000      	b.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
}
 8005790:	4618      	mov	r0, r3
 8005792:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8005796:	46bd      	mov	sp, r7
 8005798:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800579c:	58024400 	.word	0x58024400

080057a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057ae:	4b53      	ldr	r3, [pc, #332]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b03      	cmp	r3, #3
 80057b8:	d101      	bne.n	80057be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e099      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80057be:	4b4f      	ldr	r3, [pc, #316]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a4e      	ldr	r2, [pc, #312]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80057c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057ca:	f7fb fba9 	bl	8000f20 <HAL_GetTick>
 80057ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057d0:	e008      	b.n	80057e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80057d2:	f7fb fba5 	bl	8000f20 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e086      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057e4:	4b45      	ldr	r3, [pc, #276]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1f0      	bne.n	80057d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80057f0:	4b42      	ldr	r3, [pc, #264]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	031b      	lsls	r3, r3, #12
 80057fe:	493f      	ldr	r1, [pc, #252]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005800:	4313      	orrs	r3, r2
 8005802:	628b      	str	r3, [r1, #40]	; 0x28
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	3b01      	subs	r3, #1
 800580a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	3b01      	subs	r3, #1
 8005814:	025b      	lsls	r3, r3, #9
 8005816:	b29b      	uxth	r3, r3
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	3b01      	subs	r3, #1
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005826:	431a      	orrs	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	3b01      	subs	r3, #1
 800582e:	061b      	lsls	r3, r3, #24
 8005830:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005834:	4931      	ldr	r1, [pc, #196]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005836:	4313      	orrs	r3, r2
 8005838:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800583a:	4b30      	ldr	r3, [pc, #192]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	492d      	ldr	r1, [pc, #180]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005848:	4313      	orrs	r3, r2
 800584a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800584c:	4b2b      	ldr	r3, [pc, #172]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800584e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005850:	f023 0220 	bic.w	r2, r3, #32
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	4928      	ldr	r1, [pc, #160]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800585a:	4313      	orrs	r3, r2
 800585c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800585e:	4b27      	ldr	r3, [pc, #156]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005862:	4a26      	ldr	r2, [pc, #152]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005864:	f023 0310 	bic.w	r3, r3, #16
 8005868:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800586a:	4b24      	ldr	r3, [pc, #144]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800586c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586e:	4b24      	ldr	r3, [pc, #144]	; (8005900 <RCCEx_PLL2_Config+0x160>)
 8005870:	4013      	ands	r3, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	69d2      	ldr	r2, [r2, #28]
 8005876:	00d2      	lsls	r2, r2, #3
 8005878:	4920      	ldr	r1, [pc, #128]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800587a:	4313      	orrs	r3, r2
 800587c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800587e:	4b1f      	ldr	r3, [pc, #124]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	4a1e      	ldr	r2, [pc, #120]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005884:	f043 0310 	orr.w	r3, r3, #16
 8005888:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d106      	bne.n	800589e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005890:	4b1a      	ldr	r3, [pc, #104]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005894:	4a19      	ldr	r2, [pc, #100]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005896:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800589a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800589c:	e00f      	b.n	80058be <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d106      	bne.n	80058b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80058a4:	4b15      	ldr	r3, [pc, #84]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a8:	4a14      	ldr	r2, [pc, #80]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80058b0:	e005      	b.n	80058be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80058b2:	4b12      	ldr	r3, [pc, #72]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b6:	4a11      	ldr	r2, [pc, #68]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058bc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80058be:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a0e      	ldr	r2, [pc, #56]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ca:	f7fb fb29 	bl	8000f20 <HAL_GetTick>
 80058ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058d0:	e008      	b.n	80058e4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058d2:	f7fb fb25 	bl	8000f20 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e006      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058e4:	4b05      	ldr	r3, [pc, #20]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f0      	beq.n	80058d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	58024400 	.word	0x58024400
 8005900:	ffff0007 	.word	0xffff0007

08005904 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005912:	4b53      	ldr	r3, [pc, #332]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	2b03      	cmp	r3, #3
 800591c:	d101      	bne.n	8005922 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e099      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005922:	4b4f      	ldr	r3, [pc, #316]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a4e      	ldr	r2, [pc, #312]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005928:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800592c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800592e:	f7fb faf7 	bl	8000f20 <HAL_GetTick>
 8005932:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005934:	e008      	b.n	8005948 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005936:	f7fb faf3 	bl	8000f20 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	2b02      	cmp	r3, #2
 8005942:	d901      	bls.n	8005948 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e086      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005948:	4b45      	ldr	r3, [pc, #276]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f0      	bne.n	8005936 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005954:	4b42      	ldr	r3, [pc, #264]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005958:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	051b      	lsls	r3, r3, #20
 8005962:	493f      	ldr	r1, [pc, #252]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005964:	4313      	orrs	r3, r2
 8005966:	628b      	str	r3, [r1, #40]	; 0x28
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	3b01      	subs	r3, #1
 800596e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	3b01      	subs	r3, #1
 8005978:	025b      	lsls	r3, r3, #9
 800597a:	b29b      	uxth	r3, r3
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	3b01      	subs	r3, #1
 8005984:	041b      	lsls	r3, r3, #16
 8005986:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800598a:	431a      	orrs	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	3b01      	subs	r3, #1
 8005992:	061b      	lsls	r3, r3, #24
 8005994:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005998:	4931      	ldr	r1, [pc, #196]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 800599a:	4313      	orrs	r3, r2
 800599c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800599e:	4b30      	ldr	r3, [pc, #192]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	492d      	ldr	r1, [pc, #180]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80059b0:	4b2b      	ldr	r3, [pc, #172]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	4928      	ldr	r1, [pc, #160]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80059c2:	4b27      	ldr	r3, [pc, #156]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c6:	4a26      	ldr	r2, [pc, #152]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80059ce:	4b24      	ldr	r3, [pc, #144]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059d2:	4b24      	ldr	r3, [pc, #144]	; (8005a64 <RCCEx_PLL3_Config+0x160>)
 80059d4:	4013      	ands	r3, r2
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	69d2      	ldr	r2, [r2, #28]
 80059da:	00d2      	lsls	r2, r2, #3
 80059dc:	4920      	ldr	r1, [pc, #128]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80059e2:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e6:	4a1e      	ldr	r2, [pc, #120]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80059f4:	4b1a      	ldr	r3, [pc, #104]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	4a19      	ldr	r2, [pc, #100]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a00:	e00f      	b.n	8005a22 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d106      	bne.n	8005a16 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a08:	4b15      	ldr	r3, [pc, #84]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0c:	4a14      	ldr	r2, [pc, #80]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005a12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a14:	e005      	b.n	8005a22 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a16:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1a:	4a11      	ldr	r2, [pc, #68]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a20:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a22:	4b0f      	ldr	r3, [pc, #60]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a0e      	ldr	r2, [pc, #56]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2e:	f7fb fa77 	bl	8000f20 <HAL_GetTick>
 8005a32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a34:	e008      	b.n	8005a48 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a36:	f7fb fa73 	bl	8000f20 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e006      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a48:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0f0      	beq.n	8005a36 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	58024400 	.word	0x58024400
 8005a64:	ffff0007 	.word	0xffff0007

08005a68 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e10f      	b.n	8005c9a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a87      	ldr	r2, [pc, #540]	; (8005ca4 <HAL_SPI_Init+0x23c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00f      	beq.n	8005aaa <HAL_SPI_Init+0x42>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a86      	ldr	r2, [pc, #536]	; (8005ca8 <HAL_SPI_Init+0x240>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d00a      	beq.n	8005aaa <HAL_SPI_Init+0x42>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a84      	ldr	r2, [pc, #528]	; (8005cac <HAL_SPI_Init+0x244>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d005      	beq.n	8005aaa <HAL_SPI_Init+0x42>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	2b0f      	cmp	r3, #15
 8005aa4:	d901      	bls.n	8005aaa <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e0f7      	b.n	8005c9a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fbba 	bl	8006224 <SPI_GetPacketSize>
 8005ab0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a7b      	ldr	r2, [pc, #492]	; (8005ca4 <HAL_SPI_Init+0x23c>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00c      	beq.n	8005ad6 <HAL_SPI_Init+0x6e>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a79      	ldr	r2, [pc, #484]	; (8005ca8 <HAL_SPI_Init+0x240>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d007      	beq.n	8005ad6 <HAL_SPI_Init+0x6e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a78      	ldr	r2, [pc, #480]	; (8005cac <HAL_SPI_Init+0x244>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d002      	beq.n	8005ad6 <HAL_SPI_Init+0x6e>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b08      	cmp	r3, #8
 8005ad4:	d811      	bhi.n	8005afa <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005ada:	4a72      	ldr	r2, [pc, #456]	; (8005ca4 <HAL_SPI_Init+0x23c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d009      	beq.n	8005af4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a70      	ldr	r2, [pc, #448]	; (8005ca8 <HAL_SPI_Init+0x240>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d004      	beq.n	8005af4 <HAL_SPI_Init+0x8c>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a6f      	ldr	r2, [pc, #444]	; (8005cac <HAL_SPI_Init+0x244>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d104      	bne.n	8005afe <HAL_SPI_Init+0x96>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b10      	cmp	r3, #16
 8005af8:	d901      	bls.n	8005afe <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e0cd      	b.n	8005c9a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7fa fe72 	bl	80007fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0201 	bic.w	r2, r2, #1
 8005b2e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8005b3a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b44:	d119      	bne.n	8005b7a <HAL_SPI_Init+0x112>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b4e:	d103      	bne.n	8005b58 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d008      	beq.n	8005b6a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10c      	bne.n	8005b7a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005b64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b68:	d107      	bne.n	8005b7a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b78:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00f      	beq.n	8005ba6 <HAL_SPI_Init+0x13e>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	2b06      	cmp	r3, #6
 8005b8c:	d90b      	bls.n	8005ba6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	e007      	b.n	8005bb6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bb4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	69da      	ldr	r2, [r3, #28]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc8:	ea42 0103 	orr.w	r1, r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	431a      	orrs	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	431a      	orrs	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	431a      	orrs	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c16:	ea42 0103 	orr.w	r1, r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d113      	bne.n	8005c56 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c40:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c54:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0201 	bic.w	r2, r2, #1
 8005c64:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00a      	beq.n	8005c88 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	40013000 	.word	0x40013000
 8005ca8:	40003800 	.word	0x40003800
 8005cac:	40003c00 	.word	0x40003c00

08005cb0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08a      	sub	sp, #40	; 0x28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8005cc8:	6a3a      	ldr	r2, [r7, #32]
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	4013      	ands	r3, r2
 8005cce:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005ce2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3330      	adds	r3, #48	; 0x30
 8005cea:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d010      	beq.n	8005d18 <HAL_SPI_IRQHandler+0x68>
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00b      	beq.n	8005d18 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699a      	ldr	r2, [r3, #24]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d0e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 f9c3 	bl	800609c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8005d16:	e192      	b.n	800603e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d113      	bne.n	8005d4a <HAL_SPI_IRQHandler+0x9a>
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	f003 0320 	and.w	r3, r3, #32
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10e      	bne.n	8005d4a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d009      	beq.n	8005d4a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	4798      	blx	r3
    handled = 1UL;
 8005d46:	2301      	movs	r3, #1
 8005d48:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10f      	bne.n	8005d74 <HAL_SPI_IRQHandler+0xc4>
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d105      	bne.n	8005d74 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	4798      	blx	r3
    handled = 1UL;
 8005d70:	2301      	movs	r3, #1
 8005d72:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10f      	bne.n	8005d9e <HAL_SPI_IRQHandler+0xee>
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	f003 0302 	and.w	r3, r3, #2
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00a      	beq.n	8005d9e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d105      	bne.n	8005d9e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	4798      	blx	r3
    handled = 1UL;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	627b      	str	r3, [r7, #36]	; 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f040 8147 	bne.w	8006034 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 808b 	beq.w	8005ec8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	699a      	ldr	r2, [r3, #24]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f042 0208 	orr.w	r2, r2, #8
 8005dc0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	699a      	ldr	r2, [r3, #24]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0210 	orr.w	r2, r2, #16
 8005dd0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699a      	ldr	r2, [r3, #24]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005de0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	691a      	ldr	r2, [r3, #16]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0208 	bic.w	r2, r2, #8
 8005df0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d13d      	bne.n	8005e7c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8005e00:	e036      	b.n	8005e70 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	2b0f      	cmp	r3, #15
 8005e08:	d90b      	bls.n	8005e22 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e14:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e1a:	1d1a      	adds	r2, r3, #4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	665a      	str	r2, [r3, #100]	; 0x64
 8005e20:	e01d      	b.n	8005e5e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	2b07      	cmp	r3, #7
 8005e28:	d90b      	bls.n	8005e42 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	8812      	ldrh	r2, [r2, #0]
 8005e32:	b292      	uxth	r2, r2
 8005e34:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e3a:	1c9a      	adds	r2, r3, #2
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	665a      	str	r2, [r3, #100]	; 0x64
 8005e40:	e00d      	b.n	8005e5e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e4e:	7812      	ldrb	r2, [r2, #0]
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1c2      	bne.n	8005e02 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f931 	bl	80060e4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d003      	beq.n	8005e9c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f8f7 	bl	8006088 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e9a:	e0d0      	b.n	800603e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005e9c:	7cfb      	ldrb	r3, [r7, #19]
 8005e9e:	2b05      	cmp	r3, #5
 8005ea0:	d103      	bne.n	8005eaa <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f8e6 	bl	8006074 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005ea8:	e0c6      	b.n	8006038 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005eaa:	7cfb      	ldrb	r3, [r7, #19]
 8005eac:	2b04      	cmp	r3, #4
 8005eae:	d103      	bne.n	8005eb8 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f8d5 	bl	8006060 <HAL_SPI_RxCpltCallback>
    return;
 8005eb6:	e0bf      	b.n	8006038 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005eb8:	7cfb      	ldrb	r3, [r7, #19]
 8005eba:	2b03      	cmp	r3, #3
 8005ebc:	f040 80bc 	bne.w	8006038 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f8c3 	bl	800604c <HAL_SPI_TxCpltCallback>
    return;
 8005ec6:	e0b7      	b.n	8006038 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f000 80b5 	beq.w	800603e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00f      	beq.n	8005efe <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ee4:	f043 0204 	orr.w	r2, r3, #4
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	699a      	ldr	r2, [r3, #24]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005efc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00f      	beq.n	8005f28 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f0e:	f043 0201 	orr.w	r2, r3, #1
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f26:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00f      	beq.n	8005f52 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f38:	f043 0208 	orr.w	r2, r3, #8
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f50:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	f003 0320 	and.w	r3, r3, #32
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00f      	beq.n	8005f7c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f62:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0220 	orr.w	r2, r2, #32
 8005f7a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d05a      	beq.n	800603c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0201 	bic.w	r2, r2, #1
 8005f94:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6919      	ldr	r1, [r3, #16]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	4b28      	ldr	r3, [pc, #160]	; (8006044 <HAL_SPI_IRQHandler+0x394>)
 8005fa2:	400b      	ands	r3, r1
 8005fa4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005fac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005fb0:	d138      	bne.n	8006024 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689a      	ldr	r2, [r3, #8]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005fc0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d013      	beq.n	8005ff2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fce:	4a1e      	ldr	r2, [pc, #120]	; (8006048 <HAL_SPI_IRQHandler+0x398>)
 8005fd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7fb fc9e 	bl	8001918 <HAL_DMA_Abort_IT>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d007      	beq.n	8005ff2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fe8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d020      	beq.n	800603c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ffe:	4a12      	ldr	r2, [pc, #72]	; (8006048 <HAL_SPI_IRQHandler+0x398>)
 8006000:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006006:	4618      	mov	r0, r3
 8006008:	f7fb fc86 	bl	8001918 <HAL_DMA_Abort_IT>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d014      	beq.n	800603c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006018:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006022:	e00b      	b.n	800603c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 f82b 	bl	8006088 <HAL_SPI_ErrorCallback>
    return;
 8006032:	e003      	b.n	800603c <HAL_SPI_IRQHandler+0x38c>
    return;
 8006034:	bf00      	nop
 8006036:	e002      	b.n	800603e <HAL_SPI_IRQHandler+0x38e>
    return;
 8006038:	bf00      	nop
 800603a:	e000      	b.n	800603e <HAL_SPI_IRQHandler+0x38e>
    return;
 800603c:	bf00      	nop
  }
}
 800603e:	3728      	adds	r7, #40	; 0x28
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	fffffc94 	.word	0xfffffc94
 8006048:	080060b1 	.word	0x080060b1

0800604c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff ffd6 	bl	8006088 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060dc:	bf00      	nop
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699a      	ldr	r2, [r3, #24]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 0208 	orr.w	r2, r2, #8
 8006102:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699a      	ldr	r2, [r3, #24]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0210 	orr.w	r2, r2, #16
 8006112:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0201 	bic.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6919      	ldr	r1, [r3, #16]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	4b3c      	ldr	r3, [pc, #240]	; (8006220 <SPI_CloseTransfer+0x13c>)
 8006130:	400b      	ands	r3, r1
 8006132:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006142:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b04      	cmp	r3, #4
 800614e:	d014      	beq.n	800617a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00f      	beq.n	800617a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006160:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	699a      	ldr	r2, [r3, #24]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 0220 	orr.w	r2, r2, #32
 8006178:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b03      	cmp	r3, #3
 8006184:	d014      	beq.n	80061b0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00f      	beq.n	80061b0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006196:	f043 0204 	orr.w	r2, r3, #4
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061ae:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00f      	beq.n	80061da <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061c0:	f043 0201 	orr.w	r2, r3, #1
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	699a      	ldr	r2, [r3, #24]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061d8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00f      	beq.n	8006204 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ea:	f043 0208 	orr.w	r2, r3, #8
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006202:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8006214:	bf00      	nop
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	fffffc90 	.word	0xfffffc90

08006224 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	3301      	adds	r3, #1
 8006234:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	3301      	adds	r3, #1
 800623c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	3307      	adds	r3, #7
 8006242:	08db      	lsrs	r3, r3, #3
 8006244:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	fb02 f303 	mul.w	r3, r2, r3
}
 800624e:	4618      	mov	r0, r3
 8006250:	3714      	adds	r7, #20
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <memset>:
 800625a:	4402      	add	r2, r0
 800625c:	4603      	mov	r3, r0
 800625e:	4293      	cmp	r3, r2
 8006260:	d100      	bne.n	8006264 <memset+0xa>
 8006262:	4770      	bx	lr
 8006264:	f803 1b01 	strb.w	r1, [r3], #1
 8006268:	e7f9      	b.n	800625e <memset+0x4>
	...

0800626c <__libc_init_array>:
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	4d0d      	ldr	r5, [pc, #52]	; (80062a4 <__libc_init_array+0x38>)
 8006270:	4c0d      	ldr	r4, [pc, #52]	; (80062a8 <__libc_init_array+0x3c>)
 8006272:	1b64      	subs	r4, r4, r5
 8006274:	10a4      	asrs	r4, r4, #2
 8006276:	2600      	movs	r6, #0
 8006278:	42a6      	cmp	r6, r4
 800627a:	d109      	bne.n	8006290 <__libc_init_array+0x24>
 800627c:	4d0b      	ldr	r5, [pc, #44]	; (80062ac <__libc_init_array+0x40>)
 800627e:	4c0c      	ldr	r4, [pc, #48]	; (80062b0 <__libc_init_array+0x44>)
 8006280:	f000 f818 	bl	80062b4 <_init>
 8006284:	1b64      	subs	r4, r4, r5
 8006286:	10a4      	asrs	r4, r4, #2
 8006288:	2600      	movs	r6, #0
 800628a:	42a6      	cmp	r6, r4
 800628c:	d105      	bne.n	800629a <__libc_init_array+0x2e>
 800628e:	bd70      	pop	{r4, r5, r6, pc}
 8006290:	f855 3b04 	ldr.w	r3, [r5], #4
 8006294:	4798      	blx	r3
 8006296:	3601      	adds	r6, #1
 8006298:	e7ee      	b.n	8006278 <__libc_init_array+0xc>
 800629a:	f855 3b04 	ldr.w	r3, [r5], #4
 800629e:	4798      	blx	r3
 80062a0:	3601      	adds	r6, #1
 80062a2:	e7f2      	b.n	800628a <__libc_init_array+0x1e>
 80062a4:	080062e4 	.word	0x080062e4
 80062a8:	080062e4 	.word	0x080062e4
 80062ac:	080062e4 	.word	0x080062e4
 80062b0:	080062e8 	.word	0x080062e8

080062b4 <_init>:
 80062b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062b6:	bf00      	nop
 80062b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ba:	bc08      	pop	{r3}
 80062bc:	469e      	mov	lr, r3
 80062be:	4770      	bx	lr

080062c0 <_fini>:
 80062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c2:	bf00      	nop
 80062c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062c6:	bc08      	pop	{r3}
 80062c8:	469e      	mov	lr, r3
 80062ca:	4770      	bx	lr
