Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sat Jan 21 19:05:27 2017
| Host         : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file npu8_top_control_sets_placed.rpt
| Design       : npu8_top
| Device       : xcku035
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             329 |           56 |
| No           | No                    | Yes                    |              74 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+-----------------------+------------------+----------------+
|  CLK_IBUF_BUFG | cpu_if/INV_ASEL_i_1_n_0            | RESET_X_IBUF_inst/O   |                2 |              2 |
|  CLK_IBUF_BUFG | cpu_if/OP[1]_i_1_n_0               | RESET_X_IBUF_inst/O   |                0 |              2 |
|  CLK_IBUF_BUFG |                                    | RESET_X_IBUF_inst/O   |                1 |              4 |
|  CLK_IBUF_BUFG | cpu_if/MSEL_OUTPUTC_SEL[1]_i_1_n_0 | RESET_X_IBUF_inst/O   |                1 |              6 |
|  CLK_IBUF_BUFG | RD_IBUF_inst/O                     | RESET_X_IBUF_inst/O   |                3 |              8 |
|  CLK_IBUF_BUFG | npu_core/q_add8/MAX[7]_i_1_n_0     | cpu_if/AR[0]          |                1 |              8 |
|  CLK_IBUF_BUFG | cpu_if/E[0]                        | cpu_if/a_in_3t_reg[0] |                1 |              9 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_3             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_40            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_29            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_27            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_28            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_8             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_30            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_31            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_32            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_23            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_22            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_4             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_9             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_17            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_7             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_6             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_5             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_47            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_46            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_45            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_44            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_43            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_42            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_41            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | npu_core/E[0]                      | cpu_if/a_in_3t_reg[0] |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_20            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_39            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_33            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_24            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_21            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_15            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_12            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_11            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_1             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_0             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_10            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_34            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_38            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_25            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_2             |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_14            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_13            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_36            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_19            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_18            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_35            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_16            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_37            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | lmcnt/B_RDATA_reg[0]_26            |                       |                2 |             10 |
|  CLK_IBUF_BUFG | cpu_if/AD_QPARAM[15]_i_1_n_0       | RESET_X_IBUF_inst/O   |                6 |             16 |
|  CLK_IBUF_BUFG | cpu_if/AD_GAIN[15]_i_1_n_0         | RESET_X_IBUF_inst/O   |                4 |             16 |
|  CLK_IBUF_BUFG | lmcnt/rcnt[9]_i_1_n_0              | cpu_if/a_in_3t_reg[0] |                9 |             28 |
|  CLK_IBUF_BUFG |                                    | cpu_if/a_in_3t_reg[0] |               20 |             70 |
|  CLK_IBUF_BUFG |                                    |                       |               58 |            338 |
+----------------+------------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                    49 |
| 16+    |                     5 |
+--------+-----------------------+


