{
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 11.2896,
	"finish__design__instance__count__class:tie_cell": 28,
	"finish__design__instance__area__class:tie_cell": 316.109,
	"finish__design__instance__count__class:buffer": 291,
	"finish__design__instance__area__class:buffer": 20372.1,
	"finish__design__instance__count__class:clock_buffer": 34,
	"finish__design__instance__area__class:clock_buffer": 5339.98,
	"finish__design__instance__count__class:timing_repair_buffer": 354,
	"finish__design__instance__area__class:timing_repair_buffer": 14941.8,
	"finish__design__instance__count__class:inverter": 762,
	"finish__design__instance__area__class:inverter": 13711.2,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 699.955,
	"finish__design__instance__count__class:sequential_cell": 554,
	"finish__design__instance__area__class:sequential_cell": 53140.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 6423,
	"finish__design__instance__area__class:multi_input_combinational_cell": 297402,
	"finish__design__instance__count": 8460,
	"finish__design__instance__area": 405935,
	"finish__timing__setup__tns": -497.086,
	"finish__timing__setup__ws": -84.3567,
	"finish__clock__skew__setup": 0.0388358,
	"finish__clock__skew__hold": 0.0388358,
	"finish__timing__drv__max_slew_limit": -0.28692,
	"finish__timing__drv__max_slew": 368,
	"finish__timing__drv__max_cap_limit": 0.881167,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 6,
	"finish__timing__drv__hold_violation_count": 34,
	"finish__power__internal__total": 8316.96,
	"finish__power__switching__total": 7916.21,
	"finish__power__leakage__total": 3.39063e-06,
	"finish__power__total": 16233.2,
	"finish__design__io": 295,
	"finish__design__die__area": 983211,
	"finish__design__core__area": 971950,
	"finish__design__instance__count": 9736,
	"finish__design__instance__area": 413137,
	"finish__design__instance__count__stdcell": 9736,
	"finish__design__instance__area__stdcell": 413137,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.42506,
	"finish__design__instance__utilization__stdcell": 0.42506,
	"finish__design__rows": 195,
	"finish__design__rows:GF018hv5v_green_sc9": 195,
	"finish__design__sites": 344370,
	"finish__design__sites:GF018hv5v_green_sc9": 344370,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}