# 2D Convolution Processor Design (Final Project)

This repository contains the Verilog implementation and fixed-point simulation results of a 2D Convolution Processor, developed as the final project for the **Hardware Description Languages** course.

---

## ğŸ§  Project Overview

We designed and implemented a two-dimensional convolution processor that performs kernel-based filtering on input image data.  
The processor supports different kernel sizes and can be configured to operate in various hardware architectures (Architecture 1, 2, and 3).

---

## ğŸ“Œ Features

- Supports **3Ã—3** and **5Ã—5** kernel convolution
- Fixed-point data processing: **8-bit input â†’ 16-bit output**
- Achieves **SQNR > 30 dB**
- Includes Verilog simulation and testbench
- Implements three architecture variants

---

## ğŸ“‚ File Structure

```

.
â”œâ”€â”€ src/                      # Verilog source files
â”‚   â”œâ”€â”€ conv\_core.v
â”‚   â”œâ”€â”€ line\_buffer.v
â”‚   â”œâ”€â”€ controller.v
â”‚   â””â”€â”€ top.v
â”œâ”€â”€ tb/                       # Testbench and simulation scripts
â”‚   â””â”€â”€ tb\_top.v
â”œâ”€â”€ doc/                      # Fixed-point calculation and SQNR report
â”‚   â””â”€â”€ conv\_calculation.xlsx / hand\_calc.png
â””â”€â”€ README.md

````

---

## â–¶ï¸ How to Simulate

You can simulate the design using **ModelSim** or **Icarus Verilog**:

```bash
# Compile
iverilog -o sim_out src/*.v tb/tb_top.v

# Run simulation
vvp sim_out

# View waveform
gtkwave dump.vcd
````

---

## ğŸ§ª Fixed-point Validation

* Floating-point results were calculated using Python / C / Excel
* Fixed-point outputs were derived and validated
* Achieved **SQNR (Signal-to-Quantization-Noise Ratio) > 30 dB**

---

## ğŸ“˜ Course Info

> Final Project for **Hardware Description Languages**
> Department of Electronic Engineering, Chung Yuan Christian University
> Semester: Spring 2025
> Instructor: Prof. XXX

---

## ğŸ§‘â€ğŸ’» Contributors

* Xxx (Your name)
* Collaborators (if any)
