###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:32 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Clock Gating Setup Check with Pin controller_inst/clk_gate_op2_addr_
reg/latch/CLK 
Endpoint:   controller_inst/clk_gate_op2_addr_reg/latch/GATE (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                                     (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.199
- Clock Gating Setup            0.165
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.636
- Arrival Time                 15.234
= Slack Time                    4.402
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                             |                |                             |       |       |  Time   |   Time   | 
     |---------------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                             | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.418 | 
     | FE_OFC45_wbs_adr_i_0                        |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.419 | 
     | FE_OFC45_wbs_adr_i_0                        | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.483 | 
     | FE_OFC46_wbs_adr_i_0                        |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.483 | 
     | FE_OFC46_wbs_adr_i_0                        | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.214 | 
     | wb_inst/U11                                 |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.222 | 
     | wb_inst/U11                                 | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   15.902 | 
     | wb_inst/U13                                 |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   15.903 | 
     | wb_inst/U13                                 | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.143 | 
     | wb_inst/U14                                 |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.144 | 
     | wb_inst/U14                                 | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   16.941 | 
     | controller_inst/FE_OFC311_config_en         |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   16.941 | 
     | controller_inst/FE_OFC311_config_en         | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.729 | 
     | controller_inst/FE_DBTC33_config_en         |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.732 | 
     | controller_inst/FE_DBTC33_config_en         | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.613 | 
     | controller_inst/U37                         |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.614 | 
     | controller_inst/U37                         | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.040 | 
     | controller_inst/U38                         |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.041 | 
     | controller_inst/U38                         | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.416 | 
     | controller_inst/U62                         |                | sky130_fd_sc_hd__o211ai_1   | 0.312 | 0.001 |  15.015 |   19.417 | 
     | controller_inst/U62                         | B1 v -> Y ^    | sky130_fd_sc_hd__o211ai_1   | 0.182 | 0.219 |  15.234 |   19.636 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                | sky130_fd_sc_hd__sdlclkp_4  | 0.182 | 0.000 |  15.234 |   19.636 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^      |                            | 0.096 |       |  -0.887 |   -5.289 | 
     | CTS_ccl_inv_00088                           |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.289 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.187 | 
     | CTS_ccl_inv_00085                           |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.187 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.087 | 
     | CTS_ccl_a_inv_00083                         |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.061 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -4.959 | 
     | CTS_ccl_inv_00079                           |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -4.953 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -4.857 | 
     | controller_inst/CTS_ccl_a_inv_00073         |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -4.856 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.735 | 
     | controller_inst/CTS_ccl_a_inv_00053         |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.730 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.602 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -4.601 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin controller_inst/clk_gate_op1_addr_
reg/latch/CLK 
Endpoint:   controller_inst/clk_gate_op1_addr_reg/latch/GATE (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                                     (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.199
- Clock Gating Setup            0.146
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.655
- Arrival Time                 15.174
= Slack Time                    4.481
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                             |                |                             |       |       |  Time   |   Time   | 
     |---------------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                             | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.498 | 
     | FE_OFC45_wbs_adr_i_0                        |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.498 | 
     | FE_OFC45_wbs_adr_i_0                        | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.562 | 
     | FE_OFC46_wbs_adr_i_0                        |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.562 | 
     | FE_OFC46_wbs_adr_i_0                        | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.293 | 
     | wb_inst/U11                                 |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.301 | 
     | wb_inst/U11                                 | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   15.982 | 
     | wb_inst/U13                                 |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   15.982 | 
     | wb_inst/U13                                 | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.222 | 
     | wb_inst/U14                                 |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.223 | 
     | wb_inst/U14                                 | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.020 | 
     | controller_inst/FE_OFC311_config_en         |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.020 | 
     | controller_inst/FE_OFC311_config_en         | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.808 | 
     | controller_inst/FE_DBTC33_config_en         |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.812 | 
     | controller_inst/FE_DBTC33_config_en         | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.692 | 
     | controller_inst/U37                         |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.693 | 
     | controller_inst/U37                         | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.120 | 
     | controller_inst/U38                         |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.120 | 
     | controller_inst/U38                         | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.496 | 
     | controller_inst/U60                         |                | sky130_fd_sc_hd__nand2_1    | 0.312 | 0.000 |  15.015 |   19.496 | 
     | controller_inst/U60                         | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.103 | 0.159 |  15.174 |   19.655 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                | sky130_fd_sc_hd__sdlclkp_4  | 0.103 | 0.000 |  15.174 |   19.655 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^      |                            | 0.096 |       |  -0.887 |   -5.368 | 
     | CTS_ccl_inv_00088                           |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.368 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.266 | 
     | CTS_ccl_inv_00085                           |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.266 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.167 | 
     | CTS_ccl_a_inv_00083                         |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.141 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.039 | 
     | CTS_ccl_inv_00079                           |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.032 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -4.936 | 
     | controller_inst/CTS_ccl_a_inv_00073         |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -4.935 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.815 | 
     | controller_inst/CTS_ccl_a_inv_00053         |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.810 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.681 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -4.680 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin controller_inst/clk_gate_row_reg/
latch/CLK 
Endpoint:   controller_inst/clk_gate_row_reg/latch/GATE (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                                (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.199
- Clock Gating Setup            0.129
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.672
- Arrival Time                 15.178
= Slack Time                    4.494
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                        |                |                             |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                        | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.510 | 
     | FE_OFC45_wbs_adr_i_0                   |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.510 | 
     | FE_OFC45_wbs_adr_i_0                   | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.574 | 
     | FE_OFC46_wbs_adr_i_0                   |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.574 | 
     | FE_OFC46_wbs_adr_i_0                   | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.306 | 
     | wb_inst/U11                            |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.313 | 
     | wb_inst/U11                            | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   15.994 | 
     | wb_inst/U13                            |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   15.994 | 
     | wb_inst/U13                            | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.235 | 
     | wb_inst/U14                            |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.235 | 
     | wb_inst/U14                            | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.032 | 
     | controller_inst/FE_OFC311_config_en    |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.032 | 
     | controller_inst/FE_OFC311_config_en    | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.821 | 
     | controller_inst/FE_DBTC33_config_en    |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.824 | 
     | controller_inst/FE_DBTC33_config_en    | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.705 | 
     | controller_inst/U37                    |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.705 | 
     | controller_inst/U37                    | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.132 | 
     | controller_inst/U38                    |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.132 | 
     | controller_inst/U38                    | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.508 | 
     | controller_inst/U58                    |                | sky130_fd_sc_hd__nand2_1    | 0.312 | 0.001 |  15.015 |   19.509 | 
     | controller_inst/U58                    | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.105 | 0.163 |  15.178 |   19.672 | 
     | controller_inst/clk_gate_row_reg/latch |                | sky130_fd_sc_hd__sdlclkp_2  | 0.105 | 0.000 |  15.178 |   19.672 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^      |                            | 0.096 |       |  -0.887 |   -5.380 | 
     | CTS_ccl_inv_00088                      |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.380 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.278 | 
     | CTS_ccl_inv_00085                      |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.278 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.179 | 
     | CTS_ccl_a_inv_00083                    |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.153 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.051 | 
     | CTS_ccl_inv_00079                      |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.044 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -4.948 | 
     | controller_inst/CTS_ccl_a_inv_00073    |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -4.947 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.827 | 
     | controller_inst/CTS_ccl_a_inv_00053    |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.822 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.693 | 
     | controller_inst/clk_gate_row_reg/latch |            | sky130_fd_sc_hd__sdlclkp_2 | 0.100 | 0.001 |  -0.199 |   -4.693 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin controller_inst/row_reg_1_/CLK 
Endpoint:   controller_inst/row_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.900
- Arrival Time                 15.293
= Slack Time                    4.607
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.623 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.624 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.688 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.688 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.419 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.427 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.107 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.108 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.348 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.349 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.146 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.146 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.934 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.937 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.818 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.819 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.245 | 
     | controller_inst/U38                 |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.246 | 
     | controller_inst/U38                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.621 | 
     | controller_inst/U6                  |                | sky130_fd_sc_hd__and2_0     | 0.312 | 0.001 |  15.015 |   19.622 | 
     | controller_inst/U6                  | B v -> X v     | sky130_fd_sc_hd__and2_0     | 0.051 | 0.278 |  15.293 |   19.900 | 
     | controller_inst/row_reg_1_          |                | sky130_fd_sc_hd__dfxtp_1    | 0.051 | 0.000 |  15.293 |   19.900 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -5.494 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.494 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.392 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.392 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.292 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.266 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.164 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.158 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.062 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.061 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.940 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.935 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.807 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.100 | 0.001 |  -0.199 |   -4.806 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.200 |   0.001 |   -4.606 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -4.606 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin controller_inst/row_reg_2_/CLK 
Endpoint:   controller_inst/row_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.099
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.902
- Arrival Time                 15.288
= Slack Time                    4.614
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.630 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.631 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.695 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.695 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.426 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.434 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.114 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.115 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.355 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.356 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.153 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.153 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.941 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.944 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.825 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.826 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.252 | 
     | controller_inst/U38                 |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.253 | 
     | controller_inst/U38                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.628 | 
     | controller_inst/U7                  |                | sky130_fd_sc_hd__and2_0     | 0.312 | 0.001 |  15.015 |   19.629 | 
     | controller_inst/U7                  | B v -> X v     | sky130_fd_sc_hd__and2_0     | 0.047 | 0.273 |  15.288 |   19.902 | 
     | controller_inst/row_reg_2_          |                | sky130_fd_sc_hd__dfxtp_1    | 0.047 | 0.000 |  15.288 |   19.902 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -5.501 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.501 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.399 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.399 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.299 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.273 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.171 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.165 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.069 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.068 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.947 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.942 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.814 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.100 | 0.001 |  -0.199 |   -4.813 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.200 |   0.001 |   -4.613 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -4.613 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin controller_inst/row_reg_0_/CLK 
Endpoint:   controller_inst/row_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.098
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.903
- Arrival Time                 15.286
= Slack Time                    4.617
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.633 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.633 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.698 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.698 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.429 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.436 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.117 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.118 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.358 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.359 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.155 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.156 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.944 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.947 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.828 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.829 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.255 | 
     | controller_inst/U38                 |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.255 | 
     | controller_inst/U38                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.631 | 
     | controller_inst/U9                  |                | sky130_fd_sc_hd__and2_0     | 0.312 | 0.001 |  15.015 |   19.632 | 
     | controller_inst/U9                  | B v -> X v     | sky130_fd_sc_hd__and2_0     | 0.045 | 0.271 |  15.286 |   19.903 | 
     | controller_inst/row_reg_0_          |                | sky130_fd_sc_hd__dfxtp_1    | 0.045 | 0.000 |  15.286 |   19.903 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -5.504 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.503 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.402 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.401 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.302 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.276 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.174 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.167 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.072 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.070 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.950 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.945 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.817 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.100 | 0.001 |  -0.199 |   -4.816 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.200 |   0.001 |   -4.616 | 
     | controller_inst/row_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -4.616 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin controller_inst/row_reg_3_/CLK 
Endpoint:   controller_inst/row_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                 (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
- Setup                         0.098
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.903
- Arrival Time                 15.286
= Slack Time                    4.617
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.634 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.634 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.698 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.698 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.429 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.437 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.118 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.118 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.358 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.359 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.156 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.156 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.944 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.947 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.828 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.829 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.256 | 
     | controller_inst/U38                 |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.256 | 
     | controller_inst/U38                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.631 | 
     | controller_inst/U8                  |                | sky130_fd_sc_hd__and2_0     | 0.312 | 0.001 |  15.015 |   19.633 | 
     | controller_inst/U8                  | B v -> X v     | sky130_fd_sc_hd__and2_0     | 0.045 | 0.270 |  15.286 |   19.903 | 
     | controller_inst/row_reg_3_          |                | sky130_fd_sc_hd__dfxtp_1    | 0.045 | 0.000 |  15.286 |   19.903 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -5.504 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.504 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.402 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.402 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.303 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.277 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.174 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.168 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.072 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.071 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -4.951 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -4.946 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -4.817 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.100 | 0.001 |  -0.199 |   -4.817 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.200 |   0.001 |   -4.616 | 
     | controller_inst/row_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -4.616 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin controller_inst/en_reg/CLK 
Endpoint:   controller_inst/en_reg/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: wbs_adr_i[0]             (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
- Setup                         0.106
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.932
- Arrival Time                 15.297
= Slack Time                    4.635
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   14.651 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   14.651 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   14.716 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   14.716 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.447 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.454 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.135 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.136 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.376 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.377 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.173 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.174 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   17.962 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   17.965 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   18.846 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   18.847 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.273 | 
     | controller_inst/U38                 |                | sky130_fd_sc_hd__clkinvlp_2 | 0.282 | 0.000 |  14.638 |   19.273 | 
     | controller_inst/U38                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.312 | 0.376 |  15.014 |   19.649 | 
     | controller_inst/U32                 |                | sky130_fd_sc_hd__and2_0     | 0.312 | 0.001 |  15.015 |   19.650 | 
     | controller_inst/U32                 | B v -> X v     | sky130_fd_sc_hd__and2_0     | 0.053 | 0.282 |  15.297 |   19.932 | 
     | controller_inst/en_reg              |                | sky130_fd_sc_hd__dfxtp_1    | 0.053 | 0.000 |  15.297 |   19.932 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                        |            |                            |       |       |  Time   |   Time   | 
     |------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                        | clk ^      |                            | 0.096 |       |  -0.887 |   -5.522 | 
     | CTS_ccl_inv_00088      |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.521 | 
     | CTS_ccl_inv_00088      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.420 | 
     | CTS_ccl_inv_00085      |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.419 | 
     | CTS_ccl_inv_00085      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.320 | 
     | CTS_ccl_a_inv_00083    |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.294 | 
     | CTS_ccl_a_inv_00083    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.192 | 
     | CTS_ccl_inv_00079      |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.185 | 
     | CTS_ccl_inv_00079      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.090 | 
     | CTS_ccl_a_inv_00077    |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.089 | 
     | CTS_ccl_a_inv_00077    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -4.992 | 
     | CTS_ccl_a_inv_00061    |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -4.992 | 
     | CTS_ccl_a_inv_00061    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -4.862 | 
     | CTS_ccl_inv_00039      |            | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.001 |  -0.226 |   -4.861 | 
     | CTS_ccl_inv_00039      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.124 | 0.144 |  -0.082 |   -4.717 | 
     | CTS_ccl_a_inv_00020    |            | sky130_fd_sc_hd__clkinv_4  | 0.125 | 0.005 |  -0.077 |   -4.711 | 
     | CTS_ccl_a_inv_00020    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.078 | 0.115 |   0.038 |   -4.597 | 
     | controller_inst/en_reg |            | sky130_fd_sc_hd__dfxtp_1   | 0.078 | 0.001 |   0.038 |   -4.596 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin controller_inst/opcode_out_reg_1_/CLK 
Endpoint:   controller_inst/opcode_out_reg_1_/D (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                        (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.053
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.976
- Arrival Time                 14.959
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.033 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.033 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.097 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.097 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.829 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.836 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.517 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.517 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.758 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.758 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.555 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.555 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.343 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.347 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.228 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   19.228 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.655 | 
     | controller_inst/U101                |                | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.000 |  14.638 |   19.655 | 
     | controller_inst/U101                | A ^ -> Y v     | sky130_fd_sc_hd__nand2_1    | 0.078 | 0.092 |  14.730 |   19.747 | 
     | controller_inst/U102                |                | sky130_fd_sc_hd__o21ai_1    | 0.078 | 0.000 |  14.730 |   19.747 | 
     | controller_inst/U102                | B1 v -> Y ^    | sky130_fd_sc_hd__o21ai_1    | 0.112 | 0.077 |  14.807 |   19.824 | 
     | controller_inst/U11                 |                | sky130_fd_sc_hd__and2_0     | 0.112 | 0.000 |  14.807 |   19.824 | 
     | controller_inst/U11                 | A ^ -> X ^     | sky130_fd_sc_hd__and2_0     | 0.091 | 0.152 |  14.959 |   19.976 | 
     | controller_inst/opcode_out_reg_1_   |                | sky130_fd_sc_hd__dfxtp_1    | 0.091 | 0.000 |  14.959 |   19.976 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -5.903 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.903 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.801 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.801 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.702 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.676 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.574 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.567 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.471 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.470 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.350 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.345 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.216 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.215 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -4.988 | 
     | controller_inst/opcode_out_reg_1_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   -4.988 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin controller_inst/opcode_out_reg_0_/CLK 
Endpoint:   controller_inst/opcode_out_reg_0_/D (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                        (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.048
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.981
- Arrival Time                 14.943
= Slack Time                    5.038
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.054 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.055 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.119 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.119 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.850 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.858 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.538 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.539 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.779 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.780 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.577 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.577 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.365 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.368 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.249 | 
     | controller_inst/U37                 |                | sky130_fd_sc_hd__nand2_1    | 0.701 | 0.001 |  14.212 |   19.250 | 
     | controller_inst/U37                 | A v -> Y ^     | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.426 |  14.638 |   19.676 | 
     | controller_inst/U103                |                | sky130_fd_sc_hd__nand2_1    | 0.282 | 0.000 |  14.638 |   19.677 | 
     | controller_inst/U103                | A ^ -> Y v     | sky130_fd_sc_hd__nand2_1    | 0.074 | 0.085 |  14.723 |   19.762 | 
     | controller_inst/U104                |                | sky130_fd_sc_hd__o21ai_1    | 0.074 | 0.000 |  14.723 |   19.762 | 
     | controller_inst/U104                | B1 v -> Y ^    | sky130_fd_sc_hd__o21ai_1    | 0.124 | 0.083 |  14.807 |   19.845 | 
     | controller_inst/U34                 |                | sky130_fd_sc_hd__and2_0     | 0.124 | 0.000 |  14.807 |   19.845 | 
     | controller_inst/U34                 | A ^ -> X ^     | sky130_fd_sc_hd__and2_0     | 0.069 | 0.136 |  14.943 |   19.981 | 
     | controller_inst/opcode_out_reg_0_   |                | sky130_fd_sc_hd__dfxtp_1    | 0.069 | 0.000 |  14.943 |   19.981 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -5.925 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -5.925 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.823 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.823 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.723 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.697 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.595 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.589 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.493 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.492 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.371 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.366 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.238 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.237 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.010 | 
     | controller_inst/opcode_out_reg_0_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.029 |   -5.009 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin controller_inst/op2_addr_reg_2_/CLK 
Endpoint:   controller_inst/op2_addr_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.915
- Arrival Time                 14.752
= Slack Time                    5.163
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.179 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.179 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.244 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.244 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.975 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.982 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.663 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.664 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.904 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.905 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.701 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.702 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.490 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.493 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.374 | 
     | controller_inst/U67                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.001 |  14.212 |   19.375 | 
     | controller_inst/U67                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.053 | 0.399 |  14.611 |   19.774 | 
     | controller_inst/U14                 |                | sky130_fd_sc_hd__and2_0     | 0.053 | 0.000 |  14.611 |   19.774 | 
     | controller_inst/U14                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.055 | 0.141 |  14.752 |   19.915 | 
     | controller_inst/op2_addr_reg_2_     |                | sky130_fd_sc_hd__dfxtp_4    | 0.055 | 0.000 |  14.752 |   19.915 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.050 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.049 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.948 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.947 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.848 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.822 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.720 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.713 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.618 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.616 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.496 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.491 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.363 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.362 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.147 | 
     | controller_inst/op2_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |   -5.146 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin controller_inst/op2_addr_reg_7_/CLK 
Endpoint:   controller_inst/op2_addr_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.099
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.917
- Arrival Time                 14.752
= Slack Time                    5.165
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.182 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.182 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.246 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.246 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.977 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.985 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.666 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.666 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.906 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.907 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.704 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.704 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.492 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.495 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.376 | 
     | controller_inst/U72                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.002 |  14.213 |   19.379 | 
     | controller_inst/U72                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.053 | 0.399 |  14.612 |   19.777 | 
     | controller_inst/U19                 |                | sky130_fd_sc_hd__and2_0     | 0.053 | 0.000 |  14.612 |   19.777 | 
     | controller_inst/U19                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.054 | 0.140 |  14.752 |   19.917 | 
     | controller_inst/op2_addr_reg_7_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.054 | 0.000 |  14.752 |   19.917 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.052 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.052 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.950 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.950 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.851 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.825 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.722 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.716 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.620 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.619 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.499 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.494 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.365 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.364 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.149 | 
     | controller_inst/op2_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -5.149 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin controller_inst/op1_addr_reg_4_/CLK 
Endpoint:   controller_inst/op1_addr_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.093
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.936
- Arrival Time                 14.769
= Slack Time                    5.167
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.183 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.183 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.247 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.248 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.979 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.986 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.667 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.668 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.908 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.908 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.705 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.706 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.494 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.497 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.378 | 
     | controller_inst/U80                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.381 | 
     | controller_inst/U80                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.064 | 0.415 |  14.630 |   19.797 | 
     | controller_inst/U26                 |                | sky130_fd_sc_hd__and2_0     | 0.064 | 0.000 |  14.630 |   19.797 | 
     | controller_inst/U26                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.049 | 0.139 |  14.769 |   19.936 | 
     | controller_inst/op1_addr_reg_4_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.049 | 0.000 |  14.769 |   19.936 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.053 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.053 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.952 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.951 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.852 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.826 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.724 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.717 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.621 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.620 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.500 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.495 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.367 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.366 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.138 | 
     | controller_inst/op1_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.138 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin controller_inst/op2_addr_reg_9_/CLK 
Endpoint:   controller_inst/op2_addr_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.916
- Arrival Time                 14.748
= Slack Time                    5.168
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.184 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.185 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.249 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.249 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.980 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.988 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.668 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.669 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.909 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.910 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.707 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.707 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.495 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.498 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.379 | 
     | controller_inst/U74                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.002 |  14.213 |   19.381 | 
     | controller_inst/U74                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.050 | 0.394 |  14.607 |   19.775 | 
     | controller_inst/U21                 |                | sky130_fd_sc_hd__and2_0     | 0.050 | 0.000 |  14.607 |   19.775 | 
     | controller_inst/U21                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.057 | 0.141 |  14.748 |   19.916 | 
     | controller_inst/op2_addr_reg_9_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.057 | 0.000 |  14.748 |   19.916 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.055 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.054 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.953 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.953 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.853 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.827 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.725 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.719 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.623 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.622 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.501 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.496 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.368 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.367 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.152 | 
     | controller_inst/op2_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -5.151 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin controller_inst/op2_addr_reg_3_/CLK 
Endpoint:   controller_inst/op2_addr_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.099
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.918
- Arrival Time                 14.750
= Slack Time                    5.168
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.185 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.185 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.249 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.249 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.980 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.988 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.669 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.669 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.909 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.910 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.707 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.707 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.495 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.498 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.379 | 
     | controller_inst/U68                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.382 | 
     | controller_inst/U68                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.054 | 0.402 |  14.616 |   19.784 | 
     | controller_inst/U15                 |                | sky130_fd_sc_hd__and2_0     | 0.054 | 0.000 |  14.616 |   19.784 | 
     | controller_inst/U15                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.048 | 0.134 |  14.750 |   19.918 | 
     | controller_inst/op2_addr_reg_3_     |                | sky130_fd_sc_hd__dfxtp_4    | 0.048 | 0.000 |  14.750 |   19.918 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.055 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.055 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.953 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.953 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.854 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.828 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.725 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.719 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.623 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.622 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.502 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.497 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.368 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.367 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.152 | 
     | controller_inst/op2_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.001 |   0.017 |   -5.152 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin controller_inst/op2_addr_reg_8_/CLK 
Endpoint:   controller_inst/op2_addr_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.096
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.921
- Arrival Time                 14.750
= Slack Time                    5.171
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.188 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   15.188 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.252 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.252 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.983 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   15.991 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.672 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.672 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.912 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.913 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.539 |   17.710 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.710 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.498 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.501 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.382 | 
     | controller_inst/U73                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.001 |  14.212 |   19.383 | 
     | controller_inst/U73                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.056 | 0.404 |  14.617 |   19.788 | 
     | controller_inst/U20                 |                | sky130_fd_sc_hd__and2_0     | 0.056 | 0.000 |  14.617 |   19.788 | 
     | controller_inst/U20                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.046 | 0.133 |  14.750 |   19.921 | 
     | controller_inst/op2_addr_reg_8_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.046 | 0.000 |  14.750 |   19.921 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.058 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.058 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.956 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.956 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.856 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.831 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.728 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.722 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.626 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.625 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.504 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.500 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.371 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.370 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.155 | 
     | controller_inst/op2_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -5.155 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin controller_inst/op2_addr_reg_4_/CLK 
Endpoint:   controller_inst/op2_addr_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.098
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.919
- Arrival Time                 14.747
= Slack Time                    5.172
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.188 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.188 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.253 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.253 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.984 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.991 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.672 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.673 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.913 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.914 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.710 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.711 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.499 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.502 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.383 | 
     | controller_inst/U69                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.386 | 
     | controller_inst/U69                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.051 | 0.396 |  14.610 |   19.782 | 
     | controller_inst/U16                 |                | sky130_fd_sc_hd__and2_0     | 0.051 | 0.000 |  14.610 |   19.782 | 
     | controller_inst/U16                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.051 | 0.136 |  14.747 |   19.919 | 
     | controller_inst/op2_addr_reg_4_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.051 | 0.000 |  14.747 |   19.919 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.059 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.058 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.957 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.956 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.857 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.831 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.729 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.722 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.627 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.625 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.505 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.500 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.372 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.371 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.156 | 
     | controller_inst/op2_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -5.155 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin controller_inst/op2_addr_reg_1_/CLK 
Endpoint:   controller_inst/op2_addr_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.097
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.920
- Arrival Time                 14.747
= Slack Time                    5.173
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.189 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.189 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.253 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.253 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.985 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.992 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.673 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.673 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.914 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.914 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.711 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.711 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.500 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.503 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.384 | 
     | controller_inst/U66                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.001 |  14.212 |   19.385 | 
     | controller_inst/U66                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.056 | 0.405 |  14.617 |   19.789 | 
     | controller_inst/U13                 |                | sky130_fd_sc_hd__and2_0     | 0.056 | 0.000 |  14.617 |   19.790 | 
     | controller_inst/U13                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.044 | 0.130 |  14.747 |   19.920 | 
     | controller_inst/op2_addr_reg_1_     |                | sky130_fd_sc_hd__dfxtp_4    | 0.044 | 0.000 |  14.747 |   19.920 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.059 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.059 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.957 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.957 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.858 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.832 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.730 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.723 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.627 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.626 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.506 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.501 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.372 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.372 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.156 | 
     | controller_inst/op2_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |   -5.156 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin controller_inst/op1_addr_reg_8_/CLK 
Endpoint:   controller_inst/op1_addr_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.093
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.936
- Arrival Time                 14.762
= Slack Time                    5.175
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.191 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.191 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.255 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.255 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.987 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.994 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.675 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.675 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.916 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.916 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.713 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.713 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.502 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.505 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.386 | 
     | controller_inst/U84                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.389 | 
     | controller_inst/U84                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.061 | 0.411 |  14.625 |   19.799 | 
     | controller_inst/U30                 |                | sky130_fd_sc_hd__and2_0     | 0.061 | 0.000 |  14.625 |   19.799 | 
     | controller_inst/U30                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.048 | 0.137 |  14.761 |   19.936 | 
     | controller_inst/op1_addr_reg_8_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.048 | 0.000 |  14.762 |   19.936 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.061 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.061 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.959 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.959 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.860 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.834 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.732 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.725 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.629 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.628 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.508 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.503 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.374 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.373 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.146 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.145 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin controller_inst/op1_addr_reg_6_/CLK 
Endpoint:   controller_inst/op1_addr_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.094
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.935
- Arrival Time                 14.760
= Slack Time                    5.175
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.192 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   15.192 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.256 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.256 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.987 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   15.995 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.676 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.676 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.916 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.917 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.714 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.714 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.502 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.505 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.386 | 
     | controller_inst/U82                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.390 | 
     | controller_inst/U82                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.057 | 0.406 |  14.621 |   19.796 | 
     | controller_inst/U28                 |                | sky130_fd_sc_hd__and2_0     | 0.057 | 0.000 |  14.621 |   19.796 | 
     | controller_inst/U28                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.051 | 0.139 |  14.759 |   19.935 | 
     | controller_inst/op1_addr_reg_6_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.051 | 0.000 |  14.760 |   19.935 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.062 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.062 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.960 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.960 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.860 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.835 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.732 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.726 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.630 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.629 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.508 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.504 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.375 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.374 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.147 | 
     | controller_inst/op1_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.146 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin controller_inst/op1_addr_reg_5_/CLK 
Endpoint:   controller_inst/op1_addr_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.092
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.938
- Arrival Time                 14.760
= Slack Time                    5.178
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.194 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   15.194 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.258 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.259 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.990 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   15.997 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.678 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.679 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.919 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.919 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.716 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.717 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.505 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.508 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.389 | 
     | controller_inst/U81                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.392 | 
     | controller_inst/U81                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.061 | 0.412 |  14.627 |   19.804 | 
     | controller_inst/U27                 |                | sky130_fd_sc_hd__and2_0     | 0.061 | 0.000 |  14.627 |   19.805 | 
     | controller_inst/U27                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.045 | 0.133 |  14.760 |   19.938 | 
     | controller_inst/op1_addr_reg_5_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.045 | 0.000 |  14.760 |   19.938 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.064 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.064 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.963 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.962 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.863 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.837 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.735 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.728 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.632 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.631 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.511 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.506 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.378 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.377 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.149 | 
     | controller_inst/op1_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.149 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin controller_inst/op2_addr_reg_5_/CLK 
Endpoint:   controller_inst/op2_addr_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.096
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.920
- Arrival Time                 14.743
= Slack Time                    5.178
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.194 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.194 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.259 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.259 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.990 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.997 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.678 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.679 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.919 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.920 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.716 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.717 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.505 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.508 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.389 | 
     | controller_inst/U70                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.392 | 
     | controller_inst/U70                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.052 | 0.397 |  14.611 |   19.789 | 
     | controller_inst/U17                 |                | sky130_fd_sc_hd__and2_0     | 0.052 | 0.000 |  14.611 |   19.789 | 
     | controller_inst/U17                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.047 | 0.132 |  14.743 |   19.920 | 
     | controller_inst/op2_addr_reg_5_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.047 | 0.000 |  14.743 |   19.920 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.065 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.064 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.963 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.962 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.863 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.837 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.735 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.728 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.633 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.631 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.511 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.506 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.378 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.377 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.162 | 
     | controller_inst/op2_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -5.161 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin controller_inst/op1_addr_reg_2_/CLK 
Endpoint:   controller_inst/op1_addr_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.095
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.934
- Arrival Time                 14.756
= Slack Time                    5.178
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.195 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.195 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.259 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.259 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.990 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.998 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.679 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.679 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.919 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.920 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.717 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.717 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.505 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.509 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.389 | 
     | controller_inst/U78                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.393 | 
     | controller_inst/U78                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.053 | 0.399 |  14.614 |   19.793 | 
     | controller_inst/U24                 |                | sky130_fd_sc_hd__and2_0     | 0.053 | 0.000 |  14.615 |   19.793 | 
     | controller_inst/U24                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.053 | 0.141 |  14.756 |   19.934 | 
     | controller_inst/op1_addr_reg_2_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.053 | 0.000 |  14.756 |   19.934 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.065 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.065 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.963 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.963 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.864 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.838 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.735 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.729 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.633 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.632 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.512 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.507 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.378 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.377 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.150 | 
     | controller_inst/op1_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.149 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin controller_inst/op1_addr_reg_1_/CLK 
Endpoint:   controller_inst/op1_addr_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.098
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.931
- Arrival Time                 14.752
= Slack Time                    5.180
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.196 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.196 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.260 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.260 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.992 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   15.999 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.680 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.680 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.921 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.921 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.718 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.718 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.506 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.510 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.391 | 
     | controller_inst/U77                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.394 | 
     | controller_inst/U77                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.048 | 0.391 |  14.606 |   19.785 | 
     | controller_inst/U23                 |                | sky130_fd_sc_hd__and2_0     | 0.048 | 0.000 |  14.606 |   19.785 | 
     | controller_inst/U23                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.059 | 0.146 |  14.752 |   19.931 | 
     | controller_inst/op1_addr_reg_1_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.059 | 0.000 |  14.752 |   19.931 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.066 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.066 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.964 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.964 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.865 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.839 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.737 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.730 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.634 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.633 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.513 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.508 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.379 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.378 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.151 | 
     | controller_inst/op1_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.150 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin controller_inst/op2_addr_reg_6_/CLK 
Endpoint:   controller_inst/op2_addr_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.095
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.921
- Arrival Time                 14.740
= Slack Time                    5.182
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.198 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   15.198 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.262 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.262 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.994 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   16.001 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.682 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.682 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.923 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.923 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.539 |   17.720 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.720 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.509 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.512 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.393 | 
     | controller_inst/U71                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.395 | 
     | controller_inst/U71                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.052 | 0.397 |  14.611 |   19.792 | 
     | controller_inst/U18                 |                | sky130_fd_sc_hd__and2_0     | 0.052 | 0.000 |  14.611 |   19.792 | 
     | controller_inst/U18                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.045 | 0.129 |  14.740 |   19.921 | 
     | controller_inst/op2_addr_reg_6_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.045 | 0.000 |  14.740 |   19.921 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.068 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.068 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.966 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.966 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.867 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.841 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.739 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.732 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.636 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.635 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.515 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.510 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.381 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.381 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -5.165 | 
     | controller_inst/op2_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -5.165 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin controller_inst/op1_addr_reg_3_/CLK 
Endpoint:   controller_inst/op1_addr_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.096
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.934
- Arrival Time                 14.752
= Slack Time                    5.182
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.198 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.198 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.263 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.263 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   15.994 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   16.001 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.682 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.683 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.923 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.924 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.720 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.721 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.509 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.512 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.393 | 
     | controller_inst/U79                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.004 |  14.215 |   19.397 | 
     | controller_inst/U79                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.052 | 0.398 |  14.613 |   19.794 | 
     | controller_inst/U25                 |                | sky130_fd_sc_hd__and2_0     | 0.052 | 0.000 |  14.613 |   19.795 | 
     | controller_inst/U25                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.054 | 0.139 |  14.752 |   19.934 | 
     | controller_inst/op1_addr_reg_3_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.054 | 0.000 |  14.752 |   19.934 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.069 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.068 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.967 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.966 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.867 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.841 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.739 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.732 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.637 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.635 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.515 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.510 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.382 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.381 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.153 | 
     | controller_inst/op1_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.153 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin controller_inst/op1_addr_reg_7_/CLK 
Endpoint:   controller_inst/op1_addr_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.093
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.937
- Arrival Time                 14.735
= Slack Time                    5.202
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.218 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   15.218 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.282 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.282 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   16.014 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   16.021 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.702 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.702 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.943 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.943 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.740 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.740 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.529 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.532 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.413 | 
     | controller_inst/U83                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.003 |  14.214 |   19.416 | 
     | controller_inst/U83                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.048 | 0.391 |  14.605 |   19.807 | 
     | controller_inst/U29                 |                | sky130_fd_sc_hd__and2_0     | 0.048 | 0.000 |  14.605 |   19.807 | 
     | controller_inst/U29                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.047 | 0.130 |  14.735 |   19.937 | 
     | controller_inst/op1_addr_reg_7_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.047 | 0.000 |  14.735 |   19.937 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.088 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.088 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.986 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.986 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.887 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.861 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.759 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.752 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.656 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.655 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.535 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.530 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.401 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.400 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.173 | 
     | controller_inst/op1_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.172 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin controller_inst/op1_addr_reg_9_/CLK 
Endpoint:   controller_inst/op1_addr_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.091
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.938
- Arrival Time                 14.734
= Slack Time                    5.203
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   15.220 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   15.220 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   15.284 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   15.284 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   16.015 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   16.023 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   16.704 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   16.704 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   16.944 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   16.945 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   17.742 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   17.742 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   18.530 | 
     | controller_inst/FE_DBTC33_config_en |                | sky130_fd_sc_hd__clkinv_1   | 0.959 | 0.003 |  13.330 |   18.534 | 
     | controller_inst/FE_DBTC33_config_en | A ^ -> Y v     | sky130_fd_sc_hd__clkinv_1   | 0.701 | 0.881 |  14.211 |   19.414 | 
     | controller_inst/U85                 |                | sky130_fd_sc_hd__a22o_1     | 0.701 | 0.002 |  14.213 |   19.416 | 
     | controller_inst/U85                 | B1 v -> X v    | sky130_fd_sc_hd__a22o_1     | 0.050 | 0.394 |  14.607 |   19.811 | 
     | controller_inst/U31                 |                | sky130_fd_sc_hd__and2_0     | 0.050 | 0.000 |  14.607 |   19.811 | 
     | controller_inst/U31                 | A v -> X v     | sky130_fd_sc_hd__and2_0     | 0.044 | 0.127 |  14.734 |   19.938 | 
     | controller_inst/op1_addr_reg_9_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.044 | 0.000 |  14.734 |   19.938 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -6.090 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.090 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -5.988 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -5.988 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -5.889 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -5.863 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -5.760 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -5.754 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -5.658 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -5.657 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -5.537 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -5.532 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -5.403 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -5.402 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -5.175 | 
     | controller_inst/op1_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -5.174 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.292
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.479
- Arrival Time                 13.750
= Slack Time                    5.728
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.399 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.504 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.403 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.412 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.189 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.198 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.033 | 
     | homomorphic_multiply_inst/U1166                    |             | sky130_fd_sc_hd__o211ai_1   | 1.038 | 0.003 |  13.308 |   19.037 | 
     | homomorphic_multiply_inst/U1166                    | B1 ^ -> Y v | sky130_fd_sc_hd__o211ai_1   | 0.337 | 0.441 |  13.750 |   19.478 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.337 | 0.001 |  13.750 |   19.479 | 
     | reg_11_/latch_clone                                |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.615 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.615 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.513 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.513 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.414 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.388 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.285 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.279 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.183 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.178 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.073 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.072 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -5.959 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |   -5.958 | 
     | reg_11_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.292
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.480
- Arrival Time                 13.750
= Slack Time                    5.730
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.401 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.505 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.405 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.414 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.190 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.200 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.035 | 
     | homomorphic_multiply_inst/U1166                    |             | sky130_fd_sc_hd__o211ai_1   | 1.038 | 0.003 |  13.308 |   19.038 | 
     | homomorphic_multiply_inst/U1166                    | B1 ^ -> Y v | sky130_fd_sc_hd__o211ai_1   | 0.337 | 0.441 |  13.750 |   19.480 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.337 | 0.001 |  13.750 |   19.480 | 
     | reg_11_/latch_clone_2                              |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.617 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.617 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.515 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.515 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.415 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.389 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.287 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.281 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.185 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.179 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.075 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.074 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -5.961 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.228 |   -5.958 | 
     | reg_11_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.280
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.491
- Arrival Time                 13.703
= Slack Time                    5.788
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.458 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.563 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.462 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.471 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.248 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.257 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.092 | 
     | homomorphic_multiply_inst/U1178                    |             | sky130_fd_sc_hd__o21ai_1    | 1.038 | 0.003 |  13.308 |   19.096 | 
     | homomorphic_multiply_inst/U1178                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.308 | 0.395 |  13.703 |   19.490 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.308 | 0.000 |  13.703 |   19.491 | 
     | reg_2_/latch_clone_2                               |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.674 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.674 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.572 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.572 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.473 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.447 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.345 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.338 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.242 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.237 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.132 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.131 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.018 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |   -6.017 | 
     | reg_2_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.282
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.491
- Arrival Time                 13.703
= Slack Time                    5.788
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.459 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.563 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.462 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.472 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.248 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.258 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.093 | 
     | homomorphic_multiply_inst/U1178                    |             | sky130_fd_sc_hd__o21ai_1    | 1.038 | 0.003 |  13.308 |   19.096 | 
     | homomorphic_multiply_inst/U1178                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.308 | 0.395 |  13.703 |   19.491 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_4  | 0.308 | 0.000 |  13.703 |   19.491 | 
     | reg_2_/latch_clone                                 |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.675 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.674 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.573 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.572 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.473 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.447 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.345 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.338 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.243 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.237 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.133 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.131 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.016 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.227 |   -6.014 | 
     | reg_2_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.278
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.496
- Arrival Time                 13.660
= Slack Time                    5.836
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.506 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.611 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.510 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.519 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.296 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.305 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.140 | 
     | homomorphic_multiply_inst/U1157                    |             | sky130_fd_sc_hd__o21ai_1    | 1.038 | 0.002 |  13.307 |   19.143 | 
     | homomorphic_multiply_inst/U1157                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.303 | 0.352 |  13.660 |   19.495 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.303 | 0.000 |  13.660 |   19.496 | 
     | reg_13_/latch_clone_2                              |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.722 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.722 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.620 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.620 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.521 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.495 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.393 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.386 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.290 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.285 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.180 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.179 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.063 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |   -6.062 | 
     | reg_13_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.278
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.496
- Arrival Time                 13.660
= Slack Time                    5.836
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.506 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.611 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.510 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.519 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.296 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |             | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.305 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^  | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.140 | 
     | homomorphic_multiply_inst/U1157                    |             | sky130_fd_sc_hd__o21ai_1    | 1.038 | 0.002 |  13.307 |   19.143 | 
     | homomorphic_multiply_inst/U1157                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.303 | 0.352 |  13.660 |   19.495 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.303 | 0.000 |  13.660 |   19.496 | 
     | reg_13_/latch_clone                                |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.722 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.722 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.620 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.620 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.521 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.495 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.393 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.386 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.290 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.285 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.180 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.179 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.063 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |   -6.062 | 
     | reg_13_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.188
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.586
- Arrival Time                 13.594
= Slack Time                    5.992
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.662 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.767 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.666 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.675 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.452 | 
     | homomorphic_multiply_inst/U333                     |             | sky130_fd_sc_hd__nand2_1    | 0.699 | 0.005 |  12.466 |   18.457 | 
     | homomorphic_multiply_inst/U333                     | A ^ -> Y v  | sky130_fd_sc_hd__nand2_1    | 0.315 | 0.408 |  12.874 |   18.866 | 
     | homomorphic_multiply_inst/U1144                    |             | sky130_fd_sc_hd__clkinv_1   | 0.315 | 0.000 |  12.875 |   18.866 | 
     | homomorphic_multiply_inst/U1144                    | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1   | 0.120 | 0.187 |  13.061 |   19.053 | 
     | homomorphic_multiply_inst/U1145                    |             | sky130_fd_sc_hd__o21ai_1    | 0.120 | 0.000 |  13.062 |   19.053 | 
     | homomorphic_multiply_inst/U1145                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.266 | 0.228 |  13.290 |   19.282 | 
     | homomorphic_multiply_inst/U1153                    |             | sky130_fd_sc_hd__a21o_2     | 0.266 | 0.001 |  13.291 |   19.282 | 
     | homomorphic_multiply_inst/U1153                    | B1 v -> X v | sky130_fd_sc_hd__a21o_2     | 0.073 | 0.303 |  13.594 |   19.586 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_4  | 0.073 | 0.000 |  13.594 |   19.586 | 
     | reg_15_/latch_clone                                |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.878 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.878 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.776 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.776 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.677 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.651 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.549 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.542 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.446 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.441 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.337 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.335 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.219 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.227 |   -6.218 | 
     | reg_15_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.226
- Clock Gating Setup            0.185
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.589
- Arrival Time                 13.594
= Slack Time                    5.994
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.665 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.770 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.669 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.678 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.454 | 
     | homomorphic_multiply_inst/U333                     |             | sky130_fd_sc_hd__nand2_1    | 0.699 | 0.005 |  12.466 |   18.460 | 
     | homomorphic_multiply_inst/U333                     | A ^ -> Y v  | sky130_fd_sc_hd__nand2_1    | 0.315 | 0.408 |  12.874 |   18.868 | 
     | homomorphic_multiply_inst/U1144                    |             | sky130_fd_sc_hd__clkinv_1   | 0.315 | 0.000 |  12.875 |   18.869 | 
     | homomorphic_multiply_inst/U1144                    | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1   | 0.120 | 0.187 |  13.061 |   19.056 | 
     | homomorphic_multiply_inst/U1145                    |             | sky130_fd_sc_hd__o21ai_1    | 0.120 | 0.000 |  13.062 |   19.056 | 
     | homomorphic_multiply_inst/U1145                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.266 | 0.228 |  13.290 |   19.284 | 
     | homomorphic_multiply_inst/U1153                    |             | sky130_fd_sc_hd__a21o_2     | 0.266 | 0.001 |  13.291 |   19.285 | 
     | homomorphic_multiply_inst/U1153                    | B1 v -> X v | sky130_fd_sc_hd__a21o_2     | 0.073 | 0.303 |  13.594 |   19.588 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.073 | 0.000 |  13.594 |   19.589 | 
     | reg_15_/latch_clone_2                              |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -6.881 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -6.881 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.779 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.779 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.680 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.654 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.551 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.545 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.449 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.443 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.339 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.337 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.222 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |   -6.221 | 
     | reg_15_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
20__3_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_20__3_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.111
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.857
- Arrival Time                 13.735
= Slack Time                    6.122
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.793 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.898 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.797 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.806 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.582 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.593 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.351 | 
     | homomorphic_multiply_inst/U206                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.001 |  13.230 |   19.352 | 
     | homomorphic_multiply_inst/U206                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.323 | 0.504 |  13.734 |   19.857 | 
     | homomorphic_multiply_inst/interim_result_reg_20__3 |            | sky130_fd_sc_hd__dfxtp_1    | 0.323 | 0.001 |  13.735 |   19.857 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.009 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.009 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.907 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.907 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.807 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.782 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.679 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.673 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.577 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.571 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.467 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.466 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.353 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |   -6.349 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.094 | 0.195 |  -0.032 |   -6.154 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_20__3 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.094 | 0.000 |  -0.032 |   -6.154 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
19__3_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_19__3_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.106
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.863
- Arrival Time                 13.731
= Slack Time                    6.132
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.803 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.908 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.807 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.816 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.593 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.603 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.361 | 
     | homomorphic_multiply_inst/U196                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.002 |  13.230 |   19.363 | 
     | homomorphic_multiply_inst/U196                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.299 | 0.500 |  13.731 |   19.863 | 
     | homomorphic_multiply_inst/interim_result_reg_19__3 |            | sky130_fd_sc_hd__dfxtp_1    | 0.299 | 0.000 |  13.731 |   19.863 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.019 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.019 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.917 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.917 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.818 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.792 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.689 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.683 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.587 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.581 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.477 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.476 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.363 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |   -6.360 | 
     | reg_19_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.089 | 0.196 |  -0.031 |   -6.164 | 
     | reg_19_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_19__3 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.000 |  -0.031 |   -6.163 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin controller_inst/op2_addr_reg_0_/CLK 
Endpoint:   controller_inst/op2_addr_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
- Setup                         0.052
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.965
- Arrival Time                 13.815
= Slack Time                    6.150
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   16.166 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.016 |   16.167 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   16.231 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   16.231 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   16.962 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.819 |   16.970 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   17.650 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   17.651 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   17.891 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   17.892 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.538 |   18.689 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   18.689 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   19.477 | 
     | controller_inst/U64                 |                | sky130_fd_sc_hd__nand2_1    | 0.959 | 0.004 |  13.331 |   19.481 | 
     | controller_inst/U64                 | A ^ -> Y v     | sky130_fd_sc_hd__nand2_1    | 0.202 | 0.194 |  13.525 |   19.675 | 
     | controller_inst/U65                 |                | sky130_fd_sc_hd__o21ai_1    | 0.202 | 0.000 |  13.525 |   19.675 | 
     | controller_inst/U65                 | B1 v -> Y ^    | sky130_fd_sc_hd__o21ai_1    | 0.162 | 0.137 |  13.663 |   19.813 | 
     | controller_inst/U12                 |                | sky130_fd_sc_hd__and2_0     | 0.162 | 0.000 |  13.663 |   19.813 | 
     | controller_inst/U12                 | A ^ -> X ^     | sky130_fd_sc_hd__and2_0     | 0.076 | 0.152 |  13.815 |   19.965 | 
     | controller_inst/op2_addr_reg_0_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.076 | 0.000 |  13.815 |   19.965 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -7.037 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.036 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.935 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.935 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.835 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.809 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.707 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.701 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.605 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -6.604 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -6.483 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -6.478 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -6.350 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -6.349 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -6.134 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -6.133 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
18__3_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_18__3_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.026
- Setup                         0.101
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.873
- Arrival Time                 13.720
= Slack Time                    6.153
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.824 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.929 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.828 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.837 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.614 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.624 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.382 | 
     | homomorphic_multiply_inst/U186                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.002 |  13.230 |   19.384 | 
     | homomorphic_multiply_inst/U186                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.280 | 0.489 |  13.719 |   19.873 | 
     | homomorphic_multiply_inst/interim_result_reg_18__3 |            | sky130_fd_sc_hd__dfxtp_1    | 0.280 | 0.001 |  13.720 |   19.873 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.040 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.040 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.938 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.938 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.839 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.813 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.710 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.704 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.608 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.602 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.498 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.497 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.384 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |   -6.381 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.094 | 0.201 |  -0.026 |   -6.180 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_18__3 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.094 | 0.000 |  -0.026 |   -6.179 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin controller_inst/op1_addr_reg_0_/CLK 
Endpoint:   controller_inst/op1_addr_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[0]                      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
- Setup                         0.049
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.980
- Arrival Time                 13.822
= Slack Time                    6.159
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time           10.016
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |                |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[0] v |                             | 0.022 |       |  10.016 |   16.175 | 
     | FE_OFC45_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.022 | 0.000 |  10.017 |   16.175 | 
     | FE_OFC45_wbs_adr_i_0                | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.064 |  10.081 |   16.239 | 
     | FE_OFC46_wbs_adr_i_0                |                | sky130_fd_sc_hd__clkinvlp_2 | 0.056 | 0.000 |  10.081 |   16.239 | 
     | FE_OFC46_wbs_adr_i_0                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2 | 0.719 | 0.731 |  10.812 |   16.971 | 
     | wb_inst/U11                         |                | sky130_fd_sc_hd__nor4_1     | 0.718 | 0.007 |  10.820 |   16.978 | 
     | wb_inst/U11                         | A v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.463 | 0.681 |  11.500 |   17.659 | 
     | wb_inst/U13                         |                | sky130_fd_sc_hd__nand4_1    | 0.463 | 0.000 |  11.501 |   17.659 | 
     | wb_inst/U13                         | C ^ -> Y v     | sky130_fd_sc_hd__nand4_1    | 0.216 | 0.240 |  11.741 |   17.900 | 
     | wb_inst/U14                         |                | sky130_fd_sc_hd__nor4_1     | 0.216 | 0.001 |  11.742 |   17.900 | 
     | wb_inst/U14                         | D v -> Y ^     | sky130_fd_sc_hd__nor4_1     | 0.910 | 0.797 |  12.539 |   18.697 | 
     | controller_inst/FE_OFC311_config_en |                | sky130_fd_sc_hd__clkbuf_1   | 0.910 | 0.000 |  12.539 |   18.697 | 
     | controller_inst/FE_OFC311_config_en | A ^ -> X ^     | sky130_fd_sc_hd__clkbuf_1   | 0.959 | 0.788 |  13.327 |   19.486 | 
     | controller_inst/U75                 |                | sky130_fd_sc_hd__nand2_1    | 0.959 | 0.001 |  13.328 |   19.486 | 
     | controller_inst/U75                 | A ^ -> Y v     | sky130_fd_sc_hd__nand2_1    | 0.216 | 0.215 |  13.543 |   19.701 | 
     | controller_inst/U76                 |                | sky130_fd_sc_hd__o21ai_1    | 0.216 | 0.000 |  13.543 |   19.702 | 
     | controller_inst/U76                 | B1 v -> Y ^    | sky130_fd_sc_hd__o21ai_1    | 0.150 | 0.133 |  13.676 |   19.835 | 
     | controller_inst/U22                 |                | sky130_fd_sc_hd__and2_0     | 0.150 | 0.000 |  13.676 |   19.835 | 
     | controller_inst/U22                 | A ^ -> X ^     | sky130_fd_sc_hd__and2_0     | 0.072 | 0.146 |  13.822 |   19.980 | 
     | controller_inst/op1_addr_reg_0_     |                | sky130_fd_sc_hd__dfxtp_1    | 0.072 | 0.000 |  13.822 |   19.980 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -7.045 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.045 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.943 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.943 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.844 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.818 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.716 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.709 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.613 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -6.612 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -6.492 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -6.487 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.100 | 0.128 |  -0.200 |   -6.358 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.100 | 0.001 |  -0.199 |   -6.357 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.227 |   0.029 |   -6.130 | 
     | controller_inst/op1_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -6.129 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
18__2_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_18__2_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.026
- Setup                         0.099
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.875
- Arrival Time                 13.697
= Slack Time                    6.177
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.848 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.953 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.852 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.861 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.637 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.648 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.406 | 
     | homomorphic_multiply_inst/U185                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.003 |  13.231 |   19.408 | 
     | homomorphic_multiply_inst/U185                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.274 | 0.466 |  13.697 |   19.875 | 
     | homomorphic_multiply_inst/interim_result_reg_18__2 |            | sky130_fd_sc_hd__dfxtp_1    | 0.274 | 0.000 |  13.697 |   19.875 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.064 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.064 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.962 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.962 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.863 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.837 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.734 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.728 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.632 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.626 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.522 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.521 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.408 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |   -6.405 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.094 | 0.201 |  -0.026 |   -6.204 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_18__2 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.094 | 0.000 |  -0.026 |   -6.203 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
7__1_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_7__1_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.009
- Setup                         0.075
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.916
- Arrival Time                 13.723
= Slack Time                    6.193
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.864 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.969 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.868 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.877 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.654 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.663 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.498 | 
     | homomorphic_multiply_inst/U74                      |            | sky130_fd_sc_hd__and2_0     | 1.038 | 0.002 |  13.307 |   19.500 | 
     | homomorphic_multiply_inst/U74                      | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.187 | 0.416 |  13.723 |   19.916 | 
     | homomorphic_multiply_inst/interim_result_reg_7__1_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.187 | 0.000 |  13.723 |   19.916 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.080 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.080 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.978 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.978 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.879 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.853 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.750 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.744 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.648 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.642 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.538 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.536 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.421 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |   -6.420 | 
     | reg_7_/latch_clone_2                               |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.121 | 0.217 |  -0.009 |   -6.202 | 
     | reg_7_/latch_clone_2                               |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_7__1_ |                 | sky130_fd_sc_hd__dfxtp_1   | 0.121 | 0.000 |  -0.009 |   -6.202 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.229
- Clock Gating Setup            0.251
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.521
- Arrival Time                 13.310
= Slack Time                    6.211
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |               |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^       |                             | 1.011 |       |  10.671 |   16.882 | 
     | FE_OFC3_rst_n                                      |               | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.987 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v    | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.886 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |               | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.895 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^    | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.671 | 
     | homomorphic_multiply_inst/U1139                    |               | sky130_fd_sc_hd__o21ai_1    | 0.699 | 0.005 |  12.466 |   18.677 | 
     | homomorphic_multiply_inst/U1139                    | B1 ^ -> Y v   | sky130_fd_sc_hd__o21ai_1    | 0.315 | 0.456 |  12.922 |   19.133 | 
     | homomorphic_multiply_inst/U1140                    |               | sky130_fd_sc_hd__o21bai_1   | 0.315 | 0.000 |  12.922 |   19.133 | 
     | homomorphic_multiply_inst/U1140                    | B1_N v -> Y v | sky130_fd_sc_hd__o21bai_1   | 0.229 | 0.387 |  13.309 |   19.520 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |               | sky130_fd_sc_hd__sdlclkp_4  | 0.229 | 0.001 |  13.310 |   19.521 | 
     | reg_19_/latch_clone                                |               |                             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -7.098 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.098 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.996 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.996 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.896 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.870 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.768 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.762 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.666 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.660 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.556 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.555 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.442 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.229 |   -6.440 | 
     | reg_19_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
20__2_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_20__2_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.096
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.872
- Arrival Time                 13.661
= Slack Time                    6.212
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.882 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.987 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.886 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.895 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.672 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.682 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.440 | 
     | homomorphic_multiply_inst/U205                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.002 |  13.231 |   19.442 | 
     | homomorphic_multiply_inst/U205                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.257 | 0.430 |  13.661 |   19.872 | 
     | homomorphic_multiply_inst/interim_result_reg_20__2 |            | sky130_fd_sc_hd__dfxtp_1    | 0.257 | 0.000 |  13.661 |   19.872 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.098 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.098 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.996 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.996 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.897 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.871 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.769 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.762 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.666 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.661 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.556 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.555 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.442 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |   -6.439 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.094 | 0.195 |  -0.032 |   -6.243 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_20__2 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.094 | 0.000 |  -0.032 |   -6.243 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.251
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.522
- Arrival Time                 13.310
= Slack Time                    6.213
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |               |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^       |                             | 1.011 |       |  10.671 |   16.883 | 
     | FE_OFC3_rst_n                                      |               | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.988 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v    | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.887 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |               | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.896 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^    | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.673 | 
     | homomorphic_multiply_inst/U1139                    |               | sky130_fd_sc_hd__o21ai_1    | 0.699 | 0.005 |  12.466 |   18.678 | 
     | homomorphic_multiply_inst/U1139                    | B1 ^ -> Y v   | sky130_fd_sc_hd__o21ai_1    | 0.315 | 0.456 |  12.922 |   19.134 | 
     | homomorphic_multiply_inst/U1140                    |               | sky130_fd_sc_hd__o21bai_1   | 0.315 | 0.000 |  12.922 |   19.135 | 
     | homomorphic_multiply_inst/U1140                    | B1_N v -> Y v | sky130_fd_sc_hd__o21bai_1   | 0.229 | 0.387 |  13.309 |   19.521 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |               | sky130_fd_sc_hd__sdlclkp_4  | 0.229 | 0.001 |  13.310 |   19.522 | 
     | reg_19_/latch_clone_2                              |               |                             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -7.099 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.099 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -6.997 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -6.997 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.898 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.872 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.770 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.763 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.667 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.662 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.557 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.556 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.443 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |   -6.440 | 
     | reg_19_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
19__2_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_19__2_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.099
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.870
- Arrival Time                 13.655
= Slack Time                    6.215
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.886 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.991 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.675 |   17.890 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.899 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.676 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.010 |  12.471 |   18.686 | 
     | homomorphic_multiply_inst/FE_OFC11_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 0.920 | 0.758 |  13.229 |   19.444 | 
     | homomorphic_multiply_inst/U195                     |            | sky130_fd_sc_hd__and2_0     | 0.920 | 0.002 |  13.231 |   19.447 | 
     | homomorphic_multiply_inst/U195                     | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.268 | 0.422 |  13.653 |   19.869 | 
     | homomorphic_multiply_inst/interim_result_reg_19__2 |            | sky130_fd_sc_hd__dfxtp_1    | 0.268 | 0.001 |  13.655 |   19.870 | 
     | _                                                  |            |                             |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.102 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.102 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -7.000 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -7.000 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.901 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.875 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.772 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.766 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.670 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.665 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.560 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.559 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.446 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |   -6.443 | 
     | reg_19_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.089 | 0.196 |  -0.031 |   -6.247 | 
     | reg_19_/latch_clone_2                              |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_19__2 |                 | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.000 |  -0.031 |   -6.246 | 
     | _                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.228
- Clock Gating Setup            0.266
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.506
- Arrival Time                 13.291
= Slack Time                    6.216
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.886 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.991 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.890 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.899 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.676 | 
     | homomorphic_multiply_inst/U333                     |             | sky130_fd_sc_hd__nand2_1    | 0.699 | 0.005 |  12.466 |   18.681 | 
     | homomorphic_multiply_inst/U333                     | A ^ -> Y v  | sky130_fd_sc_hd__nand2_1    | 0.315 | 0.408 |  12.874 |   19.090 | 
     | homomorphic_multiply_inst/U1144                    |             | sky130_fd_sc_hd__clkinv_1   | 0.315 | 0.000 |  12.875 |   19.090 | 
     | homomorphic_multiply_inst/U1144                    | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1   | 0.120 | 0.187 |  13.061 |   19.277 | 
     | homomorphic_multiply_inst/U1145                    |             | sky130_fd_sc_hd__o21ai_1    | 0.120 | 0.000 |  13.062 |   19.277 | 
     | homomorphic_multiply_inst/U1145                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.266 | 0.228 |  13.290 |   19.506 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_4  | 0.266 | 0.000 |  13.291 |   19.506 | 
     | reg_17_/latch_clone_2                              |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -7.102 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.102 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -7.000 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -7.000 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.901 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.875 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.773 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.766 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.670 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.665 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.560 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.559 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.446 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |   -6.444 | 
     | reg_17_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Setup Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                               
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.227
- Clock Gating Setup            0.263
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.509
- Arrival Time                 13.291
= Slack Time                    6.218
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^     |                             | 1.011 |       |  10.671 |   16.889 | 
     | FE_OFC3_rst_n                                      |             | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   16.994 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v  | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.893 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |             | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.902 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^  | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.679 | 
     | homomorphic_multiply_inst/U333                     |             | sky130_fd_sc_hd__nand2_1    | 0.699 | 0.005 |  12.466 |   18.684 | 
     | homomorphic_multiply_inst/U333                     | A ^ -> Y v  | sky130_fd_sc_hd__nand2_1    | 0.315 | 0.408 |  12.874 |   19.092 | 
     | homomorphic_multiply_inst/U1144                    |             | sky130_fd_sc_hd__clkinv_1   | 0.315 | 0.000 |  12.875 |   19.093 | 
     | homomorphic_multiply_inst/U1144                    | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1   | 0.120 | 0.187 |  13.061 |   19.280 | 
     | homomorphic_multiply_inst/U1145                    |             | sky130_fd_sc_hd__o21ai_1    | 0.120 | 0.000 |  13.062 |   19.280 | 
     | homomorphic_multiply_inst/U1145                    | B1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1    | 0.266 | 0.228 |  13.290 |   19.509 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |             | sky130_fd_sc_hd__sdlclkp_2  | 0.266 | 0.001 |  13.291 |   19.509 | 
     | reg_17_/latch_clone                                |             |                             |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |   -7.105 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.105 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -7.003 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -7.003 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.904 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.878 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.775 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.769 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.673 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.667 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.563 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.344 |   -6.562 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |   -6.449 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |   -6.446 | 
     | reg_17_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin homomorphic_multiply_inst/interim_result_reg_
2__0_/CLK 
Endpoint:   homomorphic_multiply_inst/interim_result_reg_2__0_/D (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.023
- Setup                         0.077
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                19.900
- Arrival Time                 13.672
= Slack Time                    6.227
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.671
     = Beginpoint Arrival Time           10.671
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | rst_n ^    |                             | 1.011 |       |  10.671 |   16.898 | 
     | FE_OFC3_rst_n                                      |            | sky130_fd_sc_hd__clkinvlp_4 | 1.013 | 0.105 |  10.775 |   17.003 | 
     | FE_OFC3_rst_n                                      | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_4 | 0.616 | 0.899 |  11.674 |   17.902 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            |            | sky130_fd_sc_hd__inv_2      | 0.616 | 0.009 |  11.684 |   17.911 | 
     | homomorphic_multiply_inst/FE_OFC6_rst_n            | A v -> Y ^ | sky130_fd_sc_hd__inv_2      | 0.698 | 0.776 |  12.460 |   18.687 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           |            | sky130_fd_sc_hd__clkbuf_1   | 0.699 | 0.009 |  12.470 |   18.697 | 
     | homomorphic_multiply_inst/FE_OFC10_rst_n           | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1   | 1.038 | 0.835 |  13.305 |   19.532 | 
     | homomorphic_multiply_inst/U23                      |            | sky130_fd_sc_hd__and2_0     | 1.038 | 0.002 |  13.307 |   19.534 | 
     | homomorphic_multiply_inst/U23                      | B ^ -> X ^ | sky130_fd_sc_hd__and2_0     | 0.177 | 0.365 |  13.672 |   19.899 | 
     | homomorphic_multiply_inst/interim_result_reg_2__0_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.177 | 0.000 |  13.672 |   19.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -7.114 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -7.114 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -7.012 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -7.012 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -6.912 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -6.887 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -6.784 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -6.778 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -6.682 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |                 | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |   -6.676 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.345 |   -6.572 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |                 | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |   -6.570 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.228 |   -6.455 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.227 |   -6.454 | 
     | reg_2_/latch_clone                                 |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.096 | 0.202 |  -0.024 |   -6.251 | 
     | reg_2_/latch_clone                                 |                 |                            |       |       |         |          | 
     | homomorphic_multiply_inst/interim_result_reg_2__0_ |                 | sky130_fd_sc_hd__dfxtp_1   | 0.096 | 0.001 |  -0.023 |   -6.251 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 

