// Seed: 2927353960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_12 = 0;
  always_latch if (-1);
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_12 = 32'd77,
    parameter id_3  = 32'd91,
    parameter id_5  = 32'd64
) (
    output supply1 id_0,
    input uwire _id_1
    , _id_5, id_6 = 1,
    input uwire id_2,
    input wire _id_3
);
  wire id_7;
  ;
  logic [7:0][id_3  ==  id_5  .  id_1 : -1] id_8;
  assign id_0 = id_3;
  parameter id_9 = 1;
  parameter id_10 = id_9;
  wire id_11, _id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_10,
      id_9,
      id_9,
      id_6,
      id_7,
      id_10,
      id_11,
      id_10,
      id_10,
      id_13,
      id_13
  );
  assign id_8[id_12][(1)] = {-1{1}} || -1 + {id_9, 1, 1, 1'b0, id_7};
  assign id_8 = id_14;
endmodule
