<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p957" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_957{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_957{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_957{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_957{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t5_957{left:591px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t6_957{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_957{left:363px;bottom:1071px;}
#t8_957{left:371px;bottom:1071px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t9_957{left:472px;bottom:1071px;}
#ta_957{left:485px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tb_957{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tc_957{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#td_957{left:70px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#te_957{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tf_957{left:70px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_957{left:70px;bottom:913px;letter-spacing:0.13px;}
#th_957{left:152px;bottom:913px;letter-spacing:0.14px;word-spacing:0.01px;}
#ti_957{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_957{left:70px;bottom:863px;}
#tk_957{left:96px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tl_957{left:96px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_957{left:96px;bottom:833px;letter-spacing:-0.13px;word-spacing:-1.46px;}
#tn_957{left:242px;bottom:839px;}
#to_957{left:255px;bottom:833px;letter-spacing:-0.14px;word-spacing:-1.5px;}
#tp_957{left:96px;bottom:816px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#tq_957{left:529px;bottom:823px;}
#tr_957{left:70px;bottom:789px;}
#ts_957{left:96px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_957{left:96px;bottom:776px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tu_957{left:70px;bottom:750px;}
#tv_957{left:96px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_957{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_957{left:70px;bottom:712px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#ty_957{left:70px;bottom:695px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tz_957{left:70px;bottom:669px;}
#t10_957{left:96px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_957{left:261px;bottom:672px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_957{left:705px;bottom:672px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t13_957{left:843px;bottom:672px;}
#t14_957{left:96px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_957{left:96px;bottom:639px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t16_957{left:96px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t17_957{left:96px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t18_957{left:70px;bottom:572px;}
#t19_957{left:96px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_957{left:262px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_957{left:706px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_957{left:843px;bottom:576px;}
#t1d_957{left:96px;bottom:559px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1e_957{left:96px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_957{left:96px;bottom:519px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_957{left:96px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1h_957{left:96px;bottom:478px;}
#t1i_957{left:122px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1j_957{left:96px;bottom:454px;}
#t1k_957{left:122px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_957{left:122px;bottom:437px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1m_957{left:96px;bottom:412px;}
#t1n_957{left:122px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#t1o_957{left:122px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1p_957{left:96px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_957{left:96px;bottom:356px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1r_957{left:96px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1s_957{left:70px;bottom:313px;}
#t1t_957{left:96px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1u_957{left:209px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1v_957{left:96px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1w_957{left:96px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1x_957{left:96px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1y_957{left:96px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1z_957{left:96px;bottom:226px;letter-spacing:-0.13px;}
#t20_957{left:70px;bottom:200px;}
#t21_957{left:96px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t22_957{left:223px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t23_957{left:96px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t24_957{left:96px;bottom:169px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t25_957{left:70px;bottom:116px;letter-spacing:-0.11px;}
#t26_957{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_957{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_957{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_957{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_957{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s5_957{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_957{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_957{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_957{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s9_957{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts957" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg957Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg957" style="-webkit-user-select: none;"><object width="935" height="1210" data="957/957.svg" type="image/svg+xml" id="pdf957" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_957" class="t s1_957">Vol. 3C </span><span id="t2_957" class="t s1_957">25-15 </span>
<span id="t3_957" class="t s2_957">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_957" class="t s3_957">An execution of MOV to CR3 in VMX non-root operation does not cause a VM </span><span id="t5_957" class="t s3_957">exit if its source operand matches one </span>
<span id="t6_957" class="t s3_957">of these values. If the CR3-target count is </span><span id="t7_957" class="t s4_957">n</span><span id="t8_957" class="t s3_957">, only the first </span><span id="t9_957" class="t s4_957">n </span><span id="ta_957" class="t s3_957">CR3-target values are considered; if the CR3-target </span>
<span id="tb_957" class="t s3_957">count is 0, MOV to CR3 always causes a VM exit. </span>
<span id="tc_957" class="t s3_957">There are no limitations on the values that can be written for the CR3-target values. VM entry fails (see Section </span>
<span id="td_957" class="t s3_957">27.2) if the CR3-target count is greater than 4. </span>
<span id="te_957" class="t s3_957">Future processors may support a different number of CR3-target values. Software should read the VMX capability </span>
<span id="tf_957" class="t s3_957">MSR IA32_VMX_MISC (see Appendix A.6) to determine the number of values supported. </span>
<span id="tg_957" class="t s5_957">25.6.8 </span><span id="th_957" class="t s5_957">Controls for APIC Virtualization </span>
<span id="ti_957" class="t s3_957">There are three mechanisms by which software accesses registers of the logical processor’s local APIC: </span>
<span id="tj_957" class="t s6_957">• </span><span id="tk_957" class="t s3_957">If the local APIC is in xAPIC mode, it can perform memory-mapped accesses to addresses in the 4-KByte page </span>
<span id="tl_957" class="t s3_957">referenced by the physical address in the IA32_APIC_BASE MSR (see Section 11.4.4, “Local APIC Status and </span>
<span id="tm_957" class="t s3_957">Location,” in the Intel </span>
<span id="tn_957" class="t s7_957">® </span>
<span id="to_957" class="t s3_957">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, and the Intel® 64 </span>
<span id="tp_957" class="t s3_957">Architecture Processor Topology Enumeration Technical Paper). </span>
<span id="tq_957" class="t s7_957">1 </span>
<span id="tr_957" class="t s6_957">• </span><span id="ts_957" class="t s3_957">If the local APIC is in x2APIC mode, it can accesses the local APIC’s registers using the RDMSR and WRMSR </span>
<span id="tt_957" class="t s3_957">instructions (see the Intel® 64 Architecture Processor Topology Enumeration Technical Paper). </span>
<span id="tu_957" class="t s6_957">• </span><span id="tv_957" class="t s3_957">In 64-bit mode, it can access the local APIC’s task-priority register (TPR) using the MOV CR8 instruction. </span>
<span id="tw_957" class="t s3_957">Several processor-based VM-execution controls (see Section 25.6.2) control such accesses. These are “use TPR </span>
<span id="tx_957" class="t s3_957">shadow”, “virtualize APIC accesses”, “virtualize x2APIC mode”, “virtual-interrupt delivery”, “APIC-register virtual- </span>
<span id="ty_957" class="t s3_957">ization”, and “IPI virtualization”. These controls interact with the following fields: </span>
<span id="tz_957" class="t s6_957">• </span><span id="t10_957" class="t s8_957">APIC-access address </span><span id="t11_957" class="t s3_957">(64 bits). This field contains the physical address of the 4-KByte </span><span id="t12_957" class="t s8_957">APIC-access page</span><span id="t13_957" class="t s3_957">. </span>
<span id="t14_957" class="t s3_957">If the “virtualize APIC accesses” VM-execution control is 1, access to this page may cause VM exits or be </span>
<span id="t15_957" class="t s3_957">virtualized by the processor. See Section 30.4. </span>
<span id="t16_957" class="t s3_957">The APIC-access address exists only on processors that support the 1-setting of the “virtualize APIC accesses” </span>
<span id="t17_957" class="t s3_957">VM-execution control. </span>
<span id="t18_957" class="t s6_957">• </span><span id="t19_957" class="t s8_957">Virtual-APIC address </span><span id="t1a_957" class="t s3_957">(64 bits). This field contains the physical address of the 4-KByte </span><span id="t1b_957" class="t s8_957">virtual-APIC page</span><span id="t1c_957" class="t s3_957">. </span>
<span id="t1d_957" class="t s3_957">The processor uses the virtual-APIC page to virtualize certain accesses to APIC registers and to manage virtual </span>
<span id="t1e_957" class="t s3_957">interrupts; see Chapter 30. </span>
<span id="t1f_957" class="t s3_957">Depending on the setting of the controls indicated earlier, the virtual-APIC page may be accessed by the </span>
<span id="t1g_957" class="t s3_957">following operations: </span>
<span id="t1h_957" class="t s3_957">— </span><span id="t1i_957" class="t s3_957">The MOV CR8 instructions (see Section 30.3). </span>
<span id="t1j_957" class="t s3_957">— </span><span id="t1k_957" class="t s3_957">Accesses to the APIC-access page if, in addition, the “virtualize APIC accesses” VM-execution control is 1 </span>
<span id="t1l_957" class="t s3_957">(see Section 30.4). </span>
<span id="t1m_957" class="t s3_957">— </span><span id="t1n_957" class="t s3_957">The RDMSR and WRMSR instructions if, in addition, the value of ECX is in the range 800H–8FFH (indicating </span>
<span id="t1o_957" class="t s3_957">an APIC MSR) and the “virtualize x2APIC mode” VM-execution control is 1 (see Section 30.5). </span>
<span id="t1p_957" class="t s3_957">If the “use TPR shadow” VM-execution control is 1, VM entry ensures that the virtual-APIC address is 4-KByte </span>
<span id="t1q_957" class="t s3_957">aligned. The virtual-APIC address exists only on processors that support the 1-setting of the “use TPR shadow” </span>
<span id="t1r_957" class="t s3_957">VM-execution control. </span>
<span id="t1s_957" class="t s6_957">• </span><span id="t1t_957" class="t s8_957">TPR threshold </span><span id="t1u_957" class="t s3_957">(32 bits). Bits 3:0 of this field determine the threshold below which bits 7:4 of VTPR (see </span>
<span id="t1v_957" class="t s3_957">Section 30.1.1) cannot fall. If the “virtual-interrupt delivery” VM-execution control is 0, a VM exit occurs after </span>
<span id="t1w_957" class="t s3_957">an operation (e.g., an execution of MOV to CR8) that reduces the value of those bits below the TPR threshold. </span>
<span id="t1x_957" class="t s3_957">See Section 30.1.2. </span>
<span id="t1y_957" class="t s3_957">The TPR threshold exists only on processors that support the 1-setting of the “use TPR shadow” VM-execution </span>
<span id="t1z_957" class="t s3_957">control. </span>
<span id="t20_957" class="t s6_957">• </span><span id="t21_957" class="t s8_957">EOI-exit bitmap </span><span id="t22_957" class="t s3_957">(4 fields; 64 bits each). These fields are supported only on processors that support the 1- </span>
<span id="t23_957" class="t s3_957">setting of the “virtual-interrupt delivery” VM-execution control. They are used to determine which virtualized </span>
<span id="t24_957" class="t s3_957">writes to the APIC’s EOI register cause VM exits: </span>
<span id="t25_957" class="t s9_957">1. </span><span id="t26_957" class="t s9_957">If the local APIC does not support x2APIC mode, it is always in xAPIC mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
