// Seed: 1550273837
module module_0 (
    output tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    output uwire id_3,
    output tri id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input supply1 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input wand id_12
);
  supply1 id_14 = 1'b0;
  assign id_2 = id_10;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    input wor id_12,
    output supply0 id_13
);
  module_0(
      id_2, id_4, id_0, id_4, id_13, id_2, id_6, id_5, id_11, id_3, id_10, id_3, id_9
  );
endmodule
