commit 47f8253d2b8947d79fd3196bf96c1959c0f25f20
Author: Prathap Kumar Valsan <prathap.kumar.valsan@intel.com>
Date:   Fri Mar 6 00:09:57 2020 +0000

    drm/i915/gen7: Clear all EU/L3 residual contexts
    
    On gen7 and gen7.5 devices, there could be leftover data residuals in
    EU/L3 from the retiring context. This patch introduces workaround to clear
    that residual contexts, by submitting a batch buffer with dedicated HW
    context to the GPU with ring allocation for each context switching.
    
    This security mitigation changes does not triggers any performance
    regression. Performance is on par with current drm-tips.
    
    v2: Add igt generated header file for CB kernel assembled with Mesa tool
    and addressed use of Kernel macro for ptr_align comment.
    
    v3: Resolve Sparse warnings with newly generated, and imported CB
    kernel.
    
    v4: Include new igt generated CB kernel for gen7 and gen7.5. Also
    add code formatting and compiler warnings changes (Chris Wilson)
    
    Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
    Signed-off-by: Prathap Kumar Valsan <prathap.kumar.valsan@intel.com>
    Signed-off-by: Akeem G Abodunrin <akeem.g.abodunrin@intel.com>
    Cc: Chris Wilson <chris.p.wilson@intel.com>
    Cc: Balestrieri Francesco <francesco.balestrieri@intel.com>
    Cc: Bloomfield Jon <jon.bloomfield@intel.com>
    Cc: Dutt Sudeep <sudeep.dutt@intel.com>
    Acked-by: Chris Wilson <chris@chris-wilso.co.uk>
    Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
    Link: https://patchwork.freedesktop.org/patch/msgid/20200306000957.2836150-2-chris@chris-wilson.co.uk

diff --git a/drivers/gpu/drm/i915/gt/gen7_renderclear.h b/drivers/gpu/drm/i915/gt/gen7_renderclear.h
new file mode 100644
index 000000000000..bb100748e2c6
--- /dev/null
+++ b/drivers/gpu/drm/i915/gt/gen7_renderclear.h
@@ -0,0 +1,15 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright Â© 2019 Intel Corporation
+ */
+
+#ifndef __GEN7_RENDERCLEAR_H__
+#define __GEN7_RENDERCLEAR_H__
+
+struct intel_engine_cs;
+struct i915_vma;
+
+int gen7_setup_clear_gpr_bb(struct intel_engine_cs * const engine,
+			    struct i915_vma * const vma);
+
+#endif /* __GEN7_RENDERCLEAR_H__ */
