<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › estate.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>estate.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _SPARC64_ESTATE_H</span>
<span class="cp">#define _SPARC64_ESTATE_H</span>

<span class="cm">/* UltraSPARC-III E-cache Error Enable */</span>
<span class="cp">#define ESTATE_ERROR_FMT	0x0000000000040000 </span><span class="cm">/* Force MTAG ECC		*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_FMESS	0x000000000003c000 </span><span class="cm">/* Forced MTAG ECC val	*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_FMD	0x0000000000002000 </span><span class="cm">/* Force DATA ECC		*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_FDECC	0x0000000000001ff0 </span><span class="cm">/* Forced DATA ECC val	*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_UCEEN	0x0000000000000008 </span><span class="cm">/* See below			*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_NCEEN	0x0000000000000002 </span><span class="cm">/* See below			*/</span><span class="cp"></span>
<span class="cp">#define ESTATE_ERROR_CEEN	0x0000000000000001 </span><span class="cm">/* See below			*/</span><span class="cp"></span>

<span class="cm">/* UCEEN enables the fast_ECC_error trap for: 1) software correctable E-cache</span>
<span class="cm"> * errors 2) uncorrectable E-cache errors.  Such events only occur on reads</span>
<span class="cm"> * of the E-cache by the local processor for: 1) data loads 2) instruction</span>
<span class="cm"> * fetches 3) atomic operations.  Such events _cannot_ occur for: 1) merge</span>
<span class="cm"> * 2) writeback 2) copyout.  The AFSR bits associated with these traps are</span>
<span class="cm"> * UCC and UCU.</span>
<span class="cm"> */</span>

<span class="cm">/* NCEEN enables instruction_access_error, data_access_error, and ECC_error traps</span>
<span class="cm"> * for uncorrectable ECC errors and system errors.</span>
<span class="cm"> *</span>
<span class="cm"> * Uncorrectable system bus data error or MTAG ECC error, system bus TimeOUT,</span>
<span class="cm"> * or system bus BusERR:</span>
<span class="cm"> * 1) As the result of an instruction fetch, will generate instruction_access_error</span>
<span class="cm"> * 2) As the result of a load etc. will generate data_access_error.</span>
<span class="cm"> * 3) As the result of store merge completion, writeback, or copyout will</span>
<span class="cm"> *    generate a disrupting ECC_error trap.</span>
<span class="cm"> * 4) As the result of such errors on instruction vector fetch can generate any</span>
<span class="cm"> *    of the 3 trap types.</span>
<span class="cm"> *</span>
<span class="cm"> * The AFSR bits associated with these traps are EMU, EDU, WDU, CPU, IVU, UE,</span>
<span class="cm"> * BERR, and TO.</span>
<span class="cm"> */</span>

<span class="cm">/* CEEN enables the ECC_error trap for hardware corrected ECC errors.  System bus</span>
<span class="cm"> * reads resulting in a hardware corrected data or MTAG ECC error will generate an</span>
<span class="cm"> * ECC_error disrupting trap with this bit enabled.</span>
<span class="cm"> *</span>
<span class="cm"> * This same trap will also be generated when a hardware corrected ECC error results</span>
<span class="cm"> * during store merge, writeback, and copyout operations.</span>
<span class="cm"> */</span>

<span class="cm">/* In general, if the trap enable bits above are disabled the AFSR bits will still</span>
<span class="cm"> * log the events even though the trap will not be generated by the processor.</span>
<span class="cm"> */</span>

<span class="cp">#endif </span><span class="cm">/* _SPARC64_ESTATE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
