<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: MemoryShareWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d2/db8/structMemoryShareWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MemoryShareWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for MemoryShareWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../db/d57/structMemoryShareWorker__coll__graph.png" border="0" usemap="#MemoryShareWorker_coll__map" alt="Collaboration graph"/></div>
<map name="MemoryShareWorker_coll__map" id="MemoryShareWorker_coll__map">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="96,112,201,139"/><area shape="rect" id="node4" href="../../d7/d1e/structModWalker.html" title="ModWalker" alt="" coords="143,295,229,321"/><area shape="rect" id="node6" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="305,203,411,229"/><area shape="rect" id="node3" href="../../d0/d4d/structCellTypes.html" title="CellTypes" alt="" coords="21,203,99,229"/><area shape="rect" id="node5" href="../../d0/dbf/structSigMap.html" title="SigMap" alt="" coords="214,203,281,229"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="303,112,413,139"/><area shape="rect" id="node8" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="277,6,439,47"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a51f09b1a0f77dae6b85da3438d694ffa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">find_data_feedback</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;async_rd_bits, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig, std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt; &amp;state, std::set&lt; std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt;&gt; &amp;conditions)</td></tr>
<tr class="separator:a51f09b1a0f77dae6b85da3438d694ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d3e9284265d2ab08f3971f1da9e19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19">conditions_to_logic</a> (std::set&lt; std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt;&gt; &amp;conditions, int &amp;created_conditions)</td></tr>
<tr class="separator:a854d3e9284265d2ab08f3971f1da9e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f24a6ff725607c2464c3619e32cab2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2">translate_rd_feedback_to_en</a> (std::string memid, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;rd_ports, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;wr_ports)</td></tr>
<tr class="separator:a45f24a6ff725607c2464c3619e32cab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebb52feeea2f04837c1dd1d0be15fd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4">mask_en_naive</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> do_mask, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bits, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> mask_bits)</td></tr>
<tr class="separator:a7ebb52feeea2f04837c1dd1d0be15fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3754a337ee7da2b2906e06ef996413b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9">mask_en_grouped</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> do_mask, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bits, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> mask_bits)</td></tr>
<tr class="separator:a3754a337ee7da2b2906e06ef996413b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaaa2c6b8385589f79f3b9671266a631"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631">merge_en_data</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;merged_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;merged_data, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> next_en, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> next_data)</td></tr>
<tr class="separator:abaaa2c6b8385589f79f3b9671266a631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7ba3c62cfc9c4bc044edb6fcd3f8f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2">consolidate_wr_by_addr</a> (std::string memid, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;wr_ports)</td></tr>
<tr class="separator:a2d7ba3c62cfc9c4bc044edb6fcd3f8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86f937bf1924175b5bbdeeae0b7491d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d">consolidate_wr_using_sat</a> (std::string memid, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;wr_ports)</td></tr>
<tr class="separator:aa86f937bf1924175b5bbdeeae0b7491d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5717b648835e9b27ba3a3ee9c4401307"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307">MemoryShareWorker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../d2/db8/structMemoryShareWorker.html#ada3f4ad1965273f9c9e0ca29315015e6">design</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>)</td></tr>
<tr class="separator:a5717b648835e9b27ba3a3ee9c4401307"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ada3f4ad1965273f9c9e0ca29315015e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#ada3f4ad1965273f9c9e0ca29315015e6">design</a></td></tr>
<tr class="separator:ada3f4ad1965273f9c9e0ca29315015e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cff28fbcd9452ec88903905be01521"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a></td></tr>
<tr class="separator:a17cff28fbcd9452ec88903905be01521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac780abbf3883881bb64834aae68a9e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a></td></tr>
<tr class="separator:ac780abbf3883881bb64834aae68a9e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0575ff08b8def37f8d09201c4afb25b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a></td></tr>
<tr class="separator:aa0575ff08b8def37f8d09201c4afb25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57cdccf6fba188bd67d86a8dee378ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d1e/structModWalker.html">ModWalker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a></td></tr>
<tr class="separator:af57cdccf6fba188bd67d86a8dee378ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dde302a443056ef8c782ee6e104ae95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a></td></tr>
<tr class="separator:a5dde302a443056ef8c782ee6e104ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dec7e0b401cc483ba42cecbaebc7ca"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <br class="typebreak"/>
std::pair&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *, int &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">sig_to_mux</a></td></tr>
<tr class="separator:a49dec7e0b401cc483ba42cecbaebc7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828deef41ab6b6b585a1bcf5b5fbb532"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::set&lt; std::map<br class="typebreak"/>
&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt;<br class="typebreak"/>
 &gt;, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/db8/structMemoryShareWorker.html#a828deef41ab6b6b585a1bcf5b5fbb532">conditions_logic_cache</a></td></tr>
<tr class="separator:a828deef41ab6b6b585a1bcf5b5fbb532"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00037">37</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a5717b648835e9b27ba3a3ee9c4401307"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MemoryShareWorker::MemoryShareWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00647">647</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                                                :</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ada3f4ad1965273f9c9e0ca29315015e6">design</a>(design), <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>(module), <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(module)</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    {</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        std::map&lt;std::string, std::pair&lt;std::vector&lt;RTLIL::Cell*&gt;, std::vector&lt;RTLIL::Cell*&gt;&gt;&gt; memindex;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a> = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        {</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>)</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                memindex[cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\MEMID&quot;</span>).decode_string()].first.push_back(cell);</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span>)</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                memindex[cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\MEMID&quot;</span>).decode_string()].second.push_back(cell);</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mux&quot;</span>)</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            {</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                <span class="keywordflow">if</span> (sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">is_fully_undef</a>())</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                    <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>), sig_b);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sig_b.is_fully_undef())</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                    <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>), sig_a);</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;            }</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mux&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$pmux&quot;</span>)</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; sig_y = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_y.size()); i++)</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                    <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">sig_to_mux</a>[sig_y[i]] = std::pair&lt;RTLIL::Cell*, int&gt;(cell, i);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            }</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        }</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : memindex) {</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;            <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(it.second.first.begin(), it.second.first.end(), <a class="code" href="../../db/da3/memory__share_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a>);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(it.second.second.begin(), it.second.second.end(), <a class="code" href="../../db/da3/memory__share_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a>);</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2">translate_rd_feedback_to_en</a>(it.first, it.second.first, it.second.second);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2">consolidate_wr_by_addr</a>(it.first, it.second.second);</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        }</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$mul&quot;</span>);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$mod&quot;</span>);</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$div&quot;</span>);</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$pow&quot;</span>);</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$shl&quot;</span>);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$shr&quot;</span>);</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$sshl&quot;</span>);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$sshr&quot;</span>);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$shift&quot;</span>);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">cell_types</a>.erase(<span class="stringliteral">&quot;$shiftx&quot;</span>);</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#a509c2a8a46a39def8642d35d6a7167a0">setup</a>(design, module, &amp;<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : memindex)</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d">consolidate_wr_using_sat</a>(it.first, it.second.second);</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    }</div>
<div class="ttc" id="structMemoryShareWorker_html_aa0575ff08b8def37f8d09201c4afb25b"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">MemoryShareWorker::sigmap_xmux</a></div><div class="ttdeci">SigMap sigmap_xmux</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="memory__share_8cc_html_a98b57b84c8802309d423b93d3a41459c"><div class="ttname"><a href="../../db/da3/memory__share_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool memcells_cmp(RTLIL::Cell *a, RTLIL::Cell *b)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00028">memory_share.cc:28</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a45f24a6ff725607c2464c3619e32cab2"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2">MemoryShareWorker::translate_rd_feedback_to_en</a></div><div class="ttdeci">void translate_rd_feedback_to_en(std::string memid, std::vector&lt; RTLIL::Cell * &gt; &amp;rd_ports, std::vector&lt; RTLIL::Cell * &gt; &amp;wr_ports)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00134">memory_share.cc:134</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac188bee8020557fef57cfefce75cd56c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">RTLIL::SigSpec::is_fully_undef</a></div><div class="ttdeci">bool is_fully_undef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02789">rtlil.cc:2789</a></div></div>
<div class="ttc" id="namespaceMinisat_html_a1810c0444f62172970ee3ca403ec5882"><div class="ttname"><a href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">Minisat::sort</a></div><div class="ttdeci">void sort(T *array, int size, LessThan lt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d87/Sort_8h_source.html#l00057">Sort.h:57</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_aa86f937bf1924175b5bbdeeae0b7491d"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d">MemoryShareWorker::consolidate_wr_using_sat</a></div><div class="ttdeci">void consolidate_wr_using_sat(std::string memid, std::vector&lt; RTLIL::Cell * &gt; &amp;wr_ports)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00487">memory_share.cc:487</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a5dde302a443056ef8c782ee6e104ae95"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">MemoryShareWorker::cone_ct</a></div><div class="ttdeci">CellTypes cone_ct</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00043">memory_share.cc:43</a></div></div>
<div class="ttc" id="structCellTypes_html_a468bcd63a39ebbcf2af86ac9035a261e"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a468bcd63a39ebbcf2af86ac9035a261e">CellTypes::cell_types</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, CellType &gt; cell_types</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00036">celltypes.h:36</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_af57cdccf6fba188bd67d86a8dee378ce"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">MemoryShareWorker::modwalker</a></div><div class="ttdeci">ModWalker modwalker</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00042">memory_share.cc:42</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2">MemoryShareWorker::consolidate_wr_by_addr</a></div><div class="ttdeci">void consolidate_wr_by_addr(std::string memid, std::vector&lt; RTLIL::Cell * &gt; &amp;wr_ports)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00352">memory_share.cc:352</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ada3f4ad1965273f9c9e0ca29315015e6"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ada3f4ad1965273f9c9e0ca29315015e6">MemoryShareWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00039">memory_share.cc:39</a></div></div>
<div class="ttc" id="structModWalker_html_a509c2a8a46a39def8642d35d6a7167a0"><div class="ttname"><a href="../../d7/d1e/structModWalker.html#a509c2a8a46a39def8642d35d6a7167a0">ModWalker::setup</a></div><div class="ttdeci">void setup(RTLIL::Design *design, RTLIL::Module *module, CellTypes *filter_ct=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00265">modtools.h:265</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structCellTypes_html_a383b144159db3ee617307dc97ee93ad0"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">CellTypes::setup_internals</a></div><div class="ttdeci">void setup_internals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00083">celltypes.h:83</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ac780abbf3883881bb64834aae68a9e26"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">MemoryShareWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structSigMap_html_a6ed3611c9fddcbbd9013b7e012368118"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">SigMap::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec from, RTLIL::SigSpec to)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00347">sigtools.h:347</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a49dec7e0b401cc483ba42cecbaebc7ca"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">MemoryShareWorker::sig_to_mux</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, std::pair&lt; RTLIL::Cell *, int &gt; &gt; sig_to_mux</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00045">memory_share.cc:45</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a5717b648835e9b27ba3a3ee9c4401307_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a5717b648835e9b27ba3a3ee9c4401307_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a5717b648835e9b27ba3a3ee9c4401307_cgraph" id="d2/db8/structMemoryShareWorker_a5717b648835e9b27ba3a3ee9c4401307_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="683,256,818,283"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c" title="RTLIL::SigSpec::is\l_fully_undef" alt="" coords="232,57,363,98"/><area shape="rect" id="node4" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="704,1756,797,1783"/><area shape="rect" id="node9" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="251,5,343,32"/><area shape="rect" id="node11" href="../../db/da3/memory__share_8cc.html#a98b57b84c8802309d423b93d3a41459c" title="memcells_cmp" alt="" coords="242,633,353,660"/><area shape="rect" id="node12" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="203,506,392,547"/><area shape="rect" id="node25" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="217,685,378,726"/><area shape="rect" id="node34" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0" title="CellTypes::setup_internals" alt="" coords="664,1933,837,1960"/><area shape="rect" id="node36" href="../../d7/d1e/structModWalker.html#a509c2a8a46a39def8642d35d6a7167a0" title="ModWalker::setup" alt="" coords="235,1731,360,1757"/><area shape="rect" id="node43" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="211,1166,383,1207"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="931,1155,999,1181"/><area shape="rect" id="node6" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="897,1756,1033,1783"/><area shape="rect" id="node7" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="901,1807,1030,1833"/><area shape="rect" id="node8" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="910,1705,1021,1732"/><area shape="rect" id="node10" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="452,5,599,32"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="506,692,545,719"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="497,743,553,769"/><area shape="rect" id="node17" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa" title="MemoryShareWorker::\lfind_data_feedback" alt="" coords="451,275,600,317"/><area shape="rect" id="node20" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="451,443,600,485"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="727,692,774,719"/><area shape="rect" id="node16" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="678,743,823,769"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="669,311,832,337"/><area shape="rect" id="node19" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="683,392,818,419"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="659,575,842,601"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="669,1205,832,1232"/><area shape="rect" id="node23" href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136" title="RTLIL::Module::Ne" alt="" coords="685,451,816,477"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="679,629,822,656"/><area shape="rect" id="node26" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7" title="SigMap::clear" alt="" coords="701,1268,801,1295"/><area shape="rect" id="node27" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="485,996,565,1023"/><area shape="rect" id="node28" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="445,895,605,921"/><area shape="rect" id="node29" href="../../d7/d6c/structRTLIL_1_1Module.html#aa0e43e2c0e77229404b370de84f26871" title="RTLIL::Module::addEq" alt="" coords="451,509,600,536"/><area shape="rect" id="node30" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="451,626,600,667"/><area shape="rect" id="node31" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="451,561,600,602"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="671,952,830,979"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="447,945,603,972"/><area shape="rect" id="node35" href="../../d0/d4d/structCellTypes.html#a40435b58f2d4468067a89fb2354473d7" title="CellTypes::setup_type" alt="" coords="891,1933,1039,1960"/><area shape="rect" id="node37" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46" title="CellTypes::clear" alt="" coords="469,1705,582,1732"/><area shape="rect" id="node38" href="../../d0/d4d/structCellTypes.html#aef87be29b0d016f74bc6963e097b0547" title="CellTypes::setup" alt="" coords="467,1908,584,1935"/><area shape="rect" id="node39" href="../../d0/dbf/structSigMap.html#a15d5d710a95c544c953d17e13d8918b8" title="SigMap::set" alt="" coords="480,1756,571,1783"/><area shape="rect" id="node40" href="../../d7/d1e/structModWalker.html#abbb5b9c42b75baf31cd7522ca55fcd4b" title="ModWalker::add_wire" alt="" coords="453,1655,598,1681"/><area shape="rect" id="node41" href="../../d7/d1e/structModWalker.html#a82ea37a791d166345f7a05e4794da307" title="ModWalker::add_cell" alt="" coords="455,1807,596,1833"/><area shape="rect" id="node42" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="675,1604,826,1631"/><area shape="rect" id="node44" href="../../d7/d1e/structModWalker.html#a89ced17e88be773b2f95f8b7dd95e407" title="ModWalker::has_drivers" alt="" coords="445,1452,605,1479"/><area shape="rect" id="node45" href="../../d7/d1e/structModWalker.html#afb8f5aefb65603eb5ca99d83eaeec9ef" title="ModWalker::get_drivers" alt="" coords="672,1427,829,1453"/><area shape="rect" id="node46" href="../../da/de4/structSatGen.html#af487620d52dead3d63fc635450604646" title="SatGen::importSigSpec" alt="" coords="672,1344,829,1371"/><area shape="rect" id="node47" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="460,1199,591,1225"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#abd048ab2123039f2005d31fdd0bb3ac5" title="RTLIL::Module::ReduceOr" alt="" coords="440,1553,611,1580"/><area shape="rect" id="node49" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f" title="RTLIL::Module::Mux" alt="" coords="457,1604,594,1631"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#a1467903a6afe6a7edf391464467b72a7" title="RTLIL::Module::addMux" alt="" coords="446,1249,605,1276"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a854d3e9284265d2ab08f3971f1da9e19"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> MemoryShareWorker::conditions_to_logic </td>
          <td>(</td>
          <td class="paramtype">std::set&lt; std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>conditions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>created_conditions</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00112">112</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a828deef41ab6b6b585a1bcf5b5fbb532">conditions_logic_cache</a>.count(conditions))</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a828deef41ab6b6b585a1bcf5b5fbb532">conditions_logic_cache</a>.at(conditions);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> terms;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cond : conditions) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig1, sig2;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : cond) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                sig1.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(it.first);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                sig2.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(it.second ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            }</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            terms.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136">Ne</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig1, sig2));</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            created_conditions++;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">if</span> (terms.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 1)</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            terms = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6a36d82fa80e2ea2e44dcd60f1d344c1">ReduceAnd</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, terms);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a828deef41ab6b6b585a1bcf5b5fbb532">conditions_logic_cache</a>[conditions] = terms;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_ac1f78e5cdb52760fe8bf1267b8478136"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136">RTLIL::Module::Ne</a></div><div class="ttdeci">RTLIL::SigSpec Ne(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6a36d82fa80e2ea2e44dcd60f1d344c1"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6a36d82fa80e2ea2e44dcd60f1d344c1">RTLIL::Module::ReduceAnd</a></div><div class="ttdeci">RTLIL::SigSpec ReduceAnd(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)</div></div>
<div class="ttc" id="structMemoryShareWorker_html_a828deef41ab6b6b585a1bcf5b5fbb532"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a828deef41ab6b6b585a1bcf5b5fbb532">MemoryShareWorker::conditions_logic_cache</a></div><div class="ttdeci">std::map&lt; std::set&lt; std::map&lt; RTLIL::SigBit, bool &gt; &gt;, RTLIL::SigBit &gt; conditions_logic_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00046">memory_share.cc:46</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_cgraph" id="d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="433,5,615,32"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="212,93,375,120"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136" title="RTLIL::Module::Ne" alt="" coords="228,144,359,171"/><area shape="rect" id="node11" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="222,195,365,221"/><area shape="rect" id="node12" href="../../d7/d6c/structRTLIL_1_1Module.html#a6a36d82fa80e2ea2e44dcd60f1d344c1" title="RTLIL::Module::ReduceAnd" alt="" coords="203,245,383,272"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="665,56,722,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="775,5,958,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="790,56,943,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="771,107,963,133"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="443,107,605,133"/><area shape="rect" id="node9" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="450,157,598,184"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_icgraph" id="d2/db8/structMemoryShareWorker_a854d3e9284265d2ab08f3971f1da9e19_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="203,5,392,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="440,5,589,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2d7ba3c62cfc9c4bc044edb6fcd3f8f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MemoryShareWorker::consolidate_wr_by_addr </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>memid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>wr_ports</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00352">352</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    {</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keywordflow">if</span> (wr_ports.size() &lt;= 1)</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Consolidating write ports of memory %s.%s by address:\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(memid));</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        std::map&lt;RTLIL::SigSpec, int&gt; last_port_by_addr;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        std::vector&lt;std::vector&lt;bool&gt;&gt; active_bits_on_port;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordtype">bool</span> cache_clk_enable = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="keywordtype">bool</span> cache_clk_polarity = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> cache_clk;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(wr_ports.size()); i++)</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        {</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = wr_ports.at(i);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> addr = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>));</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>).as_bool() != cache_clk_enable ||</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                    (cache_clk_enable &amp;&amp; (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>)) != cache_clk ||</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>).as_bool() != cache_clk_polarity)))</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            {</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                cache_clk_enable = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>).as_bool();</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                cache_clk_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>).as_bool();</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                cache_clk = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>));</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                last_port_by_addr.<a class="code" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">clear</a>();</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                <span class="keywordflow">if</span> (cache_clk_enable)</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  New clock domain: %s %s\n&quot;</span>, cache_clk_polarity ? <span class="stringliteral">&quot;posedge&quot;</span> : <span class="stringliteral">&quot;negedge&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cache_clk));</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  New clock domain: unclocked\n&quot;</span>);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            }</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    Port %d (%s) has addr %s.\n&quot;</span>, i, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(addr));</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Active bits: &quot;</span>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; en_bits = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            active_bits_on_port.push_back(std::vector&lt;bool&gt;(en_bits.size()));</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = <span class="keywordtype">int</span>(en_bits.size())-1; k &gt;= 0; k--) {</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                active_bits_on_port[i][k] = en_bits[k].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || en_bits[k].data != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%c&quot;</span>, active_bits_on_port[i][k] ? <span class="charliteral">&#39;1&#39;</span> : <span class="charliteral">&#39;0&#39;</span>);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            }</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <span class="keywordflow">if</span> (last_port_by_addr.count(addr))</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                <span class="keywordtype">int</span> last_i = last_port_by_addr.at(addr);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Merging port %d into this one.\n&quot;</span>, last_i);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                <span class="keywordtype">bool</span> found_overlapping_bits = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = 0; k &lt; int(en_bits.size()); k++) {</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                    <span class="keywordflow">if</span> (active_bits_on_port[i][k] &amp;&amp; active_bits_on_port[last_i][k])</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                        found_overlapping_bits = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                    active_bits_on_port[i][k] = active_bits_on_port[i][k] || active_bits_on_port[last_i][k];</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                }</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                <span class="comment">// Force this ports addr input to addr directly (skip don&#39;t care muxes)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>, addr);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                <span class="comment">// If any of the ports between `last_i&#39; and `i&#39; write to the same address, this</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                <span class="comment">// will have priority over whatever `last_i` wrote. So we need to revisit those</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                <span class="comment">// ports and mask the EN bits accordingly.</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> merged_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(wr_ports[last_i]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = last_i+1; j &lt; i; j++)</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                    <span class="keywordflow">if</span> (wr_ports[j] == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = 0; k &lt; int(en_bits.size()); k++)</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                        <span class="keywordflow">if</span> (active_bits_on_port[i][k] &amp;&amp; active_bits_on_port[j][k])</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                            <span class="keywordflow">goto</span> found_overlapping_bits_i_j;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                    <span class="keywordflow">if</span> (0) {</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                found_overlapping_bits_i_j:</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Creating collosion-detect logic for port %d.\n&quot;</span>, j);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> is_same_addr = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                        <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa0e43e2c0e77229404b370de84f26871">addEq</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, addr, wr_ports[j]-&gt;getPort(<span class="stringliteral">&quot;\\ADDR&quot;</span>), is_same_addr);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                        merged_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9">mask_en_grouped</a>(is_same_addr, merged_en, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(wr_ports[j]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>)));</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                    }</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                }</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                <span class="comment">// Then we need to merge the (masked) EN and the DATA signals.</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> merged_data = wr_ports[last_i]-&gt;getPort(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                <span class="keywordflow">if</span> (found_overlapping_bits) {</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Creating logic for merging DATA and EN ports.\n&quot;</span>);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                    <a class="code" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631">merge_en_data</a>(merged_en, merged_data, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>)), <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>)));</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> cell_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> cell_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>));</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = 0; k &lt; int(en_bits.size()); k++)</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                        <span class="keywordflow">if</span> (!active_bits_on_port[last_i][k]) {</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                            merged_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(k, cell_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(k, 1));</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                            merged_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(k, cell_data.extract(k, 1));</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                        }</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                }</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                <span class="comment">// Connect the new EN and DATA signals and remove the old write port.</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, merged_en);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>, merged_data);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(wr_ports[last_i]);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                wr_ports[last_i] = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Active bits: &quot;</span>);</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; en_bits = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                active_bits_on_port.push_back(std::vector&lt;bool&gt;(en_bits.size()));</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = <span class="keywordtype">int</span>(en_bits.size())-1; k &gt;= 0; k--)</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%c&quot;</span>, active_bits_on_port[i][k] ? <span class="charliteral">&#39;1&#39;</span> : <span class="charliteral">&#39;0&#39;</span>);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            }</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            last_port_by_addr[addr] = i;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        }</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="comment">// Clean up `wr_ports&#39;: remove all NULL entries</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        std::vector&lt;RTLIL::Cell*&gt; wr_ports_with_nulls;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        wr_ports_with_nulls.swap(wr_ports);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : wr_ports_with_nulls)</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;            <span class="keywordflow">if</span> (cell != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                wr_ports.push_back(cell);</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    }</div>
<div class="ttc" id="structMemoryShareWorker_html_aa0575ff08b8def37f8d09201c4afb25b"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">MemoryShareWorker::sigmap_xmux</a></div><div class="ttdeci">SigMap sigmap_xmux</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structSigMap_html_abda94ddd85df7ed34870c155ca4097f7"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">SigMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00263">sigtools.h:263</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa0e43e2c0e77229404b370de84f26871"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa0e43e2c0e77229404b370de84f26871">RTLIL::Module::addEq</a></div><div class="ttdeci">RTLIL::Cell * addEq(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, bool is_signed=false)</div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a3754a337ee7da2b2906e06ef996413b9"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9">MemoryShareWorker::mask_en_grouped</a></div><div class="ttdeci">RTLIL::SigSpec mask_en_grouped(RTLIL::SigSpec do_mask, RTLIL::SigSpec bits, RTLIL::SigSpec mask_bits)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00271">memory_share.cc:271</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ac780abbf3883881bb64834aae68a9e26"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">MemoryShareWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_abaaa2c6b8385589f79f3b9671266a631"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631">MemoryShareWorker::merge_en_data</a></div><div class="ttdeci">void merge_en_data(RTLIL::SigSpec &amp;merged_en, RTLIL::SigSpec &amp;merged_data, RTLIL::SigSpec next_en, RTLIL::SigSpec next_data)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00302">memory_share.cc:302</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_cgraph" id="d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1577,87,1615,113"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="484,339,540,365"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="670,389,805,416"/><area shape="rect" id="node12" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7" title="SigMap::clear" alt="" coords="247,899,347,925"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="257,255,337,281"/><area shape="rect" id="node29" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="670,440,805,467"/><area shape="rect" id="node30" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="217,949,377,976"/><area shape="rect" id="node31" href="../../d7/d6c/structRTLIL_1_1Module.html#aa0e43e2c0e77229404b370de84f26871" title="RTLIL::Module::addEq" alt="" coords="223,1000,372,1027"/><area shape="rect" id="node32" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="223,782,372,823"/><area shape="rect" id="node39" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="437,997,587,1038"/><area shape="rect" id="node41" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="216,668,379,695"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="659,845,815,872"/><area shape="rect" id="node49" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="218,1076,377,1103"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1710,112,1757,139"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1958,192,2023,219"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1823,53,1891,80"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1806,163,1909,189"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1828,272,1887,299"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2073,192,2117,219"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="890,617,1035,644"/><area shape="rect" id="node14" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="427,189,597,230"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1531,21,1661,62"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="652,273,823,314"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="670,105,805,146"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="656,221,819,248"/><area shape="rect" id="node17" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="877,323,1048,365"/><area shape="rect" id="node19" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="916,272,1009,299"/><area shape="rect" id="node18" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1096,323,1243,365"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1133,221,1205,248"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1347,137,1426,164"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="889,440,1037,467"/><area shape="rect" id="node25" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1141,465,1198,492"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1295,465,1478,492"/><area shape="rect" id="node27" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1310,516,1463,543"/><area shape="rect" id="node28" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1291,415,1483,441"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="666,896,809,923"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="646,1149,829,1176"/><area shape="rect" id="node35" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4" title="MemoryShareWorker::\lmask_en_naive" alt="" coords="437,931,587,973"/><area shape="rect" id="node36" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0" title="RTLIL::Module::Not" alt="" coords="670,1048,805,1075"/><area shape="rect" id="node37" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f" title="RTLIL::Module::Mux" alt="" coords="669,947,806,973"/><area shape="rect" id="node38" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907" title="RTLIL::Module::And" alt="" coords="669,997,805,1024"/><area shape="rect" id="node40" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b" title="RTLIL::Module::Or" alt="" coords="674,1099,801,1125"/><area shape="rect" id="node42" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="480,668,544,695"/><area shape="rect" id="node43" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="659,491,815,517"/><area shape="rect" id="node44" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="688,541,787,568"/><area shape="rect" id="node45" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="656,592,819,619"/><area shape="rect" id="node46" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="693,643,781,669"/><area shape="rect" id="node47" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="694,693,781,720"/><area shape="rect" id="node50" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="447,1114,577,1155"/></map>
</div>
</p>

<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_icgraph" id="d2/db8/structMemoryShareWorker_a2d7ba3c62cfc9c4bc044edb6fcd3f8f2_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="216,5,365,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa86f937bf1924175b5bbdeeae0b7491d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MemoryShareWorker::consolidate_wr_using_sat </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>memid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>wr_ports</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00487">487</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">if</span> (wr_ports.size() &lt;= 1)</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <a class="code" href="../../d5/dc0/satgen_8h.html#a65e332b1dc9b8a12f03aa8d9665083f5">ezDefaultSAT</a> <a class="code" href="../../d3/d49/puzzle3d_8cc.html#a01744eac66a3a57bdd5a0bf787ae1585">ez</a>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <a class="code" href="../../da/de4/structSatGen.html">SatGen</a> satgen(&amp;ez, &amp;<a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">sigmap</a>);</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">// find list of considered ports and port pairs</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        std::set&lt;int&gt; considered_ports;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        std::set&lt;int&gt; considered_port_pairs;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(wr_ports.size()); i++) {</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; bits = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">sigmap</a>(wr_ports[i]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> bit : bits)</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                <span class="keywordflow">if</span> (bit == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>)</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                    <span class="keywordflow">goto</span> port_is_always_active;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#a89ced17e88be773b2f95f8b7dd95e407">has_drivers</a>(bits))</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                considered_ports.insert(i);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        port_is_always_active:;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        }</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Consolidating write ports of memory %s.%s using sat-based resource sharing:\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(memid));</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <span class="keywordtype">bool</span> cache_clk_enable = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <span class="keywordtype">bool</span> cache_clk_polarity = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> cache_clk;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(wr_ports.size()); i++)</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        {</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = wr_ports.at(i);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>).as_bool() != cache_clk_enable ||</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                    (cache_clk_enable &amp;&amp; (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>)) != cache_clk ||</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>).as_bool() != cache_clk_polarity)))</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            {</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                cache_clk_enable = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>).as_bool();</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                cache_clk_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>).as_bool();</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                cache_clk = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>));</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            }</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &gt; 0 &amp;&amp; considered_ports.count(i-1) &amp;&amp; considered_ports.count(i))</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                considered_port_pairs.insert(i);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;            <span class="keywordflow">if</span> (cache_clk_enable)</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Port %d (%s) on %s %s: %s\n&quot;</span>, i, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell),</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                        cache_clk_polarity ? <span class="stringliteral">&quot;posedge&quot;</span> : <span class="stringliteral">&quot;negedge&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cache_clk),</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                        considered_ports.count(i) ? <span class="stringliteral">&quot;considered&quot;</span> : <span class="stringliteral">&quot;not considered&quot;</span>);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Port %d (%s) unclocked: %s\n&quot;</span>, i, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell),</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                        considered_ports.count(i) ? <span class="stringliteral">&quot;considered&quot;</span> : <span class="stringliteral">&quot;not considered&quot;</span>);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        }</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="keywordflow">if</span> (considered_port_pairs.size() &lt; 1) {</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  No two subsequent ports in same clock domain considered -&gt; nothing to consolidate.\n&quot;</span>);</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        }</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <span class="comment">// create SAT representation of common input cone of all considered EN signals</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        std::set&lt;RTLIL::Cell*&gt; sat_cells;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        std::set&lt;RTLIL::SigBit&gt; bits_queue;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        std::map&lt;int, int&gt; port_to_sat_variable;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(wr_ports.size()); i++)</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;            <span class="keywordflow">if</span> (considered_port_pairs.count(i) || considered_port_pairs.count(i+1))</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;            {</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">sigmap</a>(wr_ports[i]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                port_to_sat_variable[i] = ez.expression(ez.OpOr, satgen.importSigSpec(sig));</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; bits = sig;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                bits_queue.insert(bits.begin(), bits.end());</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            }</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="keywordflow">while</span> (!bits_queue.empty())</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        {</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            std::set&lt;ModWalker::PortBit&gt; portbits;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#afb8f5aefb65603eb5ca99d83eaeec9ef">get_drivers</a>(portbits, bits_queue);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            bits_queue.clear();</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;pbit : portbits)</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                <span class="keywordflow">if</span> (sat_cells.count(pbit.cell) == 0 &amp;&amp; <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">cone_ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(pbit.cell-&gt;type)) {</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                    std::set&lt;RTLIL::SigBit&gt; &amp;cell_inputs = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#a82707890eb5860cfbad0c78a771e3bd5">cell_inputs</a>[pbit.cell];</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                    bits_queue.insert(cell_inputs.begin(), cell_inputs.end());</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                    sat_cells.insert(pbit.cell);</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                }</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        }</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Common input cone for all EN signals: %d cells.\n&quot;</span>, <span class="keywordtype">int</span>(sat_cells.size()));</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : sat_cells)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            satgen.importCell(cell);</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Size of unconstrained SAT problem: %d variables, %d clauses\n&quot;</span>, ez.numCnfVariables(), ez.numCnfClauses());</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="comment">// merge subsequent ports if possible</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(wr_ports.size()); i++)</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        {</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;            <span class="keywordflow">if</span> (!considered_port_pairs.count(i))</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;            <span class="keywordflow">if</span> (ez.solve(port_to_sat_variable.at(i-1), port_to_sat_variable.at(i))) {</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  According to SAT solver sharing of port %d with port %d is not possible.\n&quot;</span>, i-1, i);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;            }</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Merging port %d into port %d.\n&quot;</span>, i-1, i);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            port_to_sat_variable.at(i) = ez.OR(port_to_sat_variable.at(i-1), port_to_sat_variable.at(i));</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> last_addr = wr_ports[i-1]-&gt;getPort(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> last_data = wr_ports[i-1]-&gt;getPort(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; last_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">sigmap</a>(wr_ports[i-1]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_addr = wr_ports[i]-&gt;getPort(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_data = wr_ports[i]-&gt;getPort(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; this_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">modwalker</a>.<a class="code" href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">sigmap</a>(wr_ports[i]-&gt;getPort(<span class="stringliteral">&quot;\\EN&quot;</span>));</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> this_en_active = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#abd048ab2123039f2005d31fdd0bb3ac5">ReduceOr</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, this_en);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            wr_ports[i]-&gt;setPort(<span class="stringliteral">&quot;\\ADDR&quot;</span>, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">Mux</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, last_addr, this_addr, this_en_active));</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            wr_ports[i]-&gt;setPort(<span class="stringliteral">&quot;\\DATA&quot;</span>, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">Mux</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, last_data, this_data, this_en_active));</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            std::map&lt;std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt;, <span class="keywordtype">int</span>&gt; groups_en;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> grouped_last_en, grouped_this_en, en;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *grouped_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, 0);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; int(this_en.size()); j++) {</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt; key(last_en[j], this_en[j]);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                <span class="keywordflow">if</span> (!groups_en.count(key)) {</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                    grouped_last_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(last_en[j]);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                    grouped_this_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(this_en[j]);</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                    groups_en[key] = grouped_en-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                    grouped_en-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>++;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                }</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(grouped_en, groups_en[key]));</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;            }</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1467903a6afe6a7edf391464467b72a7">addMux</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, grouped_last_en, grouped_this_en, this_en_active, grouped_en);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            wr_ports[i]-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, en);</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(wr_ports[i-1]);</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;            wr_ports[i-1] = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        }</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="comment">// Clean up `wr_ports&#39;: remove all NULL entries</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        std::vector&lt;RTLIL::Cell*&gt; wr_ports_with_nulls;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        wr_ports_with_nulls.swap(wr_ports);</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : wr_ports_with_nulls)</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="keywordflow">if</span> (cell != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                wr_ports.push_back(cell);</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structModWalker_html_a89ced17e88be773b2f95f8b7dd95e407"><div class="ttname"><a href="../../d7/d1e/structModWalker.html#a89ced17e88be773b2f95f8b7dd95e407">ModWalker::has_drivers</a></div><div class="ttdeci">bool has_drivers(const T &amp;sig) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00407">modtools.h:407</a></div></div>
<div class="ttc" id="structModWalker_html_addc6dc19d4b9afc12eea272b6607c035"><div class="ttname"><a href="../../d7/d1e/structModWalker.html#addc6dc19d4b9afc12eea272b6607c035">ModWalker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00202">modtools.h:202</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="puzzle3d_8cc_html_a01744eac66a3a57bdd5a0bf787ae1585"><div class="ttname"><a href="../../d3/d49/puzzle3d_8cc.html#a01744eac66a3a57bdd5a0bf787ae1585">ez</a></div><div class="ttdeci">ezMiniSAT ez</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d49/puzzle3d_8cc_source.html#l00031">puzzle3d.cc:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a536f780bbe4d3658e1840b17756b121f"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">RTLIL::Module::Mux</a></div><div class="ttdeci">RTLIL::SigSpec Mux(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s)</div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structModWalker_html_afb8f5aefb65603eb5ca99d83eaeec9ef"><div class="ttname"><a href="../../d7/d1e/structModWalker.html#afb8f5aefb65603eb5ca99d83eaeec9ef">ModWalker::get_drivers</a></div><div class="ttdeci">bool get_drivers(std::set&lt; PortBit &gt; &amp;result, RTLIL::SigBit bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00289">modtools.h:289</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a5dde302a443056ef8c782ee6e104ae95"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a5dde302a443056ef8c782ee6e104ae95">MemoryShareWorker::cone_ct</a></div><div class="ttdeci">CellTypes cone_ct</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00043">memory_share.cc:43</a></div></div>
<div class="ttc" id="satgen_8h_html_a65e332b1dc9b8a12f03aa8d9665083f5"><div class="ttname"><a href="../../d5/dc0/satgen_8h.html#a65e332b1dc9b8a12f03aa8d9665083f5">ezDefaultSAT</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN typedef ezMiniSAT ezDefaultSAT</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dc0/satgen_8h_source.html#l00032">satgen.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_af57cdccf6fba188bd67d86a8dee378ce"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#af57cdccf6fba188bd67d86a8dee378ce">MemoryShareWorker::modwalker</a></div><div class="ttdeci">ModWalker modwalker</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00042">memory_share.cc:42</a></div></div>
<div class="ttc" id="structModWalker_html_a82707890eb5860cfbad0c78a771e3bd5"><div class="ttname"><a href="../../d7/d1e/structModWalker.html#a82707890eb5860cfbad0c78a771e3bd5">ModWalker::cell_inputs</a></div><div class="ttdeci">std::map&lt; RTLIL::Cell *, std::set&lt; RTLIL::SigBit &gt; &gt; cell_inputs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00208">modtools.h:208</a></div></div>
<div class="ttc" id="structSatGen_html"><div class="ttname"><a href="../../da/de4/structSatGen.html">SatGen</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dc0/satgen_8h_source.html#l00034">satgen.h:34</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_abd048ab2123039f2005d31fdd0bb3ac5"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#abd048ab2123039f2005d31fdd0bb3ac5">RTLIL::Module::ReduceOr</a></div><div class="ttdeci">RTLIL::SigSpec ReduceOr(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)</div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1467903a6afe6a7edf391464467b72a7"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1467903a6afe6a7edf391464467b72a7">RTLIL::Module::addMux</a></div><div class="ttdeci">RTLIL::Cell * addMux(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s, RTLIL::SigSpec sig_y)</div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ac780abbf3883881bb64834aae68a9e26"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">MemoryShareWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_cgraph" id="d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_cgraph">
<area shape="rect" id="node2" href="../../d7/d1e/structModWalker.html#a89ced17e88be773b2f95f8b7dd95e407" title="ModWalker::has_drivers" alt="" coords="239,5,399,32"/><area shape="rect" id="node3" href="../../d7/d1e/structModWalker.html#afb8f5aefb65603eb5ca99d83eaeec9ef" title="ModWalker::get_drivers" alt="" coords="476,31,633,57"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="299,157,338,184"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="963,191,1019,217"/><area shape="rect" id="node9" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="487,309,622,336"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="279,273,359,300"/><area shape="rect" id="node12" href="../../da/de4/structSatGen.html#af487620d52dead3d63fc635450604646" title="SatGen::importSigSpec" alt="" coords="476,259,633,285"/><area shape="rect" id="node14" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="243,984,394,1011"/><area shape="rect" id="node15" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="253,883,384,909"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="473,1795,636,1821"/><area shape="rect" id="node44" href="../../d7/d6c/structRTLIL_1_1Module.html#abd048ab2123039f2005d31fdd0bb3ac5" title="RTLIL::Module::ReduceOr" alt="" coords="233,1035,404,1061"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f" title="RTLIL::Module::Mux" alt="" coords="250,1085,387,1112"/><area shape="rect" id="node46" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="239,1136,399,1163"/><area shape="rect" id="node47" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="227,1187,410,1213"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#a1467903a6afe6a7edf391464467b72a7" title="RTLIL::Module::addMux" alt="" coords="239,1237,398,1264"/><area shape="rect" id="node49" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="251,1288,386,1315"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="241,1339,397,1365"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="531,157,578,184"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="961,325,1020,352"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1083,191,1229,217"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="713,209,884,250"/><area shape="rect" id="node13" href="../../da/de4/structSatGen.html#a2f489f2080ca834b04ad2e4181ad1fbc" title="SatGen::importSigSpecWorker" alt="" coords="699,325,898,352"/><area shape="rect" id="node16" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="491,883,618,909"/><area shape="rect" id="node17" href="../../da/de4/structSatGen.html#ac81ec0b06ee814d0da98ac6967e95073" title="SatGen::importUndefSigSpec" alt="" coords="459,360,651,387"/><area shape="rect" id="node18" href="../../da/de4/structSatGen.html#afe85511b94906ab888f8cad2c3461d74" title="SatGen::extendSignalWidth" alt="" coords="465,933,644,960"/><area shape="rect" id="node19" href="../../d0/d07/classezSAT.html#a0ecfa334a41ca99f8d38075700a8054b" title="ezSAT::expression" alt="" coords="1091,1288,1221,1315"/><area shape="rect" id="node20" href="../../d0/d07/classezSAT.html#a1406a92de776fbeab1579cba614891fd" title="ezSAT::OR" alt="" coords="947,1389,1034,1416"/><area shape="rect" id="node21" href="../../d0/d07/classezSAT.html#a87e832a657149146d97d312b12211ff1" title="ezSAT::NOT" alt="" coords="751,1491,846,1517"/><area shape="rect" id="node22" href="../../d0/d07/classezSAT.html#a092160a593bfc40dbed6990aaa6f4e3d" title="ezSAT::SET" alt="" coords="509,1237,601,1264"/><area shape="rect" id="node23" href="../../d0/d07/classezSAT.html#a1deb6eb965f0a9cdd3d0c4af9969b6c6" title="ezSAT::assume" alt="" coords="742,1339,855,1365"/><area shape="rect" id="node24" href="../../d0/d07/classezSAT.html#aec4f1180df8f5585698e5456ff4e3b81" title="ezSAT::IFF" alt="" coords="947,1085,1034,1112"/><area shape="rect" id="node25" href="../../d0/d07/classezSAT.html#af7bd7e44e41b2602c5247c857e8cbcfd" title="ezSAT::vec_eq" alt="" coords="500,984,609,1011"/><area shape="rect" id="node26" href="../../d0/d07/classezSAT.html#a67962d9d3ef962cf0bb4d041733ded94" title="ezSAT::vec_iff" alt="" coords="746,1035,851,1061"/><area shape="rect" id="node27" href="../../da/de4/structSatGen.html#a7109397c44b842ccd40d37559d9c0d05" title="SatGen::importDefSigSpec" alt="" coords="466,411,643,437"/><area shape="rect" id="node28" href="../../d0/d07/classezSAT.html#aa331b4ff756537c674d66d4f214d5ed1" title="ezSAT::vec_var" alt="" coords="498,680,611,707"/><area shape="rect" id="node29" href="../../d0/d07/classezSAT.html#ab11cb7f87070fb4e36fa1ecf76a5a29d" title="ezSAT::literal" alt="" coords="749,528,848,555"/><area shape="rect" id="node30" href="../../d0/d07/classezSAT.html#a3e01e2a6f4d28b3c0cdaef52966e8fd7" title="ezSAT::vec_and" alt="" coords="497,1744,613,1771"/><area shape="rect" id="node31" href="../../d0/d07/classezSAT.html#abf4df8064156fd45a2010130110f6507" title="ezSAT::AND" alt="" coords="751,1643,846,1669"/><area shape="rect" id="node32" href="../../d0/d07/classezSAT.html#aa0967f9a6463e57b640dcc15a2522517" title="ezSAT::vec_not" alt="" coords="498,1491,611,1517"/><area shape="rect" id="node33" href="../../d0/d07/classezSAT.html#a0e9f5643172b3e86aad2f80f86841f71" title="ezSAT::vec_or" alt="" coords="745,1288,852,1315"/><area shape="rect" id="node34" href="../../d0/d07/classezSAT.html#a7b480e427f065efa9515d2e78b019b81" title="ezSAT::vec_xor" alt="" coords="499,579,611,605"/><area shape="rect" id="node35" href="../../d0/d07/classezSAT.html#ab6095dbe6267986a6ac4d612a2a341d7" title="ezSAT::vec_add" alt="" coords="497,629,613,656"/><area shape="rect" id="node36" href="../../d0/d07/classezSAT.html#a7cbcef2243b0d4247fa8ec0f8206708c" title="ezSAT::vec_sub" alt="" coords="497,1541,613,1568"/><area shape="rect" id="node37" href="../../da/de4/structSatGen.html#ad192a633c68204e56a8ef33937e9e1ec" title="SatGen::undefGating" alt="" coords="483,1187,626,1213"/><area shape="rect" id="node38" href="../../da/de4/structSatGen.html#abd0c939540ebde922d743737862df53a" title="SatGen::extendSignalWidth\lUnary" alt="" coords="465,462,644,503"/><area shape="rect" id="node39" href="../../d0/d07/classezSAT.html#a8d274a4e05cae0f10d5d40ca70b2bb8f" title="ezSAT::vec_ite" alt="" coords="500,781,609,808"/><area shape="rect" id="node40" href="../../d0/d07/classezSAT.html#aa3ffd1694f5807566951b34c47b7efb1" title="ezSAT::vec_lt_signed" alt="" coords="481,1643,628,1669"/><area shape="rect" id="node41" href="../../d0/d07/classezSAT.html#a567159ffb97de7dbc890112666a5991b" title="ezSAT::vec_lt_unsigned" alt="" coords="474,832,635,859"/><area shape="rect" id="node42" href="../../d0/d07/classezSAT.html#ac56981aeed60325aeefe43337013474d" title="ezSAT::vec_le_signed" alt="" coords="479,1592,630,1619"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_icgraph" id="d2/db8/structMemoryShareWorker_aa86f937bf1924175b5bbdeeae0b7491d_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="227,5,376,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a51f09b1a0f77dae6b85da3438d694ffa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool MemoryShareWorker::find_data_feedback </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>async_rd_bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt; &amp;&#160;</td>
          <td class="paramname"><em>state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::set&lt; std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>conditions</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00053">53</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <span class="keywordflow">if</span> (async_rd_bits.count(sig)) {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            conditions.insert(state);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">sig_to_mux</a>.count(sig) == 0)</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">sig_to_mux</a>.at(sig).first;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordtype">int</span> bit_idx = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">sig_to_mux</a>.at(sig).second;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_a = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_b = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_s = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_y = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_y.at(bit_idx) == sig);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_s.size()); i++)</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <span class="keywordflow">if</span> (state.count(sig_s[i]) &amp;&amp; state.at(sig_s[i]) == <span class="keyword">true</span>) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">find_data_feedback</a>(async_rd_bits, sig_b.at(bit_idx + i*sig_y.size()), state, conditions)) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_b = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                    new_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(bit_idx + i*sig_y.size(), <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_b);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_s.size()); i++)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <span class="keywordflow">if</span> (state.count(sig_s[i]) &amp;&amp; state.at(sig_s[i]) == <span class="keyword">false</span>)</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            std::map&lt;RTLIL::SigBit, bool&gt; new_state = state;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            new_state[sig_s[i]] = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">find_data_feedback</a>(async_rd_bits, sig_b.at(bit_idx + i*sig_y.size()), new_state, conditions)) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_b = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                new_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(bit_idx + i*sig_y.size(), <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_b);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        }</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        std::map&lt;RTLIL::SigBit, bool&gt; new_state = state;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_s.size()); i++)</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            new_state[sig_s[i]] = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">find_data_feedback</a>(async_rd_bits, sig_a.at(bit_idx), new_state, conditions)) {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_a = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            new_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(bit_idx, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, new_a);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a51f09b1a0f77dae6b85da3438d694ffa"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">MemoryShareWorker::find_data_feedback</a></div><div class="ttdeci">bool find_data_feedback(const std::set&lt; RTLIL::SigBit &gt; &amp;async_rd_bits, RTLIL::SigBit sig, std::map&lt; RTLIL::SigBit, bool &gt; &amp;state, std::set&lt; std::map&lt; RTLIL::SigBit, bool &gt;&gt; &amp;conditions)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00053">memory_share.cc:53</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ac780abbf3883881bb64834aae68a9e26"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">MemoryShareWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a49dec7e0b401cc483ba42cecbaebc7ca"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a49dec7e0b401cc483ba42cecbaebc7ca">MemoryShareWorker::sig_to_mux</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, std::pair&lt; RTLIL::Cell *, int &gt; &gt; sig_to_mux</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00045">memory_share.cc:45</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_cgraph" id="d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="539,5,674,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="203,259,365,285"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="539,512,674,539"/><area shape="rect" id="node4" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="413,259,477,285"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="529,56,685,83"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="577,107,636,133"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="534,157,679,184"/><area shape="rect" id="node10" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="557,208,656,235"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="525,259,688,285"/><area shape="rect" id="node13" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="563,309,651,336"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="535,360,678,387"/><area shape="rect" id="node15" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="563,411,650,437"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="529,461,685,488"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="737,107,802,133"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="851,107,895,133"/></map>
</div>
</p>

<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_icgraph" id="d2/db8/structMemoryShareWorker_a51f09b1a0f77dae6b85da3438d694ffa_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="203,5,392,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="440,5,589,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3754a337ee7da2b2906e06ef996413b9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> MemoryShareWorker::mask_en_grouped </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>do_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>mask_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00271">271</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="comment">// this version of the function preserves the bit grouping in the EN bits.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; v_bits = bits;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; v_mask_bits = mask_bits;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        std::map&lt;std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt;, std::pair&lt;int, std::vector&lt;int&gt;&gt;&gt; groups;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> grouped_bits, grouped_mask_bits;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(); i++) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt; key(v_bits[i], v_mask_bits[i]);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            <span class="keywordflow">if</span> (groups.count(key) == 0) {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                groups[key].first = grouped_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                grouped_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(v_bits[i]);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                grouped_mask_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(v_mask_bits[i]);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            }</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            groups[key].second.push_back(i);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; grouped_result = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4">mask_en_naive</a>(do_mask, grouped_bits, grouped_mask_bits);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> result;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(); i++) {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt; key(v_bits[i], v_mask_bits[i]);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            result.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(grouped_result.at(groups.at(key).first));</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        }</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    }</div>
<div class="ttc" id="structMemoryShareWorker_html_a7ebb52feeea2f04837c1dd1d0be15fd4"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4">MemoryShareWorker::mask_en_naive</a></div><div class="ttdeci">RTLIL::SigSpec mask_en_naive(RTLIL::SigSpec do_mask, RTLIL::SigSpec bits, RTLIL::SigSpec mask_bits)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00261">memory_share.cc:261</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_cgraph" id="d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="435,107,578,133"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="203,56,386,83"/><area shape="rect" id="node8" href="../../d2/db8/structMemoryShareWorker.html#a7ebb52feeea2f04837c1dd1d0be15fd4" title="MemoryShareWorker::\lmask_en_naive" alt="" coords="220,158,369,199"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="478,56,535,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="631,5,814,32"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="646,56,799,83"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="627,107,819,133"/><area shape="rect" id="node9" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0" title="RTLIL::Module::Not" alt="" coords="439,259,574,285"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f" title="RTLIL::Module::Mux" alt="" coords="438,157,575,184"/><area shape="rect" id="node11" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907" title="RTLIL::Module::And" alt="" coords="439,208,575,235"/></map>
</div>
</p>

<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_icgraph" id="d2/db8/structMemoryShareWorker_a3754a337ee7da2b2906e06ef996413b9_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="203,5,365,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="413,5,563,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7ebb52feeea2f04837c1dd1d0be15fd4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> MemoryShareWorker::mask_en_naive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>do_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>mask_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00261">261</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    {</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="comment">// this is the naive version of the function that does not care about grouping the EN bits.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> inv_mask_bits = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, mask_bits);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> inv_mask_bits_filtered = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">Mux</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>, bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()), inv_mask_bits, do_mask);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> result = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, inv_mask_bits_filtered, bits);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a536f780bbe4d3658e1840b17756b121f"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f">RTLIL::Module::Mux</a></div><div class="ttdeci">RTLIL::SigSpec Mux(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s)</div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6e90177ea93fece3d2df9c050757e907"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">RTLIL::Module::And</a></div><div class="ttdeci">RTLIL::SigSpec And(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af41afe572b76b9582c4c5ace2c08c3f0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">RTLIL::Module::Not</a></div><div class="ttdeci">RTLIL::SigSpec Not(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)</div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_cgraph" id="d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0" title="RTLIL::Module::Not" alt="" coords="207,5,342,32"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a536f780bbe4d3658e1840b17756b121f" title="RTLIL::Module::Mux" alt="" coords="206,56,343,83"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="203,107,346,133"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907" title="RTLIL::Module::And" alt="" coords="207,157,343,184"/></map>
</div>
</p>

<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_icgraph" id="d2/db8/structMemoryShareWorker_a7ebb52feeea2f04837c1dd1d0be15fd4_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="203,5,352,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="401,5,562,46"/><area shape="rect" id="node4" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="611,5,760,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="abaaa2c6b8385589f79f3b9671266a631"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MemoryShareWorker::merge_en_data </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>merged_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>merged_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>next_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>next_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00302">302</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    {</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; v_old_en = merged_en;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; v_next_en = next_en;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="comment">// The new merged_en signal is just the old merged_en signal and next_en OR&#39;ed together.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="comment">// But of course we need to preserve the bit grouping..</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        std::map&lt;std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt;, <span class="keywordtype">int</span>&gt; groups;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; grouped_old_en, grouped_next_en;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_merged_en;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(v_old_en.size()); i++) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt; key(v_old_en[i], v_next_en[i]);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="keywordflow">if</span> (groups.count(key) == 0) {</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                groups[key] = grouped_old_en.size();</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                grouped_old_en.push_back(key.first);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                grouped_next_en.push_back(key.second);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            }</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; grouped_new_en = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b">Or</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, grouped_old_en, grouped_next_en);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(v_old_en.size()); i++) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt; key(v_old_en[i], v_next_en[i]);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            new_merged_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(grouped_new_en.at(groups.at(key)));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="comment">// Create the new merged_data signal.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_merged_data(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, merged_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> old_data_set = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, merged_en, merged_data);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> old_data_unset = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, merged_en, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, merged_data));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_data_set = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, next_en, next_data);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_data_unset = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, next_en, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, next_data));</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        new_merged_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b">Or</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_merged_data, old_data_set);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        new_merged_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_merged_data, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, old_data_unset));</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        new_merged_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b">Or</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_merged_data, new_data_set);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        new_merged_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_merged_data, <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">Not</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_data_unset));</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="comment">// Update merged_* signals</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        merged_en = new_merged_en;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        merged_data = new_merged_data;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab6fe8e13a356bfafba7b9d9a4ad0f21b"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b">RTLIL::Module::Or</a></div><div class="ttdeci">RTLIL::SigSpec Or(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6e90177ea93fece3d2df9c050757e907"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">RTLIL::Module::And</a></div><div class="ttdeci">RTLIL::SigSpec And(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af41afe572b76b9582c4c5ace2c08c3f0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0">RTLIL::Module::Not</a></div><div class="ttdeci">RTLIL::SigSpec Not(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)</div></div>
</div><!-- fragment -->
<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_cgraph" id="d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#ab6fe8e13a356bfafba7b9d9a4ad0f21b" title="RTLIL::Module::Or" alt="" coords="231,5,358,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="203,56,386,83"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="223,107,366,133"/><area shape="rect" id="node9" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907" title="RTLIL::Module::And" alt="" coords="227,157,363,184"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#af41afe572b76b9582c4c5ace2c08c3f0" title="RTLIL::Module::Not" alt="" coords="227,208,362,235"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="435,56,493,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="546,5,729,32"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="561,56,714,83"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="541,107,733,133"/></map>
</div>
</p>

<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_icgraph" id="d2/db8/structMemoryShareWorker_abaaa2c6b8385589f79f3b9671266a631_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="203,5,365,46"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="413,5,563,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a45f24a6ff725607c2464c3619e32cab2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MemoryShareWorker::translate_rd_feedback_to_en </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>memid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>rd_ports</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>wr_ports</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00134">134</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        std::map&lt;RTLIL::SigSpec, std::vector&lt;std::set&lt;RTLIL::SigBit&gt;&gt;&gt; async_rd_bits;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        std::map&lt;RTLIL::SigBit, std::set&lt;RTLIL::SigBit&gt;&gt; muxtree_upstream_map;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        std::set&lt;RTLIL::SigBit&gt; non_feedback_nets;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire_it : <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (wire_it.second-&gt;port_output) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; bits = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire_it.second);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                non_feedback_nets.insert(bits.begin(), bits.end());</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            }</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell_it : <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keywordtype">bool</span> ignore_data_port = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mux&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$pmux&quot;</span>)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; sig_a = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; sig_b = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; sig_s = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; sig_y = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                non_feedback_nets.insert(sig_s.begin(), sig_s.end());</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_y.size()); i++) {</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                    muxtree_upstream_map[sig_y[i]].insert(sig_a[i]);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; int(sig_s.size()); j++)</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                        muxtree_upstream_map[sig_y[i]].insert(sig_b[i + j*sig_y.size()]);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                }</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            }</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\MEMID&quot;</span>).decode_string() == memid)</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                ignore_data_port = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell_it.second-&gt;connections())</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                <span class="keywordflow">if</span> (ignore_data_port &amp;&amp; conn.first == <span class="stringliteral">&quot;\\DATA&quot;</span>)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; bits = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(conn.second);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                non_feedback_nets.insert(bits.begin(), bits.end());</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            }</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        std::set&lt;RTLIL::SigBit&gt; expand_non_feedback_nets = non_feedback_nets;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">while</span> (!expand_non_feedback_nets.empty())</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            std::set&lt;RTLIL::SigBit&gt; new_expand_non_feedback_nets;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : expand_non_feedback_nets)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <span class="keywordflow">if</span> (muxtree_upstream_map.count(bit))</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;new_bit : muxtree_upstream_map.at(bit))</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                        <span class="keywordflow">if</span> (!non_feedback_nets.count(new_bit)) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                            non_feedback_nets.insert(new_bit);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                            new_expand_non_feedback_nets.insert(new_bit);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                        }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            expand_non_feedback_nets.swap(new_expand_non_feedback_nets);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        }</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : rd_ports)</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>).as_bool())</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>));</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; sig_data = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>));</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_data.size()); i++)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="keywordflow">if</span> (non_feedback_nets.count(sig_data[i]))</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                    <span class="keywordflow">goto</span> not_pure_feedback_port;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            async_rd_bits[sig_addr].resize(std::max(async_rd_bits.size(), sig_data.size()));</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_data.size()); i++)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                async_rd_bits[sig_addr][i].insert(sig_data[i]);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        not_pure_feedback_port:;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        }</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keywordflow">if</span> (async_rd_bits.empty())</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Populating enable bits on write ports of memory %s.%s with aync read feedback:\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(memid));</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : wr_ports)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">sigmap_xmux</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>));</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="keywordflow">if</span> (!async_rd_bits.count(sig_addr))</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Analyzing write port %s.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell));</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; cell_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; cell_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="keywordtype">int</span> created_conditions = 0;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(cell_data.size()); i++)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                <span class="keywordflow">if</span> (cell_en[i] != <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>))</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    std::map&lt;RTLIL::SigBit, bool&gt; state;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                    std::set&lt;std::map&lt;RTLIL::SigBit, bool&gt;&gt; conditions;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                    <span class="keywordflow">if</span> (cell_en[i].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                        state[cell_en[i]] = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                        conditions.insert(state);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                    }</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                    <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">find_data_feedback</a>(async_rd_bits.at(sig_addr).at(i), cell_data[i], state, conditions);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                    cell_en[i] = <a class="code" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19">conditions_to_logic</a>(conditions, created_conditions);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="keywordflow">if</span> (created_conditions) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    Added enable logic for %d different cases.\n&quot;</span>, created_conditions);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, cell_en);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            }</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    }</div>
<div class="ttc" id="structMemoryShareWorker_html_aa0575ff08b8def37f8d09201c4afb25b"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#aa0575ff08b8def37f8d09201c4afb25b">MemoryShareWorker::sigmap_xmux</a></div><div class="ttdeci">SigMap sigmap_xmux</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a51f09b1a0f77dae6b85da3438d694ffa"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa">MemoryShareWorker::find_data_feedback</a></div><div class="ttdeci">bool find_data_feedback(const std::set&lt; RTLIL::SigBit &gt; &amp;async_rd_bits, RTLIL::SigBit sig, std::map&lt; RTLIL::SigBit, bool &gt; &amp;state, std::set&lt; std::map&lt; RTLIL::SigBit, bool &gt;&gt; &amp;conditions)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00053">memory_share.cc:53</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_ac780abbf3883881bb64834aae68a9e26"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#ac780abbf3883881bb64834aae68a9e26">MemoryShareWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00041">memory_share.cc:41</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a17cff28fbcd9452ec88903905be01521"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a17cff28fbcd9452ec88903905be01521">MemoryShareWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00040">memory_share.cc:40</a></div></div>
<div class="ttc" id="structMemoryShareWorker_html_a854d3e9284265d2ab08f3971f1da9e19"><div class="ttname"><a href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19">MemoryShareWorker::conditions_to_logic</a></div><div class="ttdeci">RTLIL::SigBit conditions_to_logic(std::set&lt; std::map&lt; RTLIL::SigBit, bool &gt;&gt; &amp;conditions, int &amp;created_conditions)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/da3/memory__share_8cc_source.html#l00112">memory_share.cc:112</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_cgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_cgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_cgraph" id="d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="915,259,1050,285"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="511,107,550,133"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="289,208,345,235"/><area shape="rect" id="node12" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa" title="MemoryShareWorker::\lfind_data_feedback" alt="" coords="243,333,392,374"/><area shape="rect" id="node23" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="243,669,392,710"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="738,107,785,133"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1175,132,1241,159"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="949,5,1017,32"/><area shape="rect" id="node8" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="931,56,1034,83"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="953,157,1012,184"/><area shape="rect" id="node6" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1353,132,1397,159"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="910,208,1055,235"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="449,364,612,391"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="915,613,1050,640"/><area shape="rect" id="node14" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="729,364,793,391"/><area shape="rect" id="node15" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="905,563,1061,589"/><area shape="rect" id="node16" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="933,309,1032,336"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="901,360,1064,387"/><area shape="rect" id="node19" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="939,411,1027,437"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="911,664,1054,691"/><area shape="rect" id="node21" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="939,461,1026,488"/><area shape="rect" id="node22" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="905,512,1061,539"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="670,727,853,753"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="449,816,612,843"/><area shape="rect" id="node32" href="../../d7/d6c/structRTLIL_1_1Module.html#ac1f78e5cdb52760fe8bf1267b8478136" title="RTLIL::Module::Ne" alt="" coords="465,651,596,677"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#a6a36d82fa80e2ea2e44dcd60f1d344c1" title="RTLIL::Module::ReduceAnd" alt="" coords="441,701,621,728"/><area shape="rect" id="node25" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="954,777,1011,804"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1117,727,1299,753"/><area shape="rect" id="node27" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1131,777,1285,804"/><area shape="rect" id="node28" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1112,828,1304,855"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="680,879,843,905"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="687,828,835,855"/></map>
</div>
</p>

<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_icgraph.png" border="0" usemap="#d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_icgraph" alt=""/></div>
<map name="d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_icgraph" id="d2/db8/structMemoryShareWorker_a45f24a6ff725607c2464c3619e32cab2_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="243,5,392,46"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a828deef41ab6b6b585a1bcf5b5fbb532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::set&lt;std::map&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, bool&gt; &gt;, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; MemoryShareWorker::conditions_logic_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00046">46</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5dde302a443056ef8c782ee6e104ae95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> MemoryShareWorker::cone_ct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00043">43</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ada3f4ad1965273f9c9e0ca29315015e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* MemoryShareWorker::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00039">39</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a17cff28fbcd9452ec88903905be01521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* MemoryShareWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00040">40</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af57cdccf6fba188bd67d86a8dee378ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d1e/structModWalker.html">ModWalker</a> MemoryShareWorker::modwalker</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00042">42</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a49dec7e0b401cc483ba42cecbaebc7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, std::pair&lt;<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>*, int&gt; &gt; MemoryShareWorker::sig_to_mux</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00045">45</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac780abbf3883881bb64834aae68a9e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> MemoryShareWorker::sigmap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00041">41</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa0575ff08b8def37f8d09201c4afb25b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> MemoryShareWorker::sigmap_xmux</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/da3/memory__share_8cc_source.html#l00041">41</a> of file <a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../db/da3/memory__share_8cc_source.html">memory_share.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d2/db8/structMemoryShareWorker.html">MemoryShareWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:19 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
