{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 22:18:43 2018 " "Info: Processing started: Tue Sep 11 22:18:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "STROBE " "Info: Assuming node \"STROBE\" is an undefined clock" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STROBE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|7 " "Info: Detected ripple clock \"counter_pic:inst1\|7\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|12 " "Info: Detected ripple clock \"counter_pic:inst1\|12\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|14 " "Info: Detected ripple clock \"counter_pic:inst1\|14\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|19 " "Info: Detected ripple clock \"counter_pic:inst1\|19\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STROBE register counter_pic:inst1\|19 register counter_pic:inst1\|19 76.92 MHz 13.0 ns Internal " "Info: Clock \"STROBE\" has Internal fmax of 76.92 MHz between source register \"counter_pic:inst1\|19\" and destination register \"counter_pic:inst1\|19\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_pic:inst1\|19 1 REG LC109 60 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns counter_pic:inst1\|19 2 REG LC109 60 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter_pic:inst1|19 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 30.000 ns + Shortest register " "Info: + Shortest clock path from clock \"STROBE\" to destination register is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 30.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 30.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 80.00 % ) " "Info: Total cell delay = 24.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 6.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 30.000 ns - Longest register " "Info: - Longest clock path from clock \"STROBE\" to source register is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 30.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 30.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 80.00 % ) " "Info: Total cell delay = 24.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 6.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter_pic:inst1|19 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_kbg:inst13\|23 PB\[0\] STROBE 4.000 ns register " "Info: tsu for register \"register_kbg:inst13\|23\" (data pin = \"PB\[0\]\", clock pin = \"STROBE\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PB\[0\] 1 PIN PIN_56 11 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 11; PIN Node = 'PB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 216 384 -1016 "PB\[0\]" "" } { -1016 216 384 -1000 "PB\[1\]" "" } { -1000 216 384 -984 "PB\[2\]" "" } { -984 216 384 -968 "PB\[3\]" "" } { -968 216 384 -952 "PB\[4\]" "" } { -952 216 384 -936 "PB\[5\]" "" } { -936 216 384 -920 "PB\[6\]" "" } { -920 216 384 -904 "PB\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"STROBE\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { STROBE {} STROBE~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { STROBE {} STROBE~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STROBE D\[0\] register_kbg:inst13\|19 70.000 ns register " "Info: tco from clock \"STROBE\" to destination pin \"D\[0\]\" through register \"register_kbg:inst13\|19\" is 70.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 39.000 ns + Longest register " "Info: + Longest clock path from clock \"STROBE\" to source register is 39.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 31.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 39.000 ns register_kbg:inst13\|19 6 REG LC51 2 " "Info: 6: + IC(2.000 ns) + CELL(6.000 ns) = 39.000 ns; Loc. = LC51; Fanout = 2; REG Node = 'register_kbg:inst13\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 79.49 % ) " "Info: Total cell delay = 31.000 ns ( 79.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 20.51 % ) " "Info: Total interconnect delay = 8.000 ns ( 20.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.000 ns + Longest register pin " "Info: + Longest register to pin delay is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_kbg:inst13\|19 1 REG LC51 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC51; Fanout = 2; REG Node = 'register_kbg:inst13\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_kbg:inst13|19 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns register_kbg:inst13\|inst153~12sexp1 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~12sexp1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns register_kbg:inst13\|inst153~9bal 3 COMB LC35 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 26.000 ns register_kbg:inst13\|inst153~24 4 COMB LC125 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 26.000 ns; Loc. = LC125; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 30.000 ns D\[0\] 5 PIN PIN_79 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 30.000 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 712 888 -1016 "D\[0\]" "" } { -1016 712 888 -1000 "D\[1\]" "" } { -984 712 888 -968 "D\[3\]" "" } { -968 712 888 -952 "D\[4\]" "" } { -952 712 888 -936 "D\[5\]" "" } { -936 712 888 -920 "D\[6\]" "" } { -920 712 888 -904 "D\[7\]" "" } { -1000 712 888 -984 "D\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.000 ns ( 86.67 % ) " "Info: Total cell delay = 26.000 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 4.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { register_kbg:inst13|19 {} register_kbg:inst13|inst153~12sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { register_kbg:inst13|19 {} register_kbg:inst13|inst153~12sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] D\[0\] 32.000 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"D\[0\]\" is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns A\[2\] 1 PIN PIN_5 28 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_5; Fanout = 28; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -632 -264 -96 -616 "A\[0\]" "" } { -616 -264 -96 -600 "A\[1\]" "" } { -600 -264 -96 -584 "A\[2\]" "" } { -584 -264 -96 -568 "A\[3\]" "" } { -568 -264 -96 -552 "A\[4\]" "" } { -552 -264 -96 -536 "A\[5\]" "" } { -536 -264 -96 -520 "A\[6\]" "" } { -520 -264 -96 -504 "A\[7\]" "" } { -504 -264 -96 -488 "A\[8\]" "" } { -488 -264 -96 -472 "A\[9\]" "" } { -472 -264 -96 -456 "A\[10\]" "" } { -456 -264 -96 -440 "A\[11\]" "" } { -440 -264 -96 -424 "A\[12\]" "" } { -424 -264 -96 -408 "A\[13\]" "" } { -408 -264 -96 -392 "A\[14\]" "" } { -392 -264 -96 -376 "A\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns register_kbg:inst13\|inst153~16sexp1 2 COMB SEXP35 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~16sexp1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { A[2] register_kbg:inst13|inst153~16sexp1 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns register_kbg:inst13\|inst153~9bal 3 COMB LC35 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { register_kbg:inst13|inst153~16sexp1 register_kbg:inst13|inst153~9bal } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns register_kbg:inst13\|inst153~24 4 COMB LC125 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC125; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 32.000 ns D\[0\] 5 PIN PIN_79 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 32.000 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 712 888 -1016 "D\[0\]" "" } { -1016 712 888 -1000 "D\[1\]" "" } { -984 712 888 -968 "D\[3\]" "" } { -968 712 888 -952 "D\[4\]" "" } { -952 712 888 -936 "D\[5\]" "" } { -936 712 888 -920 "D\[6\]" "" } { -920 712 888 -904 "D\[7\]" "" } { -1000 712 888 -984 "D\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 87.50 % ) " "Info: Total cell delay = 28.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { A[2] register_kbg:inst13|inst153~16sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { A[2] {} A[2]~out {} register_kbg:inst13|inst153~16sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register_kbg:inst13\|23 PB\[0\] STROBE 33.000 ns register " "Info: th for register \"register_kbg:inst13\|23\" (data pin = \"PB\[0\]\", clock pin = \"STROBE\") is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 39.000 ns + Longest register " "Info: + Longest clock path from clock \"STROBE\" to destination register is 39.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 31.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 39.000 ns register_kbg:inst13\|23 6 REG LC78 1 " "Info: 6: + IC(2.000 ns) + CELL(6.000 ns) = 39.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 79.49 % ) " "Info: Total cell delay = 31.000 ns ( 79.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 20.51 % ) " "Info: Total interconnect delay = 8.000 ns ( 20.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PB\[0\] 1 PIN PIN_56 11 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 11; PIN Node = 'PB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 216 384 -1016 "PB\[0\]" "" } { -1016 216 384 -1000 "PB\[1\]" "" } { -1000 216 384 -984 "PB\[2\]" "" } { -984 216 384 -968 "PB\[3\]" "" } { -968 216 384 -952 "PB\[4\]" "" } { -952 216 384 -936 "PB\[5\]" "" } { -936 216 384 -920 "PB\[6\]" "" } { -920 216 384 -904 "PB\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 22:18:43 2018 " "Info: Processing ended: Tue Sep 11 22:18:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
