{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    input logic x,\n    output logic z\n);\n\n    logic [2:0] y, y_next;\n\n    // State transition logic\n    always @(*) begin\n        case (y)\n            3'b000: y_next = (x == 1'b0) ? 3'b000 : 3'b001;\n            3'b001: y_next = (x == 1'b0) ? 3'b001 : 3'b100;\n            3'b010: y_next = (x == 1'b0) ? 3'b010 : 3'b001;\n            3'b011: y_next = (x == 1'b0) ? 3'b001 : 3'b010;\n            3'b100: y_next = (x == 1'b0) ? 3'b011 : 3'b100;\n            default: y_next = 3'b000;\n        endcase\n    end\n\n    // Output logic\n    always @(*) begin\n        case (y)\n            3'b011, 3'b100: z = 1'b1;\n            default: z = 1'b0;\n        endcase\n    end\n\n    // State register with synchronous reset\n    always @(posedge clk) begin\n        if (reset) begin\n            y <= 3'b000;\n        end else begin\n            y <= y_next;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}