Analysis & Synthesis report for relogio
Thu Sep 27 17:39:20 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Sep 27 17:39:20 2018           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; relogio                                     ;
; Top-level Entity Name       ; diagrama_de_blocos_relogio                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Option                                                                          ; Setting                    ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8             ;                    ;
; Top-level entity name                                                           ; diagrama_de_blocos_relogio ; relogio            ;
; Family name                                                                     ; Cyclone V                  ; Cyclone V          ;
; Use smart compilation                                                           ; Off                        ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                         ; On                 ;
; Enable compact report table                                                     ; Off                        ; Off                ;
; Restructure Multiplexers                                                        ; Auto                       ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                        ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                        ; Off                ;
; Preserve fewer node names                                                       ; On                         ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                        ; Off                ;
; Verilog Version                                                                 ; Verilog_2001               ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                  ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                       ; Auto               ;
; Safe State Machine                                                              ; Off                        ; Off                ;
; Extract Verilog State Machines                                                  ; On                         ; On                 ;
; Extract VHDL State Machines                                                     ; On                         ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                        ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                       ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                        ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                         ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                         ; On                 ;
; Parallel Synthesis                                                              ; On                         ; On                 ;
; DSP Block Balancing                                                             ; Auto                       ; Auto               ;
; NOT Gate Push-Back                                                              ; On                         ; On                 ;
; Power-Up Don't Care                                                             ; On                         ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                        ; Off                ;
; Remove Duplicate Registers                                                      ; On                         ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                        ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                        ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                        ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                        ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                        ; Off                ;
; Ignore SOFT Buffers                                                             ; On                         ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                        ; Off                ;
; Optimization Technique                                                          ; Balanced                   ; Balanced           ;
; Carry Chain Length                                                              ; 70                         ; 70                 ;
; Auto Carry Chains                                                               ; On                         ; On                 ;
; Auto Open-Drain Pins                                                            ; On                         ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                        ; Off                ;
; Auto ROM Replacement                                                            ; On                         ; On                 ;
; Auto RAM Replacement                                                            ; On                         ; On                 ;
; Auto DSP Block Replacement                                                      ; On                         ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                       ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                       ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                         ; On                 ;
; Strict RAM Replacement                                                          ; Off                        ; Off                ;
; Allow Synchronous Control Signals                                               ; On                         ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                        ; Off                ;
; Auto Resource Sharing                                                           ; Off                        ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                        ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                         ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                        ; Off                ;
; Timing-Driven Synthesis                                                         ; On                         ; On                 ;
; Report Parameter Settings                                                       ; On                         ; On                 ;
; Report Source Assignments                                                       ; On                         ; On                 ;
; Report Connectivity Checks                                                      ; On                         ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                        ; Off                ;
; Synchronization Register Chain Length                                           ; 3                          ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation         ; Normal compilation ;
; HDL message level                                                               ; Level2                     ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                        ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                       ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                       ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                        ; 100                ;
; Clock MUX Protection                                                            ; On                         ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                        ; Off                ;
; Block Design Naming                                                             ; Auto                       ; Auto               ;
; SDC constraint protection                                                       ; Off                        ; Off                ;
; Synthesis Effort                                                                ; Auto                       ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                         ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                        ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                     ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                       ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                         ; On                 ;
; Synthesis Seed                                                                  ; 1                          ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                         ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                        ; Off                ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Sep 27 17:38:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd
    Info (12022): Found design unit 1: fsm_relogio-BEHAVIOR File: C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd Line: 42
    Info (12023): Found entity 1: fsm_relogio File: C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/ula/comp.vhd
    Info (12022): Found design unit 1: comp-comp File: C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd Line: 13
    Info (12023): Found entity 1: comp File: C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/demux/demux.vhd
    Info (12022): Found design unit 1: demux-demux_arch File: C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd Line: 13
    Info (12023): Found entity 1: demux File: C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux_6x1-mux_arch File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 10
    Info (12023): Found entity 1: mux_6x1 File: C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: relogio-Behavioral File: C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd Line: 13
    Info (12023): Found entity 1: relogio File: C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-reg_arch File: C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd Line: 15
    Info (12023): Found entity 1: registrador File: C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Behavioral File: C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd Line: 14
    Info (12023): Found entity 1: ula File: C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file diagrama_de_blocos_relogio.bdf
    Info (12023): Found entity 1: diagrama_de_blocos_relogio
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: single_port_rom-rtl File: C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd Line: 25
    Info (12023): Found entity 1: single_port_rom File: C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd Line: 8
Warning (12019): Can't analyze file -- file mux_width_1.vhd is missing
Info (12127): Elaborating entity "diagrama_de_blocos_relogio" for the top level hierarchy
Warning (275083): Bus "v_10[3..0]" found using same base name as "v_1", which might lead to a name conflict.
Warning (275011): Block or symbol "registrador" of instance "UH" overlaps another block or symbol
Warning (275011): Block or symbol "registrador" of instance "UM" overlaps another block or symbol
Warning (275080): Converted elements in bus name "v_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "v_1[3..0]" to "v_13..0"
Warning (275080): Converted elements in bus name "v_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "v_10[3..0]" to "v_103..0"
Error (275023): Width mismatch in reg_us[3..0] -- source is ""q[4..0]" (ID registrador:US)"
Error (275044): Port "US_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275044): Port "DS_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275044): Port "UM_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275044): Port "DM_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275044): Port "UH_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275044): Port "DH_MAX" of type fsm_relogio of instance "ROM" is missing source signal
Error (275024): Width mismatch in port "A[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:US)"
Error (275024): Width mismatch in port "B[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:DS)"
Error (275024): Width mismatch in port "C[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:UM)"
Error (275024): Width mismatch in port "D[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:DM)"
Error (275024): Width mismatch in port "E[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:UH)"
Error (275024): Width mismatch in port "F[3..0]" of instance "mux_dos_registradores" and type mux_6x1 -- source is ""q[4..0]" (ID registrador:DH)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "DH" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "UH" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "DM" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "UM" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "DS" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "d[vector_size-1..0]" of instance "US" and type registrador -- source is ""Q[3..0]" (ID ula:inst)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_DH" and type comp -- source is ""q[4..0]" (ID registrador:DH)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_UH" and type comp -- source is ""q[4..0]" (ID registrador:UH)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_DM" and type comp -- source is ""q[4..0]" (ID registrador:DM)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_UM" and type comp -- source is ""q[4..0]" (ID registrador:UM)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_DS" and type comp -- source is ""q[4..0]" (ID registrador:DS)"
Error (275024): Width mismatch in port "A[3..0]" of instance "comp_US" and type comp -- source is ""q[4..0]" (ID registrador:US)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 26 errors, 9 warnings
    Error: Peak virtual memory: 5067 megabytes
    Error: Processing ended: Thu Sep 27 17:39:20 2018
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:45


