# SYNCHRONOUS_FIFO
project of design and verification in system verilog
