// Seed: 3982053366
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    input wand id_8
);
  logic id_10;
endmodule
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wand sample,
    output supply0 id_3,
    output wand id_4,
    input wand id_5,
    input wand id_6,
    output wire id_7,
    input tri id_8
    , id_36,
    output tri id_9,
    input supply0 id_10,
    input wor id_11,
    input tri id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    input wand id_16
    , id_37,
    output wire id_17,
    input tri id_18,
    input tri id_19,
    input tri0 id_20,
    input tri1 id_21,
    output tri1 id_22,
    input tri0 id_23,
    input wand id_24,
    input supply1 id_25,
    input tri id_26,
    output wire id_27,
    output wor id_28,
    input wire module_1,
    input supply0 id_30,
    input tri1 id_31,
    input wire id_32,
    output supply0 id_33,
    input supply0 id_34
);
  logic id_38;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_26,
      id_21,
      id_19,
      id_12,
      id_9,
      id_11
  );
  assign modCall_1.id_1 = 0;
  assign id_28 = id_23 - 1'd0;
endmodule
