("lab4_adder_top:/\tlab4_adder_top ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_top schematic }:r"))) (((-10.9875 -42.0375) (30.0875 36.9375)) "r" "Schematics XL" 9))("lab4_adder_top:/\tlab4_adder_top ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_top layout }:a"))) (((1.191 -0.284) (8.301 3.066)) "a" "Virtuoso XL" 8))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit schematic }:r"))) (((2.16875 -11.80625) (12.95625 8.93125)) "r" "Schematics XL" 7))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit layout }:a"))) (((-1.454 0.015) (7.574 4.269)) "a" "Virtuoso XL" 5))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((1.06875 -7.0625) (5.09375 0.68125)) "r" "Schematics XL" 10))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((-7.1635 -16.1935) (107.7975 39.1365)) "a" "Virtuoso XL" 8))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux schematic }:r"))) (((-0.8 -3.55625) (6.3625 0.05625)) "r" "Schematics XL" 23))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux layout }:a"))) (((-1.9295 -0.249) (5.2395 3.129)) "a" "Virtuoso XL" 22))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand schematic }:r"))) (((-5.4875 -6.98125) (11.05 1.35625)) "r" "Schematics XL" 20))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand layout }:a"))) (((-2.4845 -0.249) (4.6845 3.129)) "a" "Virtuoso XL" 19))