<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Thu Aug  8 11:45:48 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">Matrix_Multiplication</item>
<item name = "Solution">Parallel_Inputs (Vivado IP Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s75-fgga676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.932 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 20.000 ns, 20.000 ns, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 0, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 33, -</column>
<column name="Register">-, -, 101, -, -</column>
<specialColumn name="Available">180, 140, 96000, 48000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_16_3_1_U1">mul_8ns_8ns_16_3_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8ns_16_3_1_U2">mul_8ns_8ns_16_3_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8ns_16_3_1_U3">mul_8ns_8ns_16_3_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8ns_16_3_1_U4">mul_8ns_8ns_16_3_1, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U5">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U6">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U7">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U8">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="mul_ln60_1_reg_290">16, 0, 16, 0</column>
<column name="mul_ln60_3_reg_295">16, 0, 16, 0</column>
<column name="mul_ln60_5_reg_300">16, 0, 16, 0</column>
<column name="mul_ln60_7_reg_305">16, 0, 16, 0</column>
<column name="tmp_1_reg_244">8, 0, 8, 0</column>
<column name="tmp_3_reg_255">8, 0, 8, 0</column>
<column name="trunc_ln60_1_reg_227">8, 0, 8, 0</column>
<column name="trunc_ln60_reg_222">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a">in, 32, ap_none, a, pointer</column>
<column name="b">in, 32, ap_none, b, pointer</column>
<column name="res">out, 64, ap_vld, res, pointer</column>
<column name="res_ap_vld">out, 1, ap_vld, res, pointer</column>
</table>
</item>
</section>
</profile>
