INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/cu.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/arch_proj/arch_proj.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
