<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_usart1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__usart1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad285b4117cba43b601bb3a6f5acb6847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#ad285b4117cba43b601bb3a6f5acb6847">REG_USART1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C000U)</td></tr>
<tr class="memdesc:ad285b4117cba43b601bb3a6f5acb6847"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Control Register  <a href="#ad285b4117cba43b601bb3a6f5acb6847">More...</a><br /></td></tr>
<tr class="separator:ad285b4117cba43b601bb3a6f5acb6847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a11cf3c4d9367e3dbc4527eb24e0d2627">REG_USART1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C004U)</td></tr>
<tr class="memdesc:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Mode Register  <a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">More...</a><br /></td></tr>
<tr class="separator:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce9e0fff7bec58a6574fb559b9b7995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#adce9e0fff7bec58a6574fb559b9b7995">REG_USART1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C008U)</td></tr>
<tr class="memdesc:adce9e0fff7bec58a6574fb559b9b7995"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Enable Register  <a href="#adce9e0fff7bec58a6574fb559b9b7995">More...</a><br /></td></tr>
<tr class="separator:adce9e0fff7bec58a6574fb559b9b7995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f162611f7b590c6ff4f6b96f61a044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a19f162611f7b590c6ff4f6b96f61a044">REG_USART1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C00CU)</td></tr>
<tr class="memdesc:a19f162611f7b590c6ff4f6b96f61a044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Disable Register  <a href="#a19f162611f7b590c6ff4f6b96f61a044">More...</a><br /></td></tr>
<tr class="separator:a19f162611f7b590c6ff4f6b96f61a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#af2f0c27f08424d32da7023c9d0ce3a32">REG_USART1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C010U)</td></tr>
<tr class="memdesc:af2f0c27f08424d32da7023c9d0ce3a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Mask Register  <a href="#af2f0c27f08424d32da7023c9d0ce3a32">More...</a><br /></td></tr>
<tr class="separator:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5346076f114b8cc662433fef7874ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a5346076f114b8cc662433fef7874ed02">REG_USART1_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C014U)</td></tr>
<tr class="memdesc:a5346076f114b8cc662433fef7874ed02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Channel Status Register  <a href="#a5346076f114b8cc662433fef7874ed02">More...</a><br /></td></tr>
<tr class="separator:a5346076f114b8cc662433fef7874ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2995d1f65294acdeffa4f009c435c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#abe2995d1f65294acdeffa4f009c435c9">REG_USART1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C018U)</td></tr>
<tr class="memdesc:abe2995d1f65294acdeffa4f009c435c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receiver Holding Register  <a href="#abe2995d1f65294acdeffa4f009c435c9">More...</a><br /></td></tr>
<tr class="separator:abe2995d1f65294acdeffa4f009c435c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a1b062b199991247602ad2677abdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a84a1b062b199991247602ad2677abdd4">REG_USART1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C01CU)</td></tr>
<tr class="memdesc:a84a1b062b199991247602ad2677abdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmitter Holding Register  <a href="#a84a1b062b199991247602ad2677abdd4">More...</a><br /></td></tr>
<tr class="separator:a84a1b062b199991247602ad2677abdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a0885aca4709a3a630bbd5a88c45ace6f">REG_USART1_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C020U)</td></tr>
<tr class="memdesc:a0885aca4709a3a630bbd5a88c45ace6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Baud Rate Generator Register  <a href="#a0885aca4709a3a630bbd5a88c45ace6f">More...</a><br /></td></tr>
<tr class="separator:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a355bac1d7f9ccc64cc91eeb5045b3068">REG_USART1_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C024U)</td></tr>
<tr class="memdesc:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receiver Time-out Register  <a href="#a355bac1d7f9ccc64cc91eeb5045b3068">More...</a><br /></td></tr>
<tr class="separator:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fe05f4dc068815edf64f8486254694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a58fe05f4dc068815edf64f8486254694">REG_USART1_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C028U)</td></tr>
<tr class="memdesc:a58fe05f4dc068815edf64f8486254694"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmitter Timeguard Register  <a href="#a58fe05f4dc068815edf64f8486254694">More...</a><br /></td></tr>
<tr class="separator:a58fe05f4dc068815edf64f8486254694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">REG_USART1_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C040U)</td></tr>
<tr class="memdesc:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) FI DI Ratio Register  <a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">More...</a><br /></td></tr>
<tr class="separator:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a65cc0273800916de6e7139b04ae66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#ac1a65cc0273800916de6e7139b04ae66">REG_USART1_NER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C044U)</td></tr>
<tr class="memdesc:ac1a65cc0273800916de6e7139b04ae66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Number of Errors Register  <a href="#ac1a65cc0273800916de6e7139b04ae66">More...</a><br /></td></tr>
<tr class="separator:ac1a65cc0273800916de6e7139b04ae66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a60e00cf3ee5a171720d1c7a118c0afa1">REG_USART1_IF</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C04CU)</td></tr>
<tr class="memdesc:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) IrDA Filter Register  <a href="#a60e00cf3ee5a171720d1c7a118c0afa1">More...</a><br /></td></tr>
<tr class="separator:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a190a7ce19c5c92efaf1a0260792c3ff9">REG_USART1_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C050U)</td></tr>
<tr class="memdesc:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Manchester Encoder Decoder Register  <a href="#a190a7ce19c5c92efaf1a0260792c3ff9">More...</a><br /></td></tr>
<tr class="separator:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5326578be5d8cd63ed55432f18dd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a5d5326578be5d8cd63ed55432f18dd77">REG_USART1_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C054U)</td></tr>
<tr class="memdesc:a5d5326578be5d8cd63ed55432f18dd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LIN Mode Register  <a href="#a5d5326578be5d8cd63ed55432f18dd77">More...</a><br /></td></tr>
<tr class="separator:a5d5326578be5d8cd63ed55432f18dd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f7e5fbb0c957cae754fda44d935acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a59f7e5fbb0c957cae754fda44d935acf">REG_USART1_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C058U)</td></tr>
<tr class="memdesc:a59f7e5fbb0c957cae754fda44d935acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LIN Identifier Register  <a href="#a59f7e5fbb0c957cae754fda44d935acf">More...</a><br /></td></tr>
<tr class="separator:a59f7e5fbb0c957cae754fda44d935acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#addb1c5dd3dc1cdfefd14aa585964e216">REG_USART1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C0E4U)</td></tr>
<tr class="memdesc:addb1c5dd3dc1cdfefd14aa585964e216"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Write Protect Mode Register  <a href="#addb1c5dd3dc1cdfefd14aa585964e216">More...</a><br /></td></tr>
<tr class="separator:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a2e11ef8628ae303ba8a8157c0b614b1b">REG_USART1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C0E8U)</td></tr>
<tr class="memdesc:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Write Protect Status Register  <a href="#a2e11ef8628ae303ba8a8157c0b614b1b">More...</a><br /></td></tr>
<tr class="separator:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a39c191a9ef9c20f9fa3d945f9d26c1ac">REG_USART1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C100U)</td></tr>
<tr class="memdesc:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Pointer Register  <a href="#a39c191a9ef9c20f9fa3d945f9d26c1ac">More...</a><br /></td></tr>
<tr class="separator:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53a638a33465971132ed1c841ced738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#ab53a638a33465971132ed1c841ced738">REG_USART1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C104U)</td></tr>
<tr class="memdesc:ab53a638a33465971132ed1c841ced738"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Counter Register  <a href="#ab53a638a33465971132ed1c841ced738">More...</a><br /></td></tr>
<tr class="separator:ab53a638a33465971132ed1c841ced738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96aa25cc7130cb6903271fda138b9698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a96aa25cc7130cb6903271fda138b9698">REG_USART1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C108U)</td></tr>
<tr class="memdesc:a96aa25cc7130cb6903271fda138b9698"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Pointer Register  <a href="#a96aa25cc7130cb6903271fda138b9698">More...</a><br /></td></tr>
<tr class="separator:a96aa25cc7130cb6903271fda138b9698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#afb6a706292e9bfcd45a53a72f2a0fa43">REG_USART1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C10CU)</td></tr>
<tr class="memdesc:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Counter Register  <a href="#afb6a706292e9bfcd45a53a72f2a0fa43">More...</a><br /></td></tr>
<tr class="separator:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a130565d1f7d88cce5073fb1a970a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a27a130565d1f7d88cce5073fb1a970a7">REG_USART1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C110U)</td></tr>
<tr class="memdesc:a27a130565d1f7d88cce5073fb1a970a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Next Pointer Register  <a href="#a27a130565d1f7d88cce5073fb1a970a7">More...</a><br /></td></tr>
<tr class="separator:a27a130565d1f7d88cce5073fb1a970a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5594cf2f75c997919c87f0ada81d169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#ad5594cf2f75c997919c87f0ada81d169">REG_USART1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C114U)</td></tr>
<tr class="memdesc:ad5594cf2f75c997919c87f0ada81d169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Next Counter Register  <a href="#ad5594cf2f75c997919c87f0ada81d169">More...</a><br /></td></tr>
<tr class="separator:ad5594cf2f75c997919c87f0ada81d169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378528d672e36ad1933c25669a3d554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a378528d672e36ad1933c25669a3d554f">REG_USART1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C118U)</td></tr>
<tr class="memdesc:a378528d672e36ad1933c25669a3d554f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Next Pointer Register  <a href="#a378528d672e36ad1933c25669a3d554f">More...</a><br /></td></tr>
<tr class="separator:a378528d672e36ad1933c25669a3d554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793d82b2d2295d0801201d638d34a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a793d82b2d2295d0801201d638d34a40a">REG_USART1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C11CU)</td></tr>
<tr class="memdesc:a793d82b2d2295d0801201d638d34a40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Next Counter Register  <a href="#a793d82b2d2295d0801201d638d34a40a">More...</a><br /></td></tr>
<tr class="separator:a793d82b2d2295d0801201d638d34a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#a2fda6ff34043ddafd6120cd0f5aa625a">REG_USART1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C120U)</td></tr>
<tr class="memdesc:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transfer Control Register  <a href="#a2fda6ff34043ddafd6120cd0f5aa625a">More...</a><br /></td></tr>
<tr class="separator:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa205db943400a7adbba901e044b8d283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart1_8h.html#aa205db943400a7adbba901e044b8d283">REG_USART1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C124U)</td></tr>
<tr class="memdesc:aa205db943400a7adbba901e044b8d283"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transfer Status Register  <a href="#aa205db943400a7adbba901e044b8d283">More...</a><br /></td></tr>
<tr class="separator:aa205db943400a7adbba901e044b8d283"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0885aca4709a3a630bbd5a88c45ace6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0885aca4709a3a630bbd5a88c45ace6f">&#9670;&nbsp;</a></span>REG_USART1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_BRGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00077">77</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="ad285b4117cba43b601bb3a6f5acb6847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad285b4117cba43b601bb3a6f5acb6847">&#9670;&nbsp;</a></span>REG_USART1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00069">69</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a5346076f114b8cc662433fef7874ed02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5346076f114b8cc662433fef7874ed02">&#9670;&nbsp;</a></span>REG_USART1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00074">74</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a5dbd2aef30d4bcd9d3093ff8d4e3bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">&#9670;&nbsp;</a></span>REG_USART1_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_FIDI&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00080">80</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a19f162611f7b590c6ff4f6b96f61a044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f162611f7b590c6ff4f6b96f61a044">&#9670;&nbsp;</a></span>REG_USART1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00072">72</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="adce9e0fff7bec58a6574fb559b9b7995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce9e0fff7bec58a6574fb559b9b7995">&#9670;&nbsp;</a></span>REG_USART1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00071">71</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a60e00cf3ee5a171720d1c7a118c0afa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e00cf3ee5a171720d1c7a118c0afa1">&#9670;&nbsp;</a></span>REG_USART1_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IF&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00082">82</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="af2f0c27f08424d32da7023c9d0ce3a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f0c27f08424d32da7023c9d0ce3a32">&#9670;&nbsp;</a></span>REG_USART1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00073">73</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a59f7e5fbb0c957cae754fda44d935acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f7e5fbb0c957cae754fda44d935acf">&#9670;&nbsp;</a></span>REG_USART1_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINIR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00085">85</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a5d5326578be5d8cd63ed55432f18dd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5326578be5d8cd63ed55432f18dd77">&#9670;&nbsp;</a></span>REG_USART1_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00084">84</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a190a7ce19c5c92efaf1a0260792c3ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190a7ce19c5c92efaf1a0260792c3ff9">&#9670;&nbsp;</a></span>REG_USART1_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_MAN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Manchester Encoder Decoder Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00083">83</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a11cf3c4d9367e3dbc4527eb24e0d2627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">&#9670;&nbsp;</a></span>REG_USART1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00070">70</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="ac1a65cc0273800916de6e7139b04ae66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a65cc0273800916de6e7139b04ae66">&#9670;&nbsp;</a></span>REG_USART1_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_NER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00081">81</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a2fda6ff34043ddafd6120cd0f5aa625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fda6ff34043ddafd6120cd0f5aa625a">&#9670;&nbsp;</a></span>REG_USART1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00096">96</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="aa205db943400a7adbba901e044b8d283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa205db943400a7adbba901e044b8d283">&#9670;&nbsp;</a></span>REG_USART1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00097">97</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="ab53a638a33465971132ed1c841ced738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53a638a33465971132ed1c841ced738">&#9670;&nbsp;</a></span>REG_USART1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00089">89</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="abe2995d1f65294acdeffa4f009c435c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2995d1f65294acdeffa4f009c435c9">&#9670;&nbsp;</a></span>REG_USART1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receiver Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00075">75</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="ad5594cf2f75c997919c87f0ada81d169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5594cf2f75c997919c87f0ada81d169">&#9670;&nbsp;</a></span>REG_USART1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00093">93</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a27a130565d1f7d88cce5073fb1a970a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a130565d1f7d88cce5073fb1a970a7">&#9670;&nbsp;</a></span>REG_USART1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00092">92</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a39c191a9ef9c20f9fa3d945f9d26c1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c191a9ef9c20f9fa3d945f9d26c1ac">&#9670;&nbsp;</a></span>REG_USART1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00088">88</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a355bac1d7f9ccc64cc91eeb5045b3068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355bac1d7f9ccc64cc91eeb5045b3068">&#9670;&nbsp;</a></span>REG_USART1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RTOR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00078">78</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="afb6a706292e9bfcd45a53a72f2a0fa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6a706292e9bfcd45a53a72f2a0fa43">&#9670;&nbsp;</a></span>REG_USART1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C10CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00091">91</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a84a1b062b199991247602ad2677abdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a1b062b199991247602ad2677abdd4">&#9670;&nbsp;</a></span>REG_USART1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmitter Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00076">76</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a793d82b2d2295d0801201d638d34a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793d82b2d2295d0801201d638d34a40a">&#9670;&nbsp;</a></span>REG_USART1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C11CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00095">95</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a378528d672e36ad1933c25669a3d554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378528d672e36ad1933c25669a3d554f">&#9670;&nbsp;</a></span>REG_USART1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00094">94</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a96aa25cc7130cb6903271fda138b9698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96aa25cc7130cb6903271fda138b9698">&#9670;&nbsp;</a></span>REG_USART1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00090">90</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a58fe05f4dc068815edf64f8486254694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fe05f4dc068815edf64f8486254694">&#9670;&nbsp;</a></span>REG_USART1_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TTGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00079">79</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="addb1c5dd3dc1cdfefd14aa585964e216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb1c5dd3dc1cdfefd14aa585964e216">&#9670;&nbsp;</a></span>REG_USART1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00086">86</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
<a id="a2e11ef8628ae303ba8a8157c0b614b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e11ef8628ae303ba8a8157c0b614b1b">&#9670;&nbsp;</a></span>REG_USART1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart1_8h_source.html#l00087">87</a> of file <a class="el" href="instance__usart1_8h_source.html">instance_usart1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
