
*** Running vivado
    with args -log design_tictactoe_axi_gpio_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_tictactoe_axi_gpio_0_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_tictactoe_axi_gpio_0_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 337.832 ; gain = 127.465
INFO: [Synth 8-638] synthesizing module 'design_tictactoe_axi_gpio_0_2' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/synth/design_tictactoe_axi_gpio_0_2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'design_tictactoe_axi_gpio_0_2' (8#1) [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/synth/design_tictactoe_axi_gpio_0_2.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 376.121 ; gain = 165.754
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 376.121 ; gain = 165.754
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 675.344 ; gain = 0.027
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     4|
|4     |LUT4 |     4|
|5     |LUT5 |    13|
|6     |LUT6 |    12|
|7     |FDR  |     8|
|8     |FDRE |    31|
|9     |FDSE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 675.344 ; gain = 464.977
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 675.344 ; gain = 419.539
