// Seed: 4103112146
module module_0;
  reg id_1, id_2 = 1'd0;
  assign id_1 = id_1;
  assign id_1.id_2 = 1;
  wire id_3;
  id_4(
      .id_0(id_1), .id_1(id_1), .id_2(-1)
  );
  always id_1 <= 1;
  assign id_1 = 1;
  assign id_2 = id_1;
  assign id_2 = -1;
  wire id_5;
  wire id_6;
  integer id_7;
endmodule
module module_1;
  parameter id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  bit id_5 = id_4;
  localparam id_6 = 1'h0;
  id_7 :
  assert property (@(id_1) id_6) id_2 <= -1'h0;
  always_ff return -1;
  reg id_8, id_9 = (1 ** 1);
  assign id_8 = id_2.id_2;
  tri id_10 = $realtime;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  always id_7[1] <= id_4#(.id_6(-1));
  always id_5 <= -1;
endmodule
