#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun  3 15:56:16 2023
# Process ID: 452
# Current directory: E:/NekrasovVladiimir/Training/17_dma_loopback/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3244 E:\NekrasovVladiimir\Training\17_dma_loopback\vivado\dma_loopback.xpr
# Log file: E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/vivado.log
# Journal file: E:/NekrasovVladiimir/Training/17_dma_loopback/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.418 ; gain = 8.555
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-00:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.305 ; gain = 17.066
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2743.387 ; gain = 1556.082
set_property PROGRAM.FILE {E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
set_property PROBES.FILE {E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1435] Device xczu2 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processed interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot2
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jun-03 18:08:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jun-03 18:08:17
Processed interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
Processing Interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processing Interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot2
open_bd_design {E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file <E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2948.238 ; gain = 64.164
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe3_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jun-03 18:36:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jun-03 18:36:42
Processed interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
Processing Interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processing Interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processing Interface axis_data_fifo_0_M_AXIS_ila1_slot2
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Jun-03 19:15:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Jun-03 19:15:48
Processed interface axi_dma_0_M_AXI_S2MM_ila1_slot0
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processed interface axis_data_fifo_0_M_AXIS_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/NekrasovVladiimir/Training/17_dma_loopback/vivado/dma_loopback.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 20:02:51 2023...
