Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 22:47:41 2024
| Host         : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.676   -32951.125                   3111                20660       -0.514      -18.201                     54                20660        0.538        0.000                       0                 10325  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -15.940   -31848.002                   2988                14977        0.146        0.000                      0                14977        3.000        0.000                       0                  7452  
    clk_pixel_cw_hdmi       -6.423     -243.837                     42                 5635       -0.152       -0.620                      6                 5635        6.234        0.000                       0                  2858  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -19.676    -1103.122                    123                  123       -0.514      -17.582                     48                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         2988  Failing Endpoints,  Worst Slack      -15.940ns,  Total Violation   -31848.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.940ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/tau_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[40][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        25.714ns  (logic 12.200ns (47.445%)  route 13.514ns (52.555%))
  Logic Levels:           24  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.877 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.543    -2.533    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X42Y67         FDRE                                         r  audio_processor/my_yinner/tau_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    -2.015 r  audio_processor/my_yinner/tau_reg[0]/Q
                         net (fo=112, estimated)      1.074    -0.941    audio_processor/my_yinner/tau_reg_n_0_[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  audio_processor/my_yinner/p_1_out_i_1824/O
                         net (fo=2, estimated)        0.472    -0.319    audio_processor/my_yinner/p_1_out_i_1824_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.326     0.007 r  audio_processor/my_yinner/p_1_out_i_1827/O
                         net (fo=1, routed)           0.000     0.007    audio_processor/my_yinner/p_1_out_i_1827_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.557 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, estimated)        0.000     0.557    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.780 f  audio_processor/my_yinner/p_1_out_i_1821/O[0]
                         net (fo=1, estimated)        0.810     1.590    audio_processor/my_yinner/p_1_out_i_1821_n_7
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.299     1.889 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, estimated)        0.304     2.193    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I0_O)        0.124     2.317 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, estimated)        0.482     2.799    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.923 r  audio_processor/my_yinner/p_1_out_i_259/O
                         net (fo=1, routed)           0.000     2.923    audio_processor/my_yinner/p_1_out_i_259_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.171 r  audio_processor/my_yinner/p_1_out_i_96/O[2]
                         net (fo=558, estimated)      1.810     4.981    audio_processor/my_yinner/sel0[2]
    SLICE_X60Y60         MUXF7 (Prop_muxf7_S_O)       0.492     5.473 r  audio_processor/my_yinner/p_1_out_i_1302/O
                         net (fo=1, routed)           0.000     5.473    audio_processor/my_yinner/p_1_out_i_1302_n_0
    SLICE_X60Y60         MUXF8 (Prop_muxf8_I0_O)      0.098     5.571 r  audio_processor/my_yinner/p_1_out_i_525/O
                         net (fo=1, estimated)        1.152     6.723    audio_processor/my_yinner/p_1_out_i_525_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.319     7.042 r  audio_processor/my_yinner/p_1_out_i_176/O
                         net (fo=1, routed)           0.000     7.042    audio_processor/my_yinner/p_1_out_i_176_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     7.259 r  audio_processor/my_yinner/p_1_out_i_61/O
                         net (fo=1, estimated)        1.469     8.728    audio_processor/my_yinner/p_1_out_i_61_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.299     9.027 r  audio_processor/my_yinner/p_1_out_i_14/O
                         net (fo=2, estimated)        1.039    10.066    audio_processor/my_yinner/sig_buffer[3]
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.190 r  audio_processor/my_yinner/p_1_out_i_18/O
                         net (fo=1, routed)           0.000    10.190    audio_processor/my_yinner/p_1_out_i_18_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.591 r  audio_processor/my_yinner/p_1_out_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.591    audio_processor/my_yinner/p_1_out_i_3_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.705    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.039 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, estimated)       1.041    12.080    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.295 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, estimated)        0.000    16.295    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.813 r  audio_processor/my_yinner/p_1_out__1/P[4]
                         net (fo=2, estimated)        1.419    19.232    audio_processor/my_yinner/p_1_out__1_n_101
    SLICE_X52Y45         LUT3 (Prop_lut3_I1_O)        0.150    19.382 r  audio_processor/my_yinner/df_buffer[0][23]_i_4/O
                         net (fo=2, estimated)        0.862    20.244    audio_processor/my_yinner/df_buffer[0][23]_i_4_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.348    20.592 r  audio_processor/my_yinner/df_buffer[0][23]_i_8/O
                         net (fo=1, routed)           0.000    20.592    audio_processor/my_yinner/df_buffer[0][23]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.972 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    20.972    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[1]
                         net (fo=1, estimated)        0.496    21.791    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_6
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.306    22.097 r  audio_processor/my_yinner/df_buffer[0][25]_i_1/O
                         net (fo=80, estimated)       1.084    23.181    audio_processor/my_yinner/df_buffer[0][25]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[40][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.438     7.877    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X39Y31         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[40][25]/C
                         clock pessimism             -0.514     7.362    
                         clock uncertainty           -0.074     7.289    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.047     7.242    audio_processor/my_yinner/df_buffer_reg[40][25]
  -------------------------------------------------------------------
                         required time                          7.242    
                         arrival time                         -23.181    
  -------------------------------------------------------------------
                         slack                                -15.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_spi_con/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/bandpasser/x_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.508%)  route 0.068ns (32.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.593    -0.508    my_spi_con/CLK
    SLICE_X5Y40          FDRE                                         r  my_spi_con/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  my_spi_con/data_out_reg[4]/Q
                         net (fo=1, estimated)        0.068    -0.299    audio_processor/bandpasser/x_cur_reg[7]_0[2]
    SLICE_X4Y40          FDRE                                         r  audio_processor/bandpasser/x_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.864    -0.293    audio_processor/bandpasser/clk_100_passthrough
    SLICE_X4Y40          FDRE                                         r  audio_processor/bandpasser/x_cur_reg[2]/C
                         clock pessimism             -0.199    -0.492    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.047    -0.445    audio_processor/bandpasser/x_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -6.423ns,  Total Violation     -243.837ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -0.620ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.423ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 9.528ns (48.365%)  route 10.172ns (51.635%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 11.356 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.525ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.634    -2.442    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.553    -2.525    mvg/clk_pixel
    SLICE_X14Y23         FDRE                                         r  mvg/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.007 r  mvg/hcount_out_reg[9]/Q
                         net (fo=37, estimated)       1.247    -0.760    my_game/ball/out[5]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124    -0.636 r  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, estimated)        0.415    -0.221    mvg/in_sphere1__2
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.117    -0.104 r  mvg/in_sphere1__2_i_2/O
                         net (fo=4, estimated)        0.705     0.601    my_game/ball/A[8]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.244     4.845 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.845    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.363 r  my_game/ball/in_sphere1__4/P[0]
                         net (fo=2, estimated)        1.064     7.427    my_game/ball/in_sphere1__4_n_105
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.551 r  my_game/ball/tmds_out[1]_i_30/O
                         net (fo=1, routed)           0.000     7.551    my_game/ball/tmds_out[1]_i_30_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.131 r  my_game/ball/tmds_out_reg[1]_i_18/O[2]
                         net (fo=2, estimated)        0.794     8.925    my_game/ball/tmds_out_reg[1]_i_18_n_5
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.302     9.227 r  my_game/ball/tmds_out[1]_i_20/O
                         net (fo=1, routed)           0.000     9.227    my_game/ball/tmds_out[1]_i_20_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.607 r  my_game/ball/tmds_out_reg[1]_i_12/CO[3]
                         net (fo=1, estimated)        0.000     9.607    my_game/ball/tmds_out_reg[1]_i_12_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.930 f  my_game/ball/tmds_out_reg[6]_i_21/O[1]
                         net (fo=1, estimated)        0.774    10.704    my_game/ball/in_sphere0[21]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.306    11.010 f  my_game/ball/tmds_out[6]_i_13/O
                         net (fo=8, estimated)        0.486    11.496    my_game/ball/tmds_out[6]_i_13_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.620 r  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=1, estimated)        0.551    12.171    my_game/tmds_out[6]_i_13_0_repN_1_alias
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.295 r  my_game/tmds_out[7]_i_4_comp/O
                         net (fo=7, estimated)        0.609    12.904    mvg/red[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124    13.028 r  mvg/count[1]_i_7__0/O
                         net (fo=4, estimated)        0.569    13.597    mvg/count[1]_i_7__0_n_0
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.721 r  mvg/count[1]_i_3_comp_1/O
                         net (fo=1, estimated)        0.551    14.272    mvg/count[1]_i_3_n_0_repN_1
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    14.396 r  mvg/count[4]_i_16__0_comp/O
                         net (fo=11, estimated)       1.032    15.428    mvg/count[4]_i_16__0_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.552 r  mvg/count[4]_i_24/O
                         net (fo=1, estimated)        0.740    16.292    mvg/count[4]_i_24_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.416 r  mvg/count[4]_i_8__0_comp/O
                         net (fo=1, estimated)        0.635    17.051    mvg/count[4]_i_8__0_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.175 r  mvg/count[4]_i_2__1_comp/O
                         net (fo=1, routed)           0.000    17.175    tmds_red/D[3]
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.517    11.424    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.450    11.356    tmds_red/clk_pixel
    SLICE_X15Y11         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.422    10.933    
                         clock uncertainty           -0.210    10.724    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)        0.029    10.753    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 -6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.701%)  route 0.376ns (64.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.595    -0.506    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.586    -0.515    red_ser/clk_pixel
    SLICE_X2Y22          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.149    -0.202    red_ser/blue_ser/pwup_rst
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.228     0.070    green_ser/RST0
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.998    -0.160    green_ser/clk_pixel
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/CLKDIV
                         clock pessimism             -0.177    -0.337    
    OLOGIC_X0Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.222    green_ser/primary
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X15Y33     mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X15Y33     mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          123  Failing Endpoints,  Worst Slack      -19.676ns,  Total Violation    -1103.122ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.514ns,  Total Violation      -17.582ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.676ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        19.269ns  (logic 10.612ns (55.073%)  route 8.657ns (44.927%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 1667.989 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.518ns = ( 1667.482 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  1664.168 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  1665.828    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.924 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.558  1667.482    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X11Y20         FDRE                                         r  audio_processor/my_yinner/f_out_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456  1667.938 r  audio_processor/my_yinner/f_out_reg[10]_replica/Q
                         net (fo=1, estimated)        0.808  1668.746    audio_processor/my_yinner/Q[10]_repN
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124  1668.870 r  audio_processor/my_yinner/in_sphere1_i_14/O
                         net (fo=2, estimated)        0.414  1669.284    audio_processor/my_yinner/in_sphere1_i_14_n_0
    SLICE_X11Y19         LUT3 (Prop_lut3_I2_O)        0.124  1669.408 r  audio_processor/my_yinner/in_sphere1_i_5/O
                         net (fo=1, routed)           0.000  1669.408    mvg/in_sphere1__1_1[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547  1669.955 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, estimated)       0.672  1670.627    my_game/ball/in_sphere1__1_0[10]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214  1674.841 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, estimated)        0.000  1674.841    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518  1676.359 r  my_game/ball/in_sphere1__1/P[3]
                         net (fo=2, estimated)        0.790  1677.149    my_game/ball/in_sphere1__1_n_102
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124  1677.273 r  my_game/ball/tmds_out[6]_i_172/O
                         net (fo=1, routed)           0.000  1677.273    my_game/ball/tmds_out[6]_i_172_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1677.786 r  my_game/ball/tmds_out_reg[6]_i_96/CO[3]
                         net (fo=1, estimated)        0.000  1677.786    my_game/ball/tmds_out_reg[6]_i_96_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1678.109 r  my_game/ball/tmds_out_reg[1]_i_27/O[1]
                         net (fo=1, estimated)        0.719  1678.828    my_game/ball/tmds_out_reg[1]_i_27_n_6
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.306  1679.134 r  my_game/ball/tmds_out[1]_i_16/O
                         net (fo=1, routed)           0.000  1679.134    my_game/ball/tmds_out[1]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1679.667 r  my_game/ball/tmds_out_reg[1]_i_11/CO[3]
                         net (fo=1, estimated)        0.000  1679.667    my_game/ball/tmds_out_reg[1]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1679.990 f  my_game/ball/tmds_out_reg[6]_i_20/O[1]
                         net (fo=1, estimated)        0.654  1680.644    my_game/ball/in_sphere0[29]
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.306  1680.950 f  my_game/ball/tmds_out[6]_i_11/O
                         net (fo=9, estimated)        0.341  1681.291    my_game/ball/tmds_out[6]_i_11_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I3_O)        0.124  1681.415 f  my_game/ball/tmds_out[6]_i_4__0/O
                         net (fo=14, estimated)       0.494  1681.909    my_game/ball_n_4
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124  1682.033 r  my_game/tmds_out[9]_i_25/O
                         net (fo=2, estimated)        0.302  1682.335    my_game/ball/tmds_out[9]_i_4_1
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124  1682.459 f  my_game/ball/tmds_out[9]_i_14/O
                         net (fo=2, estimated)        0.990  1683.449    my_game/ball/tmds_out[9]_i_14_n_0
    SLICE_X10Y12         LUT5 (Prop_lut5_I0_O)        0.124  1683.573 r  my_game/ball/tmds_out[9]_i_4/O
                         net (fo=28, estimated)       0.509  1684.082    mvg/tmds_out_reg[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I2_O)        0.124  1684.206 r  mvg/tmds_out[9]_i_11_comp/O
                         net (fo=11, estimated)       0.350  1684.556    mvg/tmds_out[9]_i_11_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124  1684.680 r  mvg/tmds_out[9]_i_8_comp/O
                         net (fo=9, estimated)        0.595  1685.275    mvg/tmds_out[9]_i_10_1
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.124  1685.399 r  mvg/count[4]_i_6_comp/O
                         net (fo=1, estimated)        1.019  1686.418    mvg/count[4]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124  1686.542 r  mvg/count[4]_i_2/O
                         net (fo=1, routed)           0.000  1686.542    mvg/count[4]_i_2_n_0
    SLICE_X6Y9           MUXF7 (Prop_muxf7_I0_O)      0.209  1686.751 r  mvg/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000  1686.751    tmds_blue/count_reg[4]_0[1]
    SLICE_X6Y9           FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  1672.594    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  1664.804 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  1666.381    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.472 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     1.517  1667.989    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  1664.802 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578  1666.380    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.518  1667.989    tmds_blue/clk_pixel
    SLICE_X6Y9           FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.514  1667.475    
                         clock uncertainty           -0.513  1666.962    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.113  1667.075    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1667.075    
                         arrival time                       -1686.751    
  -------------------------------------------------------------------
                         slack                                -19.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.514ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.458%)  route 0.161ns (49.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.559    -0.542    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X10Y19         FDRE                                         r  audio_processor/my_yinner/f_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  audio_processor/my_yinner/f_out_reg[11]/Q
                         net (fo=11, estimated)       0.161    -0.217    my_game/notes_in_reg[0][15]_0[11]
    SLICE_X8Y19          FDRE                                         r  my_game/notes_in_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7451, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.827    -0.331    my_game/clk_pixel
    SLICE_X8Y19          FDRE                                         r  my_game/notes_in_reg[0][11]/C
                         clock pessimism              0.056    -0.275    
                         clock uncertainty            0.513     0.238    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.059     0.297    my_game/notes_in_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                 -0.514    





