Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Apr 29 15:45:37 2019
| Host             : marble-boi running 64-bit major release  (build 9200)
| Command          : report_power -file microprocessor_power_routed.rpt -pb microprocessor_power_summary_routed.pb -rpx microprocessor_power_routed.rpx
| Design           : microprocessor
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.198  |
| Dynamic (W)              | 0.127  |
| Device Static (W)        | 0.071  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |     6918 |       --- |             --- |
|   LUT as Logic |    <0.001 |     4093 |     20800 |           19.68 |
|   CARRY4       |    <0.001 |     1187 |      8150 |           14.56 |
|   Register     |    <0.001 |      455 |     41600 |            1.09 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |      206 |     32600 |            0.63 |
|   Others       |     0.000 |       55 |       --- |             --- |
| Signals        |    <0.001 |     5832 |       --- |             --- |
| Block RAM      |     0.001 |        1 |        50 |            2.00 |
| MMCM           |     0.121 |        1 |         5 |           20.00 |
| I/O            |    <0.001 |       34 |       106 |           32.08 |
| Static Power   |     0.071 |          |           |                 |
| Total          |     0.198 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.067 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------+-----------------+
| Clock              | Domain                                     | Constraint (ns) |
+--------------------+--------------------------------------------+-----------------+
| clk                | clk                                        |            10.0 |
| clk_out1_clk_wiz_1 | your_instance_name/inst/clk_out1_clk_wiz_1 |            16.7 |
| clkfbout_clk_wiz_1 | your_instance_name/inst/clkfbout_clk_wiz_1 |            50.0 |
+--------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| microprocessor       |     0.127 |
|   decodestage        |    <0.001 |
|   executestage       |    <0.001 |
|     alu_inst         |    <0.001 |
|   fetchstage         |    <0.001 |
|     adder_comp       |    <0.001 |
|     mux_comp         |    <0.001 |
|     pc_reg_comp      |    <0.001 |
|   memorystage        |     0.001 |
|     data_mem_comp    |     0.001 |
|   regfile            |    <0.001 |
|   writebackstage     |    <0.001 |
|   your_instance_name |     0.121 |
|     inst             |     0.121 |
+----------------------+-----------+


