{
    "design_name": "bsg_mul_iterative_booth", 
    "filelist": [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v",  
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",  
        "basejump_stl/bsg_misc/bsg_wallace_tree/bsg_adder_wallace_tree_3_2.v",  
        "basejump_stl/bsg_misc/bsg_wallace_tree/bsg_adder_wallace_tree_6.v",  
        "basejump_stl/bsg_misc/bsg_wallace_tree/bsg_adder_wallace_tree_10.v", 
        "basejump_stl/bsg_misc/bsg_wallace_tree/bsg_adder_wallace_tree_18.v",   
        "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v",  
        "basejump_stl/bsg_misc/bsg_mul_iterative_booth.v"
        ],  
    "run_config": [
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "2.0",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_500MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        },
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "1.9047619047619047",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_525MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        },
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "1.8181818181818181",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_550MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        },
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "1.7391304347826086",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_575MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        },
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "1.6666666666666667",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_600MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        },
        {
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "1.6",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_unpipelined_optimized_32_8_8_625MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=8",
                "pipelined_p=0",
                "csa_3_2_p=1"
            ]
        }
    ]
}