

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Feb 01 11:47:33 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATBbits	set	3978
    48   000000                     _TRISB	set	3987
    49   000000                     _ADCON1	set	4033
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   000932                     __pcinit:
    55                           	callstack 0
    56   000932                     start_initialization:
    57                           	callstack 0
    58   000932                     __initialization:
    59                           	callstack 0
    60   000932                     end_of_initialization:
    61                           	callstack 0
    62   000932                     __end_of__initialization:
    63                           	callstack 0
    64   000932  0100               	movlb	0
    65   000934  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 14 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   000802                     __ptext0:
   108                           	callstack 0
   109   000802                     _main:
   110                           	callstack 31
   111   000802                     
   112                           ;main.c: 15:     ADCON1 = 0x0F;
   113   000802  0E0F               	movlw	15
   114   000804  6EC1               	movwf	193,c	;volatile
   115                           
   116                           ;main.c: 17:     TRISB= 0;
   117   000806  0E00               	movlw	0
   118   000808  6E93               	movwf	147,c	;volatile
   119   00080A                     l694:
   120                           
   121                           ;main.c: 19:          LATBbits.LB0 = 1;
   122   00080A  808A               	bsf	138,0,c	;volatile
   123   00080C                     
   124                           ;main.c: 20:          LATBbits.LB1 = 1;
   125   00080C  828A               	bsf	138,1,c	;volatile
   126   00080E                     
   127                           ;main.c: 21:          LATBbits.LB2 = 1;
   128   00080E  848A               	bsf	138,2,c	;volatile
   129   000810                     
   130                           ;main.c: 22:         _delay((unsigned long)((200)*(20000000/4000.0)));
   131   000810  0E06               	movlw	6
   132   000812  6E02               	movwf	(??_main+1)^0,c
   133   000814  0E13               	movlw	19
   134   000816  6E01               	movwf	??_main^0,c
   135   000818  0EAE               	movlw	174
   136   00081A                     u17:
   137   00081A  2EE8               	decfsz	wreg,f,c
   138   00081C  D7FE               	bra	u17
   139   00081E  2E01               	decfsz	??_main^0,f,c
   140   000820  D7FC               	bra	u17
   141   000822  2E02               	decfsz	(??_main+1)^0,f,c
   142   000824  D7FA               	bra	u17
   143   000826                     
   144                           ;main.c: 23:          LATBbits.LB0 = 0;
   145   000826  908A               	bcf	138,0,c	;volatile
   146   000828                     
   147                           ;main.c: 24:          LATBbits.LB3 = 1;
   148   000828  868A               	bsf	138,3,c	;volatile
   149   00082A                     
   150                           ;main.c: 25:         _delay((unsigned long)((200)*(20000000/4000.0)));
   151   00082A  0E06               	movlw	6
   152   00082C  6E02               	movwf	(??_main+1)^0,c
   153   00082E  0E13               	movlw	19
   154   000830  6E01               	movwf	??_main^0,c
   155   000832  0EAE               	movlw	174
   156   000834                     u27:
   157   000834  2EE8               	decfsz	wreg,f,c
   158   000836  D7FE               	bra	u27
   159   000838  2E01               	decfsz	??_main^0,f,c
   160   00083A  D7FC               	bra	u27
   161   00083C  2E02               	decfsz	(??_main+1)^0,f,c
   162   00083E  D7FA               	bra	u27
   163   000840                     
   164                           ;main.c: 26:          LATBbits.LB1 = 0;
   165   000840  928A               	bcf	138,1,c	;volatile
   166   000842                     
   167                           ;main.c: 27:          LATBbits.LB4 = 1;
   168   000842  888A               	bsf	138,4,c	;volatile
   169   000844                     
   170                           ;main.c: 28:         _delay((unsigned long)((200)*(20000000/4000.0)));
   171   000844  0E06               	movlw	6
   172   000846  6E02               	movwf	(??_main+1)^0,c
   173   000848  0E13               	movlw	19
   174   00084A  6E01               	movwf	??_main^0,c
   175   00084C  0EAE               	movlw	174
   176   00084E                     u37:
   177   00084E  2EE8               	decfsz	wreg,f,c
   178   000850  D7FE               	bra	u37
   179   000852  2E01               	decfsz	??_main^0,f,c
   180   000854  D7FC               	bra	u37
   181   000856  2E02               	decfsz	(??_main+1)^0,f,c
   182   000858  D7FA               	bra	u37
   183   00085A                     
   184                           ;main.c: 29:          LATBbits.LB2 = 0;
   185   00085A  948A               	bcf	138,2,c	;volatile
   186   00085C                     
   187                           ;main.c: 30:          LATBbits.LB5 = 1;
   188   00085C  8A8A               	bsf	138,5,c	;volatile
   189   00085E                     
   190                           ;main.c: 31:         _delay((unsigned long)((200)*(20000000/4000.0)));
   191   00085E  0E06               	movlw	6
   192   000860  6E02               	movwf	(??_main+1)^0,c
   193   000862  0E13               	movlw	19
   194   000864  6E01               	movwf	??_main^0,c
   195   000866  0EAE               	movlw	174
   196   000868                     u47:
   197   000868  2EE8               	decfsz	wreg,f,c
   198   00086A  D7FE               	bra	u47
   199   00086C  2E01               	decfsz	??_main^0,f,c
   200   00086E  D7FC               	bra	u47
   201   000870  2E02               	decfsz	(??_main+1)^0,f,c
   202   000872  D7FA               	bra	u47
   203   000874                     
   204                           ;main.c: 32:          LATBbits.LB3 = 0;
   205   000874  968A               	bcf	138,3,c	;volatile
   206   000876                     
   207                           ;main.c: 33:          LATBbits.LB6 = 1;
   208   000876  8C8A               	bsf	138,6,c	;volatile
   209   000878                     
   210                           ;main.c: 34:         _delay((unsigned long)((200)*(20000000/4000.0)));
   211   000878  0E06               	movlw	6
   212   00087A  6E02               	movwf	(??_main+1)^0,c
   213   00087C  0E13               	movlw	19
   214   00087E  6E01               	movwf	??_main^0,c
   215   000880  0EAE               	movlw	174
   216   000882                     u57:
   217   000882  2EE8               	decfsz	wreg,f,c
   218   000884  D7FE               	bra	u57
   219   000886  2E01               	decfsz	??_main^0,f,c
   220   000888  D7FC               	bra	u57
   221   00088A  2E02               	decfsz	(??_main+1)^0,f,c
   222   00088C  D7FA               	bra	u57
   223   00088E                     
   224                           ;main.c: 35:          LATBbits.LB4 = 0;
   225   00088E  988A               	bcf	138,4,c	;volatile
   226   000890                     
   227                           ;main.c: 36:          LATBbits.LB7 = 1;
   228   000890  8E8A               	bsf	138,7,c	;volatile
   229   000892                     
   230                           ;main.c: 37:         _delay((unsigned long)((200)*(20000000/4000.0)));
   231   000892  0E06               	movlw	6
   232   000894  6E02               	movwf	(??_main+1)^0,c
   233   000896  0E13               	movlw	19
   234   000898  6E01               	movwf	??_main^0,c
   235   00089A  0EAE               	movlw	174
   236   00089C                     u67:
   237   00089C  2EE8               	decfsz	wreg,f,c
   238   00089E  D7FE               	bra	u67
   239   0008A0  2E01               	decfsz	??_main^0,f,c
   240   0008A2  D7FC               	bra	u67
   241   0008A4  2E02               	decfsz	(??_main+1)^0,f,c
   242   0008A6  D7FA               	bra	u67
   243   0008A8                     
   244                           ;main.c: 38:          LATBbits.LB7 = 0;
   245   0008A8  9E8A               	bcf	138,7,c	;volatile
   246   0008AA                     
   247                           ;main.c: 39:          LATBbits.LB4 = 1;
   248   0008AA  888A               	bsf	138,4,c	;volatile
   249   0008AC                     
   250                           ;main.c: 40:         _delay((unsigned long)((200)*(20000000/4000.0)));
   251   0008AC  0E06               	movlw	6
   252   0008AE  6E02               	movwf	(??_main+1)^0,c
   253   0008B0  0E13               	movlw	19
   254   0008B2  6E01               	movwf	??_main^0,c
   255   0008B4  0EAE               	movlw	174
   256   0008B6                     u77:
   257   0008B6  2EE8               	decfsz	wreg,f,c
   258   0008B8  D7FE               	bra	u77
   259   0008BA  2E01               	decfsz	??_main^0,f,c
   260   0008BC  D7FC               	bra	u77
   261   0008BE  2E02               	decfsz	(??_main+1)^0,f,c
   262   0008C0  D7FA               	bra	u77
   263   0008C2                     
   264                           ;main.c: 41:          LATBbits.LB6 = 0;
   265   0008C2  9C8A               	bcf	138,6,c	;volatile
   266   0008C4                     
   267                           ;main.c: 42:          LATBbits.LB3 = 1;
   268   0008C4  868A               	bsf	138,3,c	;volatile
   269   0008C6                     
   270                           ;main.c: 43:         _delay((unsigned long)((200)*(20000000/4000.0)));
   271   0008C6  0E06               	movlw	6
   272   0008C8  6E02               	movwf	(??_main+1)^0,c
   273   0008CA  0E13               	movlw	19
   274   0008CC  6E01               	movwf	??_main^0,c
   275   0008CE  0EAE               	movlw	174
   276   0008D0                     u87:
   277   0008D0  2EE8               	decfsz	wreg,f,c
   278   0008D2  D7FE               	bra	u87
   279   0008D4  2E01               	decfsz	??_main^0,f,c
   280   0008D6  D7FC               	bra	u87
   281   0008D8  2E02               	decfsz	(??_main+1)^0,f,c
   282   0008DA  D7FA               	bra	u87
   283   0008DC                     
   284                           ;main.c: 44:          LATBbits.LB5 = 0;
   285   0008DC  9A8A               	bcf	138,5,c	;volatile
   286   0008DE                     
   287                           ;main.c: 45:          LATBbits.LB2 = 1;
   288   0008DE  848A               	bsf	138,2,c	;volatile
   289   0008E0                     
   290                           ;main.c: 46:         _delay((unsigned long)((200)*(20000000/4000.0)));
   291   0008E0  0E06               	movlw	6
   292   0008E2  6E02               	movwf	(??_main+1)^0,c
   293   0008E4  0E13               	movlw	19
   294   0008E6  6E01               	movwf	??_main^0,c
   295   0008E8  0EAE               	movlw	174
   296   0008EA                     u97:
   297   0008EA  2EE8               	decfsz	wreg,f,c
   298   0008EC  D7FE               	bra	u97
   299   0008EE  2E01               	decfsz	??_main^0,f,c
   300   0008F0  D7FC               	bra	u97
   301   0008F2  2E02               	decfsz	(??_main+1)^0,f,c
   302   0008F4  D7FA               	bra	u97
   303   0008F6                     
   304                           ;main.c: 47:          LATBbits.LB4 = 0;
   305   0008F6  988A               	bcf	138,4,c	;volatile
   306   0008F8                     
   307                           ;main.c: 48:          LATBbits.LB1 = 1;
   308   0008F8  828A               	bsf	138,1,c	;volatile
   309   0008FA                     
   310                           ;main.c: 49:         _delay((unsigned long)((200)*(20000000/4000.0)));
   311   0008FA  0E06               	movlw	6
   312   0008FC  6E02               	movwf	(??_main+1)^0,c
   313   0008FE  0E13               	movlw	19
   314   000900  6E01               	movwf	??_main^0,c
   315   000902  0EAE               	movlw	174
   316   000904                     u107:
   317   000904  2EE8               	decfsz	wreg,f,c
   318   000906  D7FE               	bra	u107
   319   000908  2E01               	decfsz	??_main^0,f,c
   320   00090A  D7FC               	bra	u107
   321   00090C  2E02               	decfsz	(??_main+1)^0,f,c
   322   00090E  D7FA               	bra	u107
   323   000910                     
   324                           ;main.c: 50:          LATBbits.LB3 = 0;
   325   000910  968A               	bcf	138,3,c	;volatile
   326   000912                     
   327                           ;main.c: 51:          LATBbits.LB0 = 1;
   328   000912  808A               	bsf	138,0,c	;volatile
   329   000914                     
   330                           ;main.c: 52:         _delay((unsigned long)((200)*(20000000/4000.0)));
   331   000914  0E06               	movlw	6
   332   000916  6E02               	movwf	(??_main+1)^0,c
   333   000918  0E13               	movlw	19
   334   00091A  6E01               	movwf	??_main^0,c
   335   00091C  0EAE               	movlw	174
   336   00091E                     u117:
   337   00091E  2EE8               	decfsz	wreg,f,c
   338   000920  D7FE               	bra	u117
   339   000922  2E01               	decfsz	??_main^0,f,c
   340   000924  D7FC               	bra	u117
   341   000926  2E02               	decfsz	(??_main+1)^0,f,c
   342   000928  D7FA               	bra	u117
   343   00092A  EF05  F004         	goto	l694
   344   00092E  EF00  F000         	goto	start
   345   000932                     __end_of_main:
   346                           	callstack 0
   347                           
   348                           	psect	smallconst
   349   000800                     __psmallconst:
   350                           	callstack 0
   351   000800  00                 	db	0
   352   000801  00                 	db	0	; dummy byte at the end
   353   000000                     
   354                           	psect	rparam
   355   000000                     
   356                           	psect	config
   357                           
   358                           ;Config register CONFIG1L @ 0x300000
   359                           ;	PLL Prescaler Selection bits
   360                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   361                           ;	System Clock Postscaler Selection bits
   362                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   363                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   364                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   365   300000                     	org	3145728
   366   300000  00                 	db	0
   367                           
   368                           ;Config register CONFIG1H @ 0x300001
   369                           ;	Oscillator Selection bits
   370                           ;	FOSC = HS, HS oscillator (HS)
   371                           ;	Fail-Safe Clock Monitor Enable bit
   372                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   373                           ;	Internal/External Oscillator Switchover bit
   374                           ;	IESO = OFF, Oscillator Switchover mode disabled
   375   300001                     	org	3145729
   376   300001  0C                 	db	12
   377                           
   378                           ;Config register CONFIG2L @ 0x300002
   379                           ;	Power-up Timer Enable bit
   380                           ;	PWRT = OFF, PWRT disabled
   381                           ;	Brown-out Reset Enable bits
   382                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   383                           ;	Brown-out Reset Voltage bits
   384                           ;	BORV = 3, Minimum setting 2.05V
   385                           ;	USB Voltage Regulator Enable bit
   386                           ;	VREGEN = OFF, USB voltage regulator disabled
   387   300002                     	org	3145730
   388   300002  1F                 	db	31
   389                           
   390                           ;Config register CONFIG2H @ 0x300003
   391                           ;	Watchdog Timer Enable bit
   392                           ;	WDT = ON, WDT enabled
   393                           ;	Watchdog Timer Postscale Select bits
   394                           ;	WDTPS = 32768, 1:32768
   395   300003                     	org	3145731
   396   300003  1F                 	db	31
   397                           
   398                           ; Padding undefined space
   399   300004                     	org	3145732
   400   300004  FF                 	db	255
   401                           
   402                           ;Config register CONFIG3H @ 0x300005
   403                           ;	CCP2 MUX bit
   404                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   405                           ;	PORTB A/D Enable bit
   406                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   407                           ;	Low-Power Timer 1 Oscillator Enable bit
   408                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   409                           ;	MCLR Pin Enable bit
   410                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   411   300005                     	org	3145733
   412   300005  83                 	db	131
   413                           
   414                           ;Config register CONFIG4L @ 0x300006
   415                           ;	Stack Full/Underflow Reset Enable bit
   416                           ;	STVREN = ON, Stack full/underflow will cause Reset
   417                           ;	Single-Supply ICSP Enable bit
   418                           ;	LVP = ON, Single-Supply ICSP enabled
   419                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   420                           ;	ICPRT = OFF, ICPORT disabled
   421                           ;	Extended Instruction Set Enable bit
   422                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   423                           ;	Background Debugger Enable bit
   424                           ;	DEBUG = 0x1, unprogrammed default
   425   300006                     	org	3145734
   426   300006  85                 	db	133
   427                           
   428                           ; Padding undefined space
   429   300007                     	org	3145735
   430   300007  FF                 	db	255
   431                           
   432                           ;Config register CONFIG5L @ 0x300008
   433                           ;	Code Protection bit
   434                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   435                           ;	Code Protection bit
   436                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   437                           ;	Code Protection bit
   438                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   439                           ;	Code Protection bit
   440                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   441   300008                     	org	3145736
   442   300008  0F                 	db	15
   443                           
   444                           ;Config register CONFIG5H @ 0x300009
   445                           ;	Boot Block Code Protection bit
   446                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   447                           ;	Data EEPROM Code Protection bit
   448                           ;	CPD = OFF, Data EEPROM is not code-protected
   449   300009                     	org	3145737
   450   300009  C0                 	db	192
   451                           
   452                           ;Config register CONFIG6L @ 0x30000A
   453                           ;	Write Protection bit
   454                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   455                           ;	Write Protection bit
   456                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   457                           ;	Write Protection bit
   458                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   459                           ;	Write Protection bit
   460                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   461   30000A                     	org	3145738
   462   30000A  0F                 	db	15
   463                           
   464                           ;Config register CONFIG6H @ 0x30000B
   465                           ;	Configuration Register Write Protection bit
   466                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   467                           ;	Boot Block Write Protection bit
   468                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   469                           ;	Data EEPROM Write Protection bit
   470                           ;	WRTD = OFF, Data EEPROM is not write-protected
   471   30000B                     	org	3145739
   472   30000B  E0                 	db	224
   473                           
   474                           ;Config register CONFIG7L @ 0x30000C
   475                           ;	Table Read Protection bit
   476                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   477                           ;	Table Read Protection bit
   478                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   479                           ;	Table Read Protection bit
   480                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   481                           ;	Table Read Protection bit
   482                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   483   30000C                     	org	3145740
   484   30000C  0F                 	db	15
   485                           
   486                           ;Config register CONFIG7H @ 0x30000D
   487                           ;	Boot Block Table Read Protection bit
   488                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   489   30000D                     	org	3145741
   490   30000D  40                 	db	64
   491                           tosu	equ	0xFFF
   492                           tosh	equ	0xFFE
   493                           tosl	equ	0xFFD
   494                           stkptr	equ	0xFFC
   495                           pclatu	equ	0xFFB
   496                           pclath	equ	0xFFA
   497                           pcl	equ	0xFF9
   498                           tblptru	equ	0xFF8
   499                           tblptrh	equ	0xFF7
   500                           tblptrl	equ	0xFF6
   501                           tablat	equ	0xFF5
   502                           prodh	equ	0xFF4
   503                           prodl	equ	0xFF3
   504                           indf0	equ	0xFEF
   505                           postinc0	equ	0xFEE
   506                           postdec0	equ	0xFED
   507                           preinc0	equ	0xFEC
   508                           plusw0	equ	0xFEB
   509                           fsr0h	equ	0xFEA
   510                           fsr0l	equ	0xFE9
   511                           wreg	equ	0xFE8
   512                           indf1	equ	0xFE7
   513                           postinc1	equ	0xFE6
   514                           postdec1	equ	0xFE5
   515                           preinc1	equ	0xFE4
   516                           plusw1	equ	0xFE3
   517                           fsr1h	equ	0xFE2
   518                           fsr1l	equ	0xFE1
   519                           bsr	equ	0xFE0
   520                           indf2	equ	0xFDF
   521                           postinc2	equ	0xFDE
   522                           postdec2	equ	0xFDD
   523                           preinc2	equ	0xFDC
   524                           plusw2	equ	0xFDB
   525                           fsr2h	equ	0xFDA
   526                           fsr2l	equ	0xFD9
   527                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Feb 01 11:47:33 2024

                     u17 081A                       u27 0834                       u37 084E  
                     u47 0868                       u57 0882                       u67 089C  
                     u77 08B6                       u87 08D0                       u97 08EA  
                    l700 0810                      l710 0842                      l702 0826  
                    l720 0874                      l712 0844                      l704 0828  
                    l730 0892                      l722 0876                      l714 085A  
                    l706 082A                      l740 08C4                      l732 08A8  
                    l724 0878                      l716 085C                      l708 0840  
                    l750 08F6                      l742 08C6                      l734 08AA  
                    l726 088E                      l718 085E                      l760 0914  
                    l752 08F8                      l744 08DC                      l736 08AC  
                    l728 0890                      l754 08FA                      l746 08DE  
                    l738 08C2                      l756 0910                      l748 08E0  
                    l692 0802                      l758 0912                      l694 080A  
                    l696 080C                      l698 080E                      u107 0904  
                    u117 091E                      wreg 0FE8                     _main 0802  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _TRISB 0F93          __initialization 0932             __end_of_main 0932  
                 ??_main 0001            __activetblptr 0000                   _ADCON1 0FC1  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0932            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0932                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 0932      start_initialization 0932              __smallconst 0800  
               _LATBbits 0F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
