#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 12 14:46:45 2021
# Process ID: 11968
# Current directory: D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17500 D:\资料\学习资料\课程资料\大三种子班\大三下\soc\Soc-FPGA\20210811\lab2_part1_CYL\lab2_part1_ZMJ\lab2_part1_ZMJ.xpr
# Log file: D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ/vivado.log
# Journal file: D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ/lab2_part1_ZMJ.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/IDE/vivado2018.3/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo:part0:1.0' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 667.590 ; gain = 100.516
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ/lab2_part1_ZMJ.srcs/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS_tb.v] -no_script -reset -force -quiet
remove_files  D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210811/lab2_part1_CYL/lab2_part1_ZMJ/lab2_part1_ZMJ.srcs/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS_tb.v
set_property source_mgmt_mode DisplayOnly [current_project]
undo
INFO: [Common 17-17] undo 'set_property source_mgmt_mode DisplayOnly [current_project]'
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 12 15:35:33 2021...
