
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP3 for linux64 - Jul 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...


Settings:
search_path:       $PWD ./libs ./db ./source ./scripts /media/datos/IBM/TECH/ibm130_lp/digital
link_library:      * scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
target_library:    scx3_cmos8rf_lpvt_tt_1p2v_25c.db
symbol_library:    iogpil_cmrf8sf_rvt.sdb


I am ready...

Initializing gui preferences from file  /home/local/ESTUDIANTES/jsequeira/.synopsys_dv_prefs.tcl
dc_shell> 4.1
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Running PRESTO HDLC
Compiling source file ../../front_end/source/Barrel_Shifter_M.v
Error:  Unable to open file `../../front_end/source/Barrel_Shifter_M.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file ../../front_end/source/shift_mux.v
Error:  Unable to open file `../../front_end/source/shift_mux.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/XOR_M.v
Error:  Unable to open file `../../front_end/source/XOR_M.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Zero_InfMult_Unit.v
Error:  Unable to open file `../../front_end/source/Zero_InfMult_Unit.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Deco_Round_Mult.v
Error:  Unable to open file `../../front_end/source/Deco_Round_Mult.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/multiplier.v
Error:  Unable to open file `../../front_end/source/multiplier.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Adder_Round.v
Error:  Unable to open file `../../front_end/source/Adder_Round.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/RegisterMult.v
Error:  Unable to open file `../../front_end/source/RegisterMult.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/First_Phase_M.v
Error:  Unable to open file `../../front_end/source/First_Phase_M.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/adder.v
Error:  Unable to open file `../../front_end/source/adder.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/FSM_Mult_Function.v
Error:  Unable to open file `../../front_end/source/FSM_Mult_Function.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Round_decoder_M.v
Error:  Unable to open file `../../front_end/source/Round_decoder_M.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Comparator_Equal.v
Error:  Unable to open file `../../front_end/source/Comparator_Equal.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/OR_Module.v
Error:  Unable to open file `../../front_end/source/OR_Module.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Exp_operation_m.v
Error:  Unable to open file `../../front_end/source/Exp_operation_m.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Comparator_Less.v
Error:  Unable to open file `../../front_end/source/Comparator_Less.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/substractor.v
Error:  Unable to open file `../../front_end/source/substractor.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ../../front_end/source/Sgf_Multiplication.v
Error:  Unable to open file `../../front_end/source/Sgf_Multiplication.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/gtech.db'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Error: Can't find the architecture 'FPU_Multiplication_Function(verilog)' in the library 'WORK'
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: could not open output redirect file "reports/SINGLE/FPU_Multiplication_Function_syn_power.txt" (CMD-015)
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Error: Can't find the architecture 'FPU_Multiplication_Function(verilog)' in the library 'WORK'
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: could not open output redirect file "reports/SINGLE/FPU_Multiplication_Function_syn_power.txt" (CMD-015)
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Error: Can't find the architecture 'FPU_Multiplication_Function(verilog)' in the library 'WORK'
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: could not open output redirect file "reports/SINGLE/FPU_Multiplication_Function_syn_power.txt" (CMD-015)
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Error:  SWR is not a parameter in module FPU_Multiplication_Function (VER-216)
Error:  EWR is not a parameter in module FPU_Multiplication_Function (VER-216)
*** Presto compilation terminated with 2 errors. ***
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: could not open output redirect file "reports/SINGLE/FPU_Multiplication_Function_syn_power.txt" (CMD-015)
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Zero_InfMult_Unit.v:71: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Exp_operation_m.v:96: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/ (Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/ (RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/ (shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/ (substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/ (substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/ (multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/ (adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/ (adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/ (multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/ (multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/ (RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/ (Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/ (Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/ (Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/ (Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/ (RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/ (RegisterMult_W32_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:29:46 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     58
    Multiply driven inputs (LINT-6)                                57
    Shorted outputs (LINT-31)                                       1

Cells                                                             112
    Connected to power or ground (LINT-32)                        103
    Nets connected to multiple pins on same cell (LINT-33)          9

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                4
    Multiply driven net with constant driver (LINT-54)              4

Tristate                                                          166
    A tristate bus has a non tri-state driver (LINT-34)           166
--------------------------------------------------------------------------------

Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'load' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Add_Subt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[23]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[24]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[25]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[26]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[27]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[28]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[29]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[30]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[23]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[24]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[25]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[26]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[27]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[28]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[29]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[30]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'rst_int' has non three-state driver 'FS_Module/C214/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/C224/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_exp_operation_A_S' has non three-state driver 'FS_Module/C223/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_C' has non three-state driver 'FS_Module/C226/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/C220/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/C221/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'load_b' has non three-state driver 'FS_Module/C219/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_A' has non three-state driver 'FS_Module/C218/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/C228/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/C227/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/C222/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Zero_Result_Detect/zero_reg' has non three-state driver 'Zero_Result_Detect/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 4 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Zero_Result_Detect/Zero_Info_Mult' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 24 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Analyzing: "/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 340 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W32_EW8_SW23'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Zero_Result_Detect/Data_A_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Zero_Result_Detect/Data_B_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Exp_module/Underflow_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 8 of 27 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
  Processing 'First_Phase_M_W32'
  Processing 'Sgf_Multiplication_SW24'
 Implement Synthetic for 'Sgf_Multiplication_SW24'.
  Processing 'FSM_Mult_Function'
  Processing 'multiplier_W13'
 Implement Synthetic for 'multiplier_W13'.
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'multiplier_W12_0'
 Implement Synthetic for 'multiplier_W12_0'.
  Processing 'multiplier_W12_1'
 Implement Synthetic for 'multiplier_W12_1'.
  Processing 'Zero_InfMult_Unit_W32'
Information: Added key list 'DesignWare' to design 'Zero_InfMult_Unit_W32'. (DDB-72)
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W9'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Exp_Operation_m_EW8'
  Processing 'substractor_W26_0'
 Implement Synthetic for 'substractor_W26_0'.
  Processing 'adder_W24'
 Implement Synthetic for 'adder_W24'.
  Processing 'Comparator_Less_W9'
 Implement Synthetic for 'Comparator_Less_W9'.
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Processing 'RegisterMult_W1_0'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W26_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W24'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W26_0'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W13' #insts = 26. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W12_0' #insts = 24. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W12_1' #insts = 24. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW24'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'Sgf_Multiplication_SW24_DW_mult_uns_4'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   25994.9      1.99       9.9     405.6                           37080.1836
    0:00:17   26840.2      0.00       0.0     420.5                           38566.3047
    0:00:17   26840.2      0.00       0.0     420.5                           38566.3047
    0:00:17   26837.3      0.00       0.0     419.5                           38555.7109

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:19   26637.1      0.00       0.0     410.4                           38239.4375
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   26506.1      0.00       0.0     410.4                           37886.2734
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:22   27247.7      0.00       0.0       0.0                           38285.3672
    0:00:22   27247.7      0.00       0.0       0.0                           38285.3672


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   27247.7      0.00       0.0       0.0                           38285.3672
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   26514.7      0.00       0.0       0.0                           37162.1875
    0:00:24   26481.6      0.00       0.0       0.0                           37185.9805
    0:00:24   26481.6      0.00       0.0       0.0                           37185.9805
    0:00:24   26481.6      0.00       0.0       0.0                           37185.9805
    0:00:24   26481.6      0.00       0.0       0.0                           37185.9805
    0:00:25   26454.2      0.00       0.0       0.0                           37146.3750
    0:00:25   26454.2      0.00       0.0       0.0                           37146.3750
    0:00:25   26454.2      0.00       0.0       0.0                           37146.3750
    0:00:25   26454.2      0.00       0.0       0.0                           37146.3750
    0:00:25   26438.4      0.00       0.0       0.0                           37138.5508
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W64_EW11_SW52'.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "EW=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=52". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W64' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W64 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W64' with
	the parameters "S=63". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W12 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=26". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W26 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W27 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=28". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W28 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=56". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "SWR=53,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "W=53". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W53 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S63'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W27'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W56'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W64_EW11_SW52'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (45 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W64_EW11_SW52.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W64'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW53) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW53) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR53_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW53) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W56_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W56_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W28) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W27_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W27_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W27) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W26) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW11) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W12) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_2) #

#   Propagate Constraints from cell Exp_module/exp_result_m/                   \
(RegisterMult_W12) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W64) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S63_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S63_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W64) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W64_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W64_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:32:04 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     93
    Multiply driven inputs (LINT-6)                                92
    Shorted outputs (LINT-31)                                       1

Cells                                                             212
    Connected to power or ground (LINT-32)                        203
    Nets connected to multiple pins on same cell (LINT-33)          9

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                4
    Multiply driven net with constant driver (LINT-54)              4

Tristate                                                          321
    A tristate bus has a non tri-state driver (LINT-34)           321
--------------------------------------------------------------------------------

Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W64', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W64', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W64', input port 'load' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Add_Subt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[51]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[50]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[49]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[48]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[37]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[36]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[35]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[34]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[33]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[32]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[31]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[30]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[29]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[28]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[27]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[26]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[62]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[61]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[60]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[59]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[58]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[57]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[56]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[55]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[54]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[53]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[52]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[51]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[50]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[49]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[48]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[47]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[46]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[45]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[44]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[43]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[42]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[41]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[40]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[39]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[38]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[37]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[36]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[35]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[34]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[33]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[32]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[31]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[62]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[61]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[60]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[59]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[58]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[57]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[56]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[55]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[54]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[53]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[52]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[51]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[50]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[49]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[48]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[47]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[46]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[45]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[44]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[43]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[42]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[41]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[40]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[39]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[38]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[37]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[36]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[35]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[34]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[33]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[32]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[31]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W64', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW11', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[53]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW53', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[52]', 'Data_B_i[52]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[52]', 'Data_B_i[51]'', 'Data_B_i[50]', 'Data_B_i[49]', 'Data_B_i[48]', 'Data_B_i[47]', 'Data_B_i[46]', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[37]', 'Data_B_i[36]', 'Data_B_i[35]', 'Data_B_i[34]', 'Data_B_i[33]', 'Data_B_i[32]', 'Data_B_i[31]', 'Data_B_i[30]', 'Data_B_i[29]', 'Data_B_i[28]', 'Data_B_i[27]', 'Data_B_i[26]', 'Data_B_i[25]', 'Data_B_i[24]', 'Data_B_i[23]', 'Data_B_i[22]', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[3]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[5]', 'Data_B_i[4]'', 'Data_B_i[2]'.
Warning: In design 'Zero_InfMult_Unit_W64', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[62]', 'Data_B[61]'', 'Data_B[60]', 'Data_B[59]', 'Data_B[58]', 'Data_B[57]', 'Data_B[56]', 'Data_B[55]', 'Data_B[54]', 'Data_B[53]', 'Data_B[52]', 'Data_B[51]', 'Data_B[50]', 'Data_B[49]', 'Data_B[48]', 'Data_B[47]', 'Data_B[46]', 'Data_B[45]', 'Data_B[44]', 'Data_B[43]', 'Data_B[42]', 'Data_B[41]', 'Data_B[40]', 'Data_B[39]', 'Data_B[38]', 'Data_B[37]', 'Data_B[36]', 'Data_B[35]', 'Data_B[34]', 'Data_B[33]', 'Data_B[32]', 'Data_B[31]', 'Data_B[30]', 'Data_B[29]', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W64', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[62]', 'Data_A[61]'', 'Data_A[60]', 'Data_A[59]', 'Data_A[58]', 'Data_A[57]', 'Data_A[56]', 'Data_A[55]', 'Data_A[54]', 'Data_A[53]', 'Data_A[52]', 'Data_A[51]', 'Data_A[50]', 'Data_A[49]', 'Data_A[48]', 'Data_A[47]', 'Data_A[46]', 'Data_A[45]', 'Data_A[44]', 'Data_A[43]', 'Data_A[42]', 'Data_A[41]', 'Data_A[40]', 'Data_A[39]', 'Data_A[38]', 'Data_A[37]', 'Data_A[36]', 'Data_A[35]', 'Data_A[34]', 'Data_A[33]', 'Data_A[32]', 'Data_A[31]', 'Data_A[30]', 'Data_A[29]', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW11', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[11]', 'Data_B[10]''.
Warning: In design 'Exp_Operation_m_EW11', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[9]', 'Data_B[8]'', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]'', 'Data_B_i[53]', 'Data_B_i[52]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[23]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[24]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[25]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[26]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[27]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[28]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[29]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[30]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[31]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[32]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[33]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[34]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[35]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[36]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[37]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[38]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[39]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[40]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[41]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[42]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[43]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[44]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[45]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[46]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[47]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[48]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[49]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[50]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[51]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/U1/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[9]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[10]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[11]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[52]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[53]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[54]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[55]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[56]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[57]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[58]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[59]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[60]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[61]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[62]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[52]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[53]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[54]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[55]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[56]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[57]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[58]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[59]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[60]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[61]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[62]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'rst_int' has non three-state driver 'FS_Module/U20/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/U21/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_exp_operation_A_S' has non three-state driver 'FS_Module/U13/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_C' has non three-state driver 'FS_Module/U22/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/U37/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/U36/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'load_b' has non three-state driver 'FS_Module/U38/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_A' has non three-state driver 'FS_Module/U18/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/U17/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/U12/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/U35/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Zero_Result_Detect/zero_reg' has non three-state driver 'Zero_Result_Detect/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[26]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[27]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[28]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[29]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[30]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[31]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[32]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[33]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[34]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[35]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[36]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[37]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[38]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[39]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[40]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[41]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[42]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[43]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[44]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[45]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[46]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[47]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[48]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[49]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[50]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[51]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[52]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[53]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_53'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[54]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_54'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[55]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_55'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[24]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[25]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[26]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[27]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[28]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[29]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[30]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[31]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[32]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[33]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[34]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[35]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[36]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[37]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[38]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[39]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[40]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[41]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[42]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[43]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[44]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[45]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[46]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[47]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[48]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[49]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[50]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[51]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[52]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[53]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[24]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[25]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[26]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[27]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[28]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[29]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[30]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[31]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[32]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[33]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[34]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[35]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[36]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[37]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[38]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[39]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[40]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[41]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[42]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[43]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[44]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[45]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[46]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[47]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[48]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[49]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[50]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[51]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[25]' has non three-state driver 'Adder_M/A_operation/add_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[26]' has non three-state driver 'Adder_M/A_operation/add_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[27]' has non three-state driver 'Adder_M/A_operation/add_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[28]' has non three-state driver 'Adder_M/A_operation/add_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[29]' has non three-state driver 'Adder_M/A_operation/add_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[30]' has non three-state driver 'Adder_M/A_operation/add_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[31]' has non three-state driver 'Adder_M/A_operation/add_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[32]' has non three-state driver 'Adder_M/A_operation/add_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[33]' has non three-state driver 'Adder_M/A_operation/add_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[34]' has non three-state driver 'Adder_M/A_operation/add_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[35]' has non three-state driver 'Adder_M/A_operation/add_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[36]' has non three-state driver 'Adder_M/A_operation/add_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[37]' has non three-state driver 'Adder_M/A_operation/add_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[38]' has non three-state driver 'Adder_M/A_operation/add_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[39]' has non three-state driver 'Adder_M/A_operation/add_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[40]' has non three-state driver 'Adder_M/A_operation/add_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[41]' has non three-state driver 'Adder_M/A_operation/add_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[42]' has non three-state driver 'Adder_M/A_operation/add_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[43]' has non three-state driver 'Adder_M/A_operation/add_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[44]' has non three-state driver 'Adder_M/A_operation/add_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[45]' has non three-state driver 'Adder_M/A_operation/add_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[46]' has non three-state driver 'Adder_M/A_operation/add_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[47]' has non three-state driver 'Adder_M/A_operation/add_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[48]' has non three-state driver 'Adder_M/A_operation/add_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[49]' has non three-state driver 'Adder_M/A_operation/add_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[50]' has non three-state driver 'Adder_M/A_operation/add_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[51]' has non three-state driver 'Adder_M/A_operation/add_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[52]' has non three-state driver 'Adder_M/A_operation/add_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[53]' has non three-state driver 'Adder_M/A_operation/add_31/Z_53'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 4 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Zero_Result_Detect/Zero_Info_Mult' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 53 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[24].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[25].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[26].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[27].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[28].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[29].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[30].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[31].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[32].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[33].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[34].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[35].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[36].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[37].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[38].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[39].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[40].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[41].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[42].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[43].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[44].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[45].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[46].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[47].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[48].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[49].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[50].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[51].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[52].genblk1.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 630 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W64_EW11_SW52'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W64'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Zero_Result_Detect/Data_A_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Zero_Result_Detect/Data_B_Comp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Exp_module/Underflow_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 8 of 27 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'First_Phase_M_W64'
  Processing 'Sgf_Multiplication_SW53'
 Implement Synthetic for 'Sgf_Multiplication_SW53'.
  Processing 'Barrel_Shifter_M_SW53'
  Processing 'Adder_Round_SW53'
  Processing 'Zero_InfMult_Unit_W64'
Information: Added key list 'DesignWare' to design 'Zero_InfMult_Unit_W64'. (DDB-72)
  Processing 'substractor_W56_0'
 Implement Synthetic for 'substractor_W56_0'.
  Processing 'adder_W53'
 Implement Synthetic for 'adder_W53'.
  Processing 'RegisterMult_W12'
  Processing 'Comparator_Less_W12'
 Implement Synthetic for 'Comparator_Less_W12'.
Information: Added key list 'DesignWare' to design 'Comparator_Less_W12'. (DDB-72)
  Processing 'RegisterMult_W1_1'
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
  Processing 'multiplier_W28'
 Implement Synthetic for 'multiplier_W28'.
  Processing 'multiplier_W27'
 Implement Synthetic for 'multiplier_W27'.
  Processing 'multiplier_W26'
 Implement Synthetic for 'multiplier_W26'.
  Processing 'shift_mux_array_SWR53_LEVEL0'
  Processing 'substractor_W56_1'
 Implement Synthetic for 'substractor_W56_1'.
  Processing 'FSM_Mult_Function'
  Processing 'Exp_Operation_m_EW11'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W64'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W56_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W56_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W53'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W28' #insts = 56. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W27' #insts = 54. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W26' #insts = 52. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW53'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'Sgf_Multiplication_SW53_DW_mult_uns_4'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44   89367.8      1.95      51.4      49.1                           112494.2422
    0:00:46   91126.1      0.00       0.0      69.9                           115600.7188
    0:00:46   91126.1      0.00       0.0      69.9                           115600.7188
    0:00:47   91069.9      0.00       0.0      69.9                           115432.9531

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:55   89860.3      0.00       0.0      67.6                           113848.4688
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:57   89658.7      0.00       0.0      66.5                           113246.6328
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:58   89848.8      0.00       0.0       0.0                           113363.7734
    0:00:58   89848.8      0.00       0.0       0.0                           113363.7734


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:58   89848.8      0.00       0.0       0.0                           113363.7734
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:01:05   88905.6      0.00       0.0       0.0                           110519.7891
    0:01:05   88905.6      0.00       0.0       0.0                           110519.7891
    0:01:05   88905.6      0.00       0.0       0.0                           110519.7891
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:06   88856.6      0.00       0.0       0.0                           110398.2188
    0:01:08   88545.6      0.00       0.0       0.0                           109906.5859
    0:01:08   88545.6      0.00       0.0       0.0                           109906.5859
    0:01:08   88545.6      0.00       0.0       0.0                           109906.5859
    0:01:09   88532.6      0.00       0.0       0.0                           109871.5156
    0:01:12   88423.2      0.00       0.0       0.0                           109667.2969
    0:01:12   88423.2      0.00       0.0       0.0                           109667.2969
    0:01:12   88423.2      0.00       0.0       0.0                           109667.2969
    0:01:12   88423.2      0.00       0.0       0.0                           109667.2969
    0:01:13   88129.4      0.00       0.0       0.0                           109231.6797
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W64'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W64'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W64_EW11_SW52'.
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'Round_decoder_M_SW23'
Removing design 'adder_W48'
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'substractor_W26_0'
Removing design 'RegisterMult_W1_0'
Removing design 'substractor_W26_1'
Removing design 'First_Phase_M_W32'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Adder_Round_SW24'
Removing design 'RegisterMult_W9'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'Exp_Operation_m_EW8'
Removing design 'adder_W24'
Removing design 'Comparator_Less_W9'
Removing design 'substractor_W56_0'
Removing design 'RegisterMult_W1_1'
Removing design 'FPU_Multiplication_Function_W64_EW11_SW52'
Removing design 'substractor_W56_1'
Removing design 'Round_decoder_M_SW52'
Removing design 'adder_W106'
Removing design 'First_Phase_M_W64'
Removing design 'Sgf_Multiplication_SW53'
Removing design 'Barrel_Shifter_M_SW53'
Removing design 'Adder_Round_SW53'
Removing design 'Zero_InfMult_Unit_W64'
Removing design 'adder_W53'
Removing design 'RegisterMult_W12'
Removing design 'Comparator_Less_W12'
Removing design 'shift_mux_array_SWR53_LEVEL0'
Removing design 'FSM_Mult_Function'
Removing design 'Exp_Operation_m_EW11'
Removing design 'XOR_M'
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Error:  ./source/Zero_InfMult_Unit.v:78: Syntax error at or near token 'endmodule'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (26 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:46:26 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     55
    Multiply driven inputs (LINT-6)                                54
    Shorted outputs (LINT-31)                                       1

Cells                                                              37
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          5

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                6
    Multiply driven net with constant driver (LINT-54)              6

Tristate                                                          213
    A tristate bus has a non tri-state driver (LINT-34)           213
--------------------------------------------------------------------------------

Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_A_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Data_B_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW8', input port 'Add_Subt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[0]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[1]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[2]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[3]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[4]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[5]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[6]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[7]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[8]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[9]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[10]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[11]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[12]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[13]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[14]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[15]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[16]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[17]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[18]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[19]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[20]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[21]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[22]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[23]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[24]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[25]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[26]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[27]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[28]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[29]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[30]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[0]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[1]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[2]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[3]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[4]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[5]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[6]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[7]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[8]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[9]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[10]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[11]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[12]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[13]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[14]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[15]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[16]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[17]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[18]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[19]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[20]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[21]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[22]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[23]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[24]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[25]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[26]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[27]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[28]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[29]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[30]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'rst_int' has non three-state driver 'FS_Module/C214/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/C224/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_exp_operation_A_S' has non three-state driver 'FS_Module/C223/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_C' has non three-state driver 'FS_Module/C226/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/C220/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/C221/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'load_b' has non three-state driver 'FS_Module/C219/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_A' has non three-state driver 'FS_Module/C218/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/C228/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/C227/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/C222/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/*Logic0*' has non three-state driver 'Exp_module/U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/*Logic1*' has non three-state driver 'Exp_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 3 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 24 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Exp_module/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Exp_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 311 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W32_EW8_SW23'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 5 of 23 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
  Processing 'First_Phase_M_W32'
  Processing 'Sgf_Multiplication_SW24'
 Implement Synthetic for 'Sgf_Multiplication_SW24'.
  Processing 'FSM_Mult_Function'
  Processing 'multiplier_W13'
 Implement Synthetic for 'multiplier_W13'.
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'multiplier_W12_0'
 Implement Synthetic for 'multiplier_W12_0'.
  Processing 'multiplier_W12_1'
 Implement Synthetic for 'multiplier_W12_1'.
  Processing 'Adder_Round_SW24'
  Processing 'Exp_Operation_m_EW8'
  Processing 'RegisterMult_W9'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'substractor_W26_0'
 Implement Synthetic for 'substractor_W26_0'.
  Processing 'adder_W24'
 Implement Synthetic for 'adder_W24'.
  Processing 'RegisterMult_W1_0'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W26_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W24'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W26_0'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W13' #insts = 26. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W12_0' #insts = 24. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W12_1' #insts = 24. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW24'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'Sgf_Multiplication_SW24_DW_mult_uns_4'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_7'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_8'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_9'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   26474.4      0.88       2.2     389.0                           37645.7734
    0:00:15   26892.0      0.00       0.0     388.6                           38479.8906
    0:00:15   26892.0      0.00       0.0     388.6                           38479.8906
    0:00:15   26892.0      0.00       0.0     388.6                           38479.8906

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:17   26352.0      0.00       0.0     373.2                           37629.2461
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   26151.8      0.00       0.0     373.2                           37130.5352
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:00:21   26583.8      0.00       0.0       0.0                           37139.2656
    0:00:21   26583.8      0.00       0.0       0.0                           37139.2656


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   26583.8      0.00       0.0       0.0                           37139.2656
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:00:22   25480.8      0.00       0.0       0.0                           35508.8984
    0:00:22   25480.8      0.00       0.0       0.0                           35508.8984
    0:00:22   25480.8      0.00       0.0       0.0                           35508.8984
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   25457.8      0.00       0.0       0.0                           35467.9609
    0:00:24   25230.2      0.00       0.0       0.0                           35226.0312
    0:00:24   25230.2      0.00       0.0       0.0                           35226.0312
    0:00:24   25230.2      0.00       0.0       0.0                           35226.0312
    0:00:24   25230.2      0.00       0.0       0.0                           35226.0312
    0:00:25   25192.8      0.00       0.0       0.0                           35148.1953
    0:00:25   25192.8      0.00       0.0       0.0                           35148.1953
    0:00:25   25192.8      0.00       0.0       0.0                           35148.1953
    0:00:25   25192.8      0.00       0.0       0.0                           35148.1953
    0:00:25   25143.8      0.00       0.0       0.0                           35109.0938
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W64_EW11_SW52'.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "EW=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=52". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W64' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W64 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W12 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=26". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W26 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W27 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=28". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W28 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=56". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "SWR=53,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "W=53". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W53 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W27'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W56'. (OPT-1056)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W64_EW11_SW52'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (42 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W64_EW11_SW52.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW53) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW53) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR53_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW53) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W56_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W56_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W28) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W27_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W27_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W27) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W26) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW11) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_2) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_3) #

#   Propagate Constraints from cell Exp_module/exp_result_m/                   \
(RegisterMult_W12) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W64) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W64_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W64_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:46:57 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     90
    Multiply driven inputs (LINT-6)                                89
    Shorted outputs (LINT-31)                                       1

Cells                                                              70
    Connected to power or ground (LINT-32)                         65
    Nets connected to multiple pins on same cell (LINT-33)          5

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                6
    Multiply driven net with constant driver (LINT-54)              6

Tristate                                                          426
    A tristate bus has a non tri-state driver (LINT-34)           426
--------------------------------------------------------------------------------

Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_A_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Data_B_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Exp_Operation_m_EW11', input port 'Add_Subt_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[51]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[50]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[49]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[48]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[37]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[36]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[35]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[34]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[33]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[32]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[31]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[30]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[29]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[28]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[27]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[26]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[53]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW53', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[52]', 'Data_B_i[52]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[52]', 'Data_B_i[51]'', 'Data_B_i[50]', 'Data_B_i[49]', 'Data_B_i[48]', 'Data_B_i[47]', 'Data_B_i[46]', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[37]', 'Data_B_i[36]', 'Data_B_i[35]', 'Data_B_i[34]', 'Data_B_i[33]', 'Data_B_i[32]', 'Data_B_i[31]', 'Data_B_i[30]', 'Data_B_i[29]', 'Data_B_i[28]', 'Data_B_i[27]', 'Data_B_i[26]', 'Data_B_i[25]', 'Data_B_i[24]', 'Data_B_i[23]', 'Data_B_i[22]', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[3]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[5]', 'Data_B_i[4]'', 'Data_B_i[2]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]'', 'Data_B_i[53]', 'Data_B_i[52]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[23]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[24]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[25]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[26]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[27]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[28]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[29]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[30]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[31]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[32]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[33]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[34]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[35]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[36]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[37]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[38]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[39]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[40]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[41]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[42]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[43]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[44]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[45]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[46]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[47]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[48]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[49]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[50]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[51]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/U1/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[9]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[10]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[11]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[0]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[1]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[2]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[3]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[4]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[5]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[6]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[7]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[8]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[9]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[10]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[11]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[12]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[13]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[14]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[15]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[16]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[17]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[18]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[19]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[20]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[21]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[22]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[23]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[24]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[25]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[26]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[27]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[28]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[29]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[30]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[31]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[32]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[33]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[34]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[35]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[36]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[37]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[38]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[39]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[40]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[41]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[42]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[43]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[44]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[45]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[46]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[47]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[48]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[49]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[50]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[51]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[52]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[53]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[54]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[55]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[56]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[57]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[58]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[59]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[60]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[61]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[62]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[0]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[1]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[2]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[3]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[4]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[5]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[6]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[7]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[8]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[9]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[10]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[11]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[12]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[13]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[14]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[15]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[16]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[17]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[18]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[19]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[20]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[21]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[22]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[23]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[24]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[25]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[26]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[27]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[28]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[29]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[30]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[31]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[32]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[33]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[34]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[35]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[36]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[37]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[38]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[39]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[40]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[41]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[42]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[43]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[44]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[45]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[46]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[47]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[48]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[49]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[50]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[51]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[52]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[53]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[54]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[55]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[56]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[57]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[58]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[59]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[60]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[61]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[62]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'rst_int' has non three-state driver 'FS_Module/U17/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/U18/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_exp_operation_A_S' has non three-state driver 'FS_Module/U10/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_C' has non three-state driver 'FS_Module/U38/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/U34/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/U33/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'load_b' has non three-state driver 'FS_Module/U35/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_A' has non three-state driver 'FS_Module/U15/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/U14/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/U9/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/U32/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/*Logic0*' has non three-state driver 'Exp_module/U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/*Logic1*' has non three-state driver 'Exp_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[26]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[27]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[28]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[29]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[30]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[31]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[32]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[33]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[34]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[35]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[36]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[37]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[38]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[39]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[40]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[41]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[42]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[43]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[44]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[45]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[46]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[47]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[48]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[49]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[50]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[51]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[52]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[53]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_53'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[54]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_54'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[55]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_55'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[24]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[25]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[26]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[27]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[28]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[29]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[30]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[31]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[32]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[33]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[34]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[35]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[36]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[37]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[38]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[39]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[40]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[41]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[42]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[43]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[44]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[45]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[46]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[47]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[48]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[49]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[50]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[51]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[52]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[53]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[24]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[25]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[26]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[27]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[28]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[29]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[30]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[31]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[32]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[33]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[34]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[35]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[36]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[37]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[38]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[39]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[40]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[41]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[42]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[43]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[44]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[45]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[46]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[47]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[48]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[49]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[50]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[51]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[25]' has non three-state driver 'Adder_M/A_operation/add_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[26]' has non three-state driver 'Adder_M/A_operation/add_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[27]' has non three-state driver 'Adder_M/A_operation/add_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[28]' has non three-state driver 'Adder_M/A_operation/add_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[29]' has non three-state driver 'Adder_M/A_operation/add_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[30]' has non three-state driver 'Adder_M/A_operation/add_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[31]' has non three-state driver 'Adder_M/A_operation/add_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[32]' has non three-state driver 'Adder_M/A_operation/add_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[33]' has non three-state driver 'Adder_M/A_operation/add_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[34]' has non three-state driver 'Adder_M/A_operation/add_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[35]' has non three-state driver 'Adder_M/A_operation/add_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[36]' has non three-state driver 'Adder_M/A_operation/add_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[37]' has non three-state driver 'Adder_M/A_operation/add_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[38]' has non three-state driver 'Adder_M/A_operation/add_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[39]' has non three-state driver 'Adder_M/A_operation/add_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[40]' has non three-state driver 'Adder_M/A_operation/add_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[41]' has non three-state driver 'Adder_M/A_operation/add_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[42]' has non three-state driver 'Adder_M/A_operation/add_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[43]' has non three-state driver 'Adder_M/A_operation/add_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[44]' has non three-state driver 'Adder_M/A_operation/add_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[45]' has non three-state driver 'Adder_M/A_operation/add_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[46]' has non three-state driver 'Adder_M/A_operation/add_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[47]' has non three-state driver 'Adder_M/A_operation/add_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[48]' has non three-state driver 'Adder_M/A_operation/add_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[49]' has non three-state driver 'Adder_M/A_operation/add_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[50]' has non three-state driver 'Adder_M/A_operation/add_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[51]' has non three-state driver 'Adder_M/A_operation/add_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[52]' has non three-state driver 'Adder_M/A_operation/add_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[53]' has non three-state driver 'Adder_M/A_operation/add_31/Z_53'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 3 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 53 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[24].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[25].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[26].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[27].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[28].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[29].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[30].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[31].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[32].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[33].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[34].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[35].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[36].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[37].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[38].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[39].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[40].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[41].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[42].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[43].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[44].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[45].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[46].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[47].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[48].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[49].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[50].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[51].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[52].BLK1ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Exp_module/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Exp_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 592 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W64_EW11_SW52'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 5 of 23 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'First_Phase_M_W64'
  Processing 'Sgf_Multiplication_SW53'
 Implement Synthetic for 'Sgf_Multiplication_SW53'.
  Processing 'Barrel_Shifter_M_SW53'
  Processing 'Adder_Round_SW53'
  Processing 'shift_mux_array_SWR53_LEVEL0'
  Processing 'substractor_W56_1'
 Implement Synthetic for 'substractor_W56_1'.
  Processing 'FSM_Mult_Function'
  Processing 'Exp_Operation_m_EW11'
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
  Processing 'multiplier_W28'
 Implement Synthetic for 'multiplier_W28'.
  Processing 'multiplier_W27'
 Implement Synthetic for 'multiplier_W27'.
  Processing 'multiplier_W26'
 Implement Synthetic for 'multiplier_W26'.
  Processing 'substractor_W56_0'
 Implement Synthetic for 'substractor_W56_0'.
  Processing 'adder_W53'
 Implement Synthetic for 'adder_W53'.
  Processing 'RegisterMult_W12'
  Processing 'RegisterMult_W1_2'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W56_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W56_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W53'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W28' #insts = 56. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W27' #insts = 54. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W26' #insts = 52. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW53'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'Sgf_Multiplication_SW53_DW_mult_uns_4'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_6'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_7'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_8'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39   88574.4      1.48      41.0    1597.0                           112367.5859
    0:00:42   90231.8      0.00       0.0    1673.0                           115236.5391
    0:00:42   90231.8      0.00       0.0    1673.0                           115236.5391
    0:00:42   90231.8      0.00       0.0    1673.0                           115236.5391

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:51   88583.0      0.00       0.0    1669.0                           112939.7109
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:53   87822.7      0.00       0.0    1668.3                           111339.7031
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:01:00   88670.9      0.01       0.0    1151.0 Sgf_operation/Data_B_i[4] 111962.1719
    0:01:02   89740.8      0.00       0.0       0.0                           112689.4219
    0:01:02   89740.8      0.00       0.0       0.0                           112689.4219


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:02   89740.8      0.00       0.0       0.0                           112689.4219
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:01:11   86830.6      0.00       0.0       0.0                           107704.4297
    0:01:11   86830.6      0.00       0.0       0.0                           107704.4297
    0:01:11   86830.6      0.00       0.0       0.0                           107704.4297
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:12   86709.6      0.00       0.0       0.0                           107449.5781
    0:01:15   85194.7      0.00       0.0       0.0                           104941.1875
    0:01:15   85194.7      0.00       0.0       0.0                           104941.1875
    0:01:15   85194.7      0.00       0.0       0.0                           104941.1875
    0:01:17   85177.4      0.00       0.0       0.0                           104894.5703
    0:01:20   84967.2      0.00       0.0       0.0                           104510.2188
    0:01:20   84967.2      0.00       0.0       0.0                           104510.2188
    0:01:20   84967.2      0.00       0.0       0.0                           104510.2188
    0:01:20   84967.2      0.00       0.0       0.0                           104510.2188
    0:01:24   84556.8      0.00       0.0       0.0                           103901.5156
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'add_sub_carry_out' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'add_sub_carry_out' in 'Exp_Operation_m_EW11'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W64_EW11_SW52'.
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'Round_decoder_M_SW23'
Removing design 'Comparator_Less_W9'
Removing design 'adder_W48'
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'substractor_W26_0'
Removing design 'RegisterMult_W1_0'
Removing design 'substractor_W26_1'
Removing design 'RegisterMult_W1_1'
Removing design 'First_Phase_M_W32'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Adder_Round_SW24'
Removing design 'Exp_Operation_m_EW8'
Removing design 'RegisterMult_W9'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'adder_W24'
Removing design 'substractor_W56_1'
Removing design 'FPU_Multiplication_Function_W64_EW11_SW52'
Removing design 'substractor_W56_0'
Removing design 'RegisterMult_W1_2'
Removing design 'RegisterMult_W1_3'
Removing design 'Round_decoder_M_SW52'
Removing design 'Comparator_Less_W12'
Removing design 'adder_W106'
Removing design 'First_Phase_M_W64'
Removing design 'Sgf_Multiplication_SW53'
Removing design 'Barrel_Shifter_M_SW53'
Removing design 'Adder_Round_SW53'
Removing design 'shift_mux_array_SWR53_LEVEL0'
Removing design 'FSM_Mult_Function'
Removing design 'Exp_Operation_m_EW11'
Removing design 'adder_W53'
Removing design 'RegisterMult_W12'
Removing design 'XOR_M'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (27 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:49:44 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     36
    Multiply driven inputs (LINT-6)                                35
    Shorted outputs (LINT-31)                                       1

Cells                                                              39
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          5

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                6
    Multiply driven net with constant driver (LINT-54)              6

Tristate                                                          221
    A tristate bus has a non tri-state driver (LINT-34)           221
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR24_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[0]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[1]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[2]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[3]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[4]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[5]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[6]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[7]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[8]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[9]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[10]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[11]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[12]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[13]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[14]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[15]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[16]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[17]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[18]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[19]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[20]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[21]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[22]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[23]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[24]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[25]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[26]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[27]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[28]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[29]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MY[30]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[0]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[1]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[2]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[3]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[4]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[5]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[6]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[7]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[8]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[9]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[10]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[11]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[12]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[13]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[14]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[15]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[16]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[17]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[18]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[19]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[20]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[21]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[22]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[23]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[24]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[25]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[26]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[27]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[28]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[29]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Op_MX[30]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'rst_int' has non three-state driver 'FS_Module/C214/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/C224/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_C' has non three-state driver 'FS_Module/C226/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/C220/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/C221/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'load_b' has non three-state driver 'FS_Module/C219/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_A' has non three-state driver 'FS_Module/C218/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/C228/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/C227/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/C222/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[0]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[1]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[2]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[3]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[4]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[5]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[6]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[7]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/Data_S[8]' has non three-state driver 'Exp_module/exp_add_subt_m/C20/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/*Logic0*' has non three-state driver 'Exp_module/U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Exp_module/*Logic1*' has non three-state driver 'Exp_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 3 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 24 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Exp_module/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Exp_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 302 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W32_EW8_SW23'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Exp_module/Oflow_A_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 6 of 24 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
  Processing 'First_Phase_M_W32'
  Processing 'Sgf_Multiplication_SW24'
 Implement Synthetic for 'Sgf_Multiplication_SW24'.
  Processing 'FSM_Mult_Function'
  Processing 'multiplier_W13'
 Implement Synthetic for 'multiplier_W13'.
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'multiplier_W12_0'
 Implement Synthetic for 'multiplier_W12_0'.
  Processing 'multiplier_W12_1'
 Implement Synthetic for 'multiplier_W12_1'.
  Processing 'Adder_Round_SW24'
  Processing 'Exp_Operation_m_EW8'
  Processing 'RegisterMult_W9'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'add_sub_carry_out_W9'
 Implement Synthetic for 'add_sub_carry_out_W9'.
  Processing 'substractor_W26_0'
 Implement Synthetic for 'substractor_W26_0'.
  Processing 'adder_W24'
 Implement Synthetic for 'adder_W24'.
  Processing 'RegisterMult_W1_0'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W26_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W24'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W26_0'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W13' #insts = 26. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W12_0' #insts = 24. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W12_1' #insts = 24. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'add_sub_carry_out_W9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW24'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'Sgf_Multiplication_SW24_DW_mult_uns_4'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_7'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_8'
  Mapping 'Sgf_Multiplication_SW24_DW01_add_9'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   26869.0      0.88       2.2     390.0                           38381.7969
    0:00:16   27286.6      0.00       0.0     389.6                           39215.9141
    0:00:16   27286.6      0.00       0.0     389.6                           39215.9141
    0:00:16   27286.6      0.00       0.0     389.6                           39215.9141

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:18   26689.0      0.00       0.0     374.2                           38260.4727
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18   26527.7      0.00       0.0     374.2                           37836.7539
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:00:23   26981.3      0.00       0.0       0.0                           37928.6250
    0:00:23   26981.3      0.00       0.0       0.0                           37928.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   26981.3      0.00       0.0       0.0                           37928.6250
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:00:24   25848.0      0.00       0.0       0.0                           36145.0547
    0:00:24   25848.0      0.00       0.0       0.0                           36145.0547
    0:00:24   25848.0      0.00       0.0       0.0                           36145.0547
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25   25830.7      0.00       0.0       0.0                           36108.9648
    0:00:25   25642.1      0.00       0.0       0.0                           35899.4102
    0:00:25   25642.1      0.00       0.0       0.0                           35899.4102
    0:00:25   25642.1      0.00       0.0       0.0                           35899.4102
    0:00:26   25642.1      0.00       0.0       0.0                           35899.4102
    0:00:26   25596.0      0.00       0.0       0.0                           35821.0742
    0:00:26   25596.0      0.00       0.0       0.0                           35821.0742
    0:00:26   25596.0      0.00       0.0       0.0                           35821.0742
    0:00:26   25596.0      0.00       0.0       0.0                           35821.0742
    0:00:27   25565.8      0.00       0.0       0.0                           35840.6914
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W64_EW11_SW52'.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "EW=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=52". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "SW=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W64' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W64 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W12 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW11' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=26". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W26 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W27 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=27". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=28". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W28 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=56". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "SWR=53,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW53' with
	the parameters "W=53". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W53 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W27'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W56'. (OPT-1056)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W64_EW11_SW52'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (43 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W64_EW11_SW52.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW53) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW53) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W53) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR53_LEVEL0) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW53) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W56_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W56_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W28) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W27_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W27_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W27) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W26) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW11) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_2) #

#   Propagate Constraints from cell Exp_module/exp_result_m/                   \
(RegisterMult_W12) #

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W12) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W64) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W64_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W64_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 17:50:16 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     65
    Multiply driven inputs (LINT-6)                                64
    Shorted outputs (LINT-31)                                       1

Cells                                                              72
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         65
    Nets connected to multiple pins on same cell (LINT-33)          5

Designs                                                             2
    Multiply instantiated designs (LINT-45)                         2

Nets                                                                6
    Multiply driven net with constant driver (LINT-54)              6

Tristate                                                          437
    A tristate bus has a non tri-state driver (LINT-34)           437
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W12', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W12', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW53', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW53', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'Data_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'select_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'shift_mux_array_SWR53_LEVEL0', input port 'bit_shift_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[51]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[50]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[49]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[48]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[47]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[46]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[45]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[44]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[43]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[42]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[41]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[40]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[39]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[38]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[37]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[36]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[35]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[34]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[33]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[32]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[31]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[30]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[29]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[28]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[27]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[26]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.A_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.B_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[26]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[53]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[52]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[55]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW53', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[54]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW53', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[52]', 'Data_B_i[52]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[52]', 'Data_B_i[51]'', 'Data_B_i[50]', 'Data_B_i[49]', 'Data_B_i[48]', 'Data_B_i[47]', 'Data_B_i[46]', 'Data_B_i[45]', 'Data_B_i[44]', 'Data_B_i[43]', 'Data_B_i[42]', 'Data_B_i[41]', 'Data_B_i[40]', 'Data_B_i[39]', 'Data_B_i[38]', 'Data_B_i[37]', 'Data_B_i[36]', 'Data_B_i[35]', 'Data_B_i[34]', 'Data_B_i[33]', 'Data_B_i[32]', 'Data_B_i[31]', 'Data_B_i[30]', 'Data_B_i[29]', 'Data_B_i[28]', 'Data_B_i[27]', 'Data_B_i[26]', 'Data_B_i[25]', 'Data_B_i[24]', 'Data_B_i[23]', 'Data_B_i[22]', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[3]', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[5]', 'Data_B_i[4]'', 'Data_B_i[2]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]'', 'Data_B_i[53]', 'Data_B_i[52]'.
Warning: In design 'Sgf_Multiplication_SW53', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[55]', 'Data_B_i[54]''.
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[0]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[1]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[2]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[3]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[4]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[5]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[6]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[7]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[8]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[9]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[10]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[11]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[12]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[13]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[14]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[15]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[16]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[17]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[18]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[19]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[20]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[21]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[22]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[23]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[24]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[25]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[26]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[27]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[28]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[29]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[30]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[31]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[32]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[33]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[34]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[35]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[36]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[37]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[38]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[39]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[40]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[41]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[42]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[43]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[44]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[45]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[46]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[47]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[48]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[49]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[50]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_normalized_result[51]' has non three-state driver 'Barrel_Shifter_module/Output_Reg/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/U1/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[0]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[1]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[2]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[3]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[4]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[5]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[6]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[7]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[8]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[9]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[10]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'exp_oper_result[11]' has non three-state driver 'Exp_module/exp_result_m/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[0]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[1]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[2]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[3]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[4]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[5]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[6]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[7]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[8]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[9]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[10]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[11]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[12]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[13]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[14]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[15]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[16]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[17]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[18]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[19]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[20]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[21]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[22]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[23]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[24]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[25]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[26]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[27]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[28]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[29]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[30]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[31]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[32]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[33]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[34]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[35]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[36]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[37]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[38]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[39]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[40]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[41]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[42]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[43]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[44]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[45]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[46]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[47]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[48]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[49]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[50]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[51]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[52]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[53]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[54]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[55]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[56]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[57]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[58]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[59]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[60]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[61]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MY[62]' has non three-state driver 'Operands_load_reg/YMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[0]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[1]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[2]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[3]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[4]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[5]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[6]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[7]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[8]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[9]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[10]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[11]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[12]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[13]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[14]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[15]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[16]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[17]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[18]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[19]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[20]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[21]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[22]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[23]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[24]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[25]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[26]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[27]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[28]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[29]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[30]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[31]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[32]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[33]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[34]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[35]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[36]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[37]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[38]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[39]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[40]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[41]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[42]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[43]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[44]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[45]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[46]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[47]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[48]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[49]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[50]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[51]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[52]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[53]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[54]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[54]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[55]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[55]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[56]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[56]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[57]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[57]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[58]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[58]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[59]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[59]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[60]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[60]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[61]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[61]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Op_MX[62]' has non three-state driver 'Operands_load_reg/XMRegister/Q_reg[62]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'rst_int' has non three-state driver 'FS_Module/U17/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_Shift_Value' has non three-state driver 'FS_Module/U18/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_C' has non three-state driver 'FS_Module/U38/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/U34/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/U33/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'load_b' has non three-state driver 'FS_Module/U35/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'selector_A' has non three-state driver 'FS_Module/U15/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/U14/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/U11/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/U32/Y'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'underflow_flag' has non three-state driver 'Exp_module/Underflow_m/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'overflow_flag' has non three-state driver 'Exp_module/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[0]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[1]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[2]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[3]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[4]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[5]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[6]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[7]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[8]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[9]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[10]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/Data_S[11]' has non three-state driver 'Exp_module/exp_add_subt_m/C23/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/*Logic0*' has non three-state driver 'Exp_module/U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Exp_module/*Logic1*' has non three-state driver 'Exp_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[26]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[27]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[28]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[29]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[30]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[31]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[32]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[33]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[34]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[35]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[36]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[37]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[38]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[39]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[40]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[41]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[42]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[43]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[44]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[45]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[46]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[47]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[48]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[49]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[50]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[51]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[52]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[53]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_53'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[54]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_54'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/S_B[55]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_55'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[24]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[25]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[26]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[27]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[28]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[29]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[30]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[31]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[32]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[33]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[34]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[35]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[36]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[37]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[38]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[39]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[40]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[41]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[42]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[43]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[44]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[45]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[46]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[47]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[48]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[49]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[50]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[51]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[52]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[52]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_right[53]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[53]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[24]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[24]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[25]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[25]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[26]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[26]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[27]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[27]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[28]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[28]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[29]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[29]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[30]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[30]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[31]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[31]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[32]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[32]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[33]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[33]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[34]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[34]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[35]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[35]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[36]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[36]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[37]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[37]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[38]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[38]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[39]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[39]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[40]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[40]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[41]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[41]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[42]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[42]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[43]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[43]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[44]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[44]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[45]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[45]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[46]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[46]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[47]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[47]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[48]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[48]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[49]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[49]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[50]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[50]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/Q_left[51]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[51]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Barrel_Shifter_module/*Logic1*' has non three-state driver 'Barrel_Shifter_module/U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[25]' has non three-state driver 'Adder_M/A_operation/add_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[26]' has non three-state driver 'Adder_M/A_operation/add_31/Z_26'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[27]' has non three-state driver 'Adder_M/A_operation/add_31/Z_27'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[28]' has non three-state driver 'Adder_M/A_operation/add_31/Z_28'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[29]' has non three-state driver 'Adder_M/A_operation/add_31/Z_29'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[30]' has non three-state driver 'Adder_M/A_operation/add_31/Z_30'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[31]' has non three-state driver 'Adder_M/A_operation/add_31/Z_31'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[32]' has non three-state driver 'Adder_M/A_operation/add_31/Z_32'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[33]' has non three-state driver 'Adder_M/A_operation/add_31/Z_33'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[34]' has non three-state driver 'Adder_M/A_operation/add_31/Z_34'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[35]' has non three-state driver 'Adder_M/A_operation/add_31/Z_35'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[36]' has non three-state driver 'Adder_M/A_operation/add_31/Z_36'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[37]' has non three-state driver 'Adder_M/A_operation/add_31/Z_37'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[38]' has non three-state driver 'Adder_M/A_operation/add_31/Z_38'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[39]' has non three-state driver 'Adder_M/A_operation/add_31/Z_39'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[40]' has non three-state driver 'Adder_M/A_operation/add_31/Z_40'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[41]' has non three-state driver 'Adder_M/A_operation/add_31/Z_41'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[42]' has non three-state driver 'Adder_M/A_operation/add_31/Z_42'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[43]' has non three-state driver 'Adder_M/A_operation/add_31/Z_43'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[44]' has non three-state driver 'Adder_M/A_operation/add_31/Z_44'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[45]' has non three-state driver 'Adder_M/A_operation/add_31/Z_45'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[46]' has non three-state driver 'Adder_M/A_operation/add_31/Z_46'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[47]' has non three-state driver 'Adder_M/A_operation/add_31/Z_47'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[48]' has non three-state driver 'Adder_M/A_operation/add_31/Z_48'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[49]' has non three-state driver 'Adder_M/A_operation/add_31/Z_49'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[50]' has non three-state driver 'Adder_M/A_operation/add_31/Z_50'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[51]' has non three-state driver 'Adder_M/A_operation/add_31/Z_51'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[52]' has non three-state driver 'Adder_M/A_operation/add_31/Z_52'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', three-state bus 'Adder_M/result_A_adder[53]' has non three-state driver 'Adder_M/A_operation/add_31/Z_53'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 3 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Information: Design 'Multiplexer_AC' is instantiated 53 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[24].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[25].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[26].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[27].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[28].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[29].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[30].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[31].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[32].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[33].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[34].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[35].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[36].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[37].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[38].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[39].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[40].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[41].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[42].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[43].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[44].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[45].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[46].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[47].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[48].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[49].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[50].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[51].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[52].BLK1ROT.rotate_mux' in design 'FPU_Multiplication_Function_W64_EW11_SW52' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Exp_module/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Exp_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W64_EW11_SW52', multiply-driven net 'Barrel_Shifter_module/*Logic1*' is driven by constant 1. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 580 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FPU_Multiplication_Function_W64_EW11_SW52'

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy Operands_load_reg/XMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Exp_module/Oflow_A_m before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.A_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Barrel_Shifter_module/Output_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Operands_load_reg/YMRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sgf_operation/genblk1.B_operation before Pass 1 (OPT-776)
Information: Ungrouping 6 of 24 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPU_Multiplication_Function_W64_EW11_SW52'
  Processing 'multiplier_W28'
 Implement Synthetic for 'multiplier_W28'.
  Processing 'multiplier_W27'
 Implement Synthetic for 'multiplier_W27'.
  Processing 'multiplier_W26'
 Implement Synthetic for 'multiplier_W26'.
  Processing 'substractor_W56_0'
 Implement Synthetic for 'substractor_W56_0'.
  Processing 'adder_W53'
 Implement Synthetic for 'adder_W53'.
  Processing 'RegisterMult_W12'
  Processing 'add_sub_carry_out_W12'
 Implement Synthetic for 'add_sub_carry_out_W12'.
  Processing 'First_Phase_M_W64'
  Processing 'Sgf_Multiplication_SW53'
 Implement Synthetic for 'Sgf_Multiplication_SW53'.
  Processing 'Barrel_Shifter_M_SW53'
  Processing 'Adder_Round_SW53'
  Processing 'shift_mux_array_SWR53_LEVEL0'
  Processing 'substractor_W56_1'
 Implement Synthetic for 'substractor_W56_1'.
  Processing 'FSM_Mult_Function'
  Processing 'Exp_Operation_m_EW11'
  Processing 'RegisterMult_W1_1'
  Processing 'XOR_M'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'substractor_W56_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'substractor_W56_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_W53'. (DDB-72)
Information: Ungrouping hierarchy Sgf_operation/genblk1.middle 'multiplier_W28' #insts = 56. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.right 'multiplier_W27' #insts = 54. (OPT-777)
Information: Ungrouping hierarchy Sgf_operation/genblk1.left 'multiplier_W26' #insts = 52. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'Sgf_Multiplication_SW53'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'Sgf_Multiplication_SW53_DW_mult_uns_4'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_6'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_7'
  Mapping 'Sgf_Multiplication_SW53_DW01_add_8'
Information: Added key list 'DesignWare' to design 'add_sub_carry_out_W12'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:40   89101.4      1.48      41.0    1601.0                           113353.3672
    0:00:43   90758.9      0.00       0.0    1677.0                           116222.3281
    0:00:43   90758.9      0.00       0.0    1677.0                           116222.3281
    0:00:43   90758.9      0.00       0.0    1677.0                           116222.3281

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:52   89149.0      0.00       0.0    1673.0                           114000.5234
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54   88365.6      0.00       0.0    1672.3                           112360.5469
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:01:02   89097.1      0.00       0.0    1198.0 Sgf_operation/Data_B_i[2] 112819.3906
    0:01:03   90224.6      0.00       0.0       0.0                           113587.8984
    0:01:03   90224.6      0.00       0.0       0.0                           113587.8984


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:03   90224.6      0.00       0.0       0.0                           113587.8984
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:01:13   87314.4      0.00       0.0       0.0                           108775.9453
    0:01:13   87314.4      0.00       0.0       0.0                           108775.9453
    0:01:13   87314.4      0.00       0.0       0.0                           108775.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:14   87150.2      0.00       0.0       0.0                           108425.9453
    0:01:17   85487.0      0.00       0.0       0.0                           105620.2188
    0:01:17   85487.0      0.00       0.0       0.0                           105620.2188
    0:01:17   85487.0      0.00       0.0       0.0                           105620.2188
    0:01:18   85471.2      0.00       0.0       0.0                           105586.2812
    0:01:22   85341.6      0.00       0.0       0.0                           105336.8047
    0:01:22   85341.6      0.00       0.0       0.0                           105336.8047
    0:01:22   85341.6      0.00       0.0       0.0                           105336.8047
    0:01:22   85341.6      0.00       0.0       0.0                           105336.8047
    0:01:27   84997.4      0.00       0.0       0.0                           104823.2109
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=12". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW52'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W64_EW11_SW52' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW11'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W12'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW53'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W106'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW53' with
	the parameters "W=106". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW53' with
	the parameters "W=53". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR53_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W64_EW11_SW52'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW53'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW53'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR53_LEVEL0'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design adder_W53, net 'Data_A_i[0]' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/DOUBLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W64_EW11_SW52' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W64_EW11_SW52'.
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> set $x 0
0
dc_shell> elaborate $TOP_NAME -parameters "$PREC_PARAM($x)" -architecture verilog -library WORK
Error: can't read "PREC_PARAM(2)": no such element in array
	Use error_info for more info. (CMD-013)
dc_shell> elaborate $TOP_NAME -parameters "$PREC_PARAM(0)" -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '11' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> ilnk
Error: unknown command 'ilnk' (CMD-005)
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning:  File /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/work/Zero_InfMult_Unit-verilog.pvl not found, or does not contain a usable description of Zero_InfMult_Unit. (ELAB-320)
Error:  Module 'Zero_InfMult_Unit' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)
Warning: Cannot find the design 'Mux_3x1' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Warning: Cannot find the design 'Tenth_Phase' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m_EW8'. (LINK-3)
Error: Unable to match ports of cell Exp_module/Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'Multiplexer_AC' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Zero_InfMult_Unit' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Mux_3x1' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'Tenth_Phase' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterMult_W1_0' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'substractor_W26_1' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'substractor_W26_0' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
0
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
Removing design 'Round_decoder_M_SW23'
Removing design 'Comparator_Less_W9'
Removing design 'adder_W48'
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'First_Phase_M_W32'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Adder_Round_SW24'
Removing design 'Exp_Operation_m_EW8'
Removing design 'RegisterMult_W9'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'add_sub_carry_out_W9'
Removing design 'adder_W24'
Removing design 'FPU_Multiplication_Function_W64_EW11_SW52'
Removing design 'substractor_W56_0'
Removing design 'substractor_W56_1'
Removing design 'RegisterMult_W1_1'
Removing design 'Round_decoder_M_SW52'
Removing design 'Comparator_Less_W12'
Removing design 'adder_W106'
Removing design 'adder_W53'
Removing design 'RegisterMult_W12'
Removing design 'add_sub_carry_out_W12'
Removing design 'First_Phase_M_W64'
Removing design 'Sgf_Multiplication_SW53'
Removing design 'Barrel_Shifter_M_SW53'
Removing design 'Adder_Round_SW53'
Removing design 'shift_mux_array_SWR53_LEVEL0'
Removing design 'FSM_Mult_Function'
Removing design 'Exp_Operation_m_EW11'
Removing design 'XOR_M'
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v

Exp_operation_m.v

First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v

substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v {} Exp_operation_m.v {} First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v {} substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v
Exp_operation_m.v
First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v
substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v Exp_operation_m.v First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Error:  ./source/Zero_InfMult_Unit.v:78: Syntax error at or near token 'endmodule'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> ####################################################################################################################################
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v
Exp_operation_m.v
First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v
substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v Exp_operation_m.v First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Error:  ./source/Zero_InfMult_Unit.v:78: Syntax error at or near token 'endmodule'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> ####################################################################################################################################
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v
Exp_operation_m.v
First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v
substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v Exp_operation_m.v First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> elaborate -format verilog Exp_Operation_m
Error: unknown option '-format' (CMD-010)
Error: extra positional option 'Exp_Operation_m' (CMD-012)
dc_shell> elaborate -architecture verilog Exp_Operation_m
Running PRESTO HDLC
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Exp_Operation_m'.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m'. (LINK-3)
Error: Unable to match ports of cell Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
1
Current design is 'Exp_Operation_m'.
dc_shell> elaborate -architecture verilog Exp_Operation_m
Running PRESTO HDLC
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/Exp_Operation_m.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Exp_Operation_m'.
Error: Width mismatch on port 'Data_B' of reference to 'Comparator_Less' in 'Exp_Operation_m'. (LINK-3)
Error: Unable to match ports of cell Exp_unflow_Comparator_m ('Comparator_Less') to 'Comparator_Less_W9'. (LINK-25)
1
Current design is 'Exp_Operation_m'.
dc_shell> elaborate -architecture verilog Exp_Operation_m -update
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Information: Re-analyzing the out of date architecture 'Exp_Operation_m(verilog)'. (LBR-15)
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/Exp_Operation_m.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Exp_Operation_m'.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m' with
	the parameters "W => 9". (HDL-193)
Presto compilation completed successfully.
Warning: Design 'Comparator_Less_W9' was renamed to 'Comparator_Less_W9_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
1
Current design is 'Exp_Operation_m'.
dc_shell> ####################################################################################################################################
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
Removing design 'Exp_Operation_m'
Removing design 'Comparator_Less_W9'
Removing design 'add_sub_carry_out_W9'
Removing design 'RegisterMult_W9'
Removing design 'RegisterMult_W1'
Removing design 'Comparator_Less_W9_1'
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v
Exp_operation_m.v
First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v
substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v Exp_operation_m.v First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> elaborate -architecture verilog Exp_Operation_m
Running PRESTO HDLC
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Exp_Operation_m'.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
1
Current design is 'Exp_Operation_m'.
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'Exp_Operation_m'
Removing design 'add_sub_carry_out_W9'
Removing design 'RegisterMult_W9'
Removing design 'RegisterMult_W1'
Removing design 'Comparator_Less_W9'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/FPU_Multiplication_Function.v:231: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 24 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (61 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:16:17 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                15
    Shorted outputs (LINT-31)                                       1

Cells                                                             168
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        153
    Nets connected to multiple pins on same cell (LINT-33)         13

Designs                                                             1
    Multiply instantiated designs (LINT-45)                         1

Nets                                                                3
    Multiply driven net with constant driver (LINT-54)              3

Tristate                                                          145
    A tristate bus has a non tri-state driver (LINT-34)           145
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'load' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'rst_int' has non three-state driver 'FS_Module/C214/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_C' has non three-state driver 'FS_Module/C226/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/C220/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/C221/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'load_b' has non three-state driver 'FS_Module/C219/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_A' has non three-state driver 'FS_Module/C218/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/C228/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/C227/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/C222/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Zero_Result_Detect/zero_reg' has non three-state driver 'Zero_Result_Detect/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[0]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[1]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[2]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[3]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[4]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[5]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[6]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[7]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[8]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[9]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[10]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[11]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[12]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[13]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[14]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[15]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[16]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[17]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[18]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[19]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[20]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[21]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[22]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[0]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[1]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[2]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[3]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[4]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[5]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[6]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[7]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sign_S_mux' has non three-state driver 'final_result_ieee_Module/Sign_Mux/C24/Z_0'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 4 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Zero_Result_Detect/Zero_Info_Mult' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: There are 332 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'adder_W12_0_DW01_add_0'
  Processing 'adder_W12_1_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:08   29291.0      0.27       0.4     373.0                          
    0:00:09   29187.4      0.00       0.0     373.0                          
    0:00:09   29171.5      0.25       0.3     373.0                          
    0:00:09   29197.4      0.00       0.0     373.0                          
    0:00:09   29175.8      0.30       0.5     373.0                          
    0:00:09   29216.2      0.00       0.0     373.0                          
    0:00:09   29180.2      0.22       0.2     373.0                          
    0:00:09   29214.7      0.00       0.0     373.0                          
    0:00:09   29180.2      0.22       0.2     373.0                          
    0:00:09   29216.2      0.00       0.0     373.0                          
    0:00:09   29216.2      0.00       0.0     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:11   29239.2      0.00       0.0     328.0                          
    0:00:11   29266.6      0.00       0.0     304.0                          
    0:00:12   29289.6      0.00       0.0     283.0                          
    0:00:12   29312.6      0.00       0.0     259.0                          
    0:00:12   29332.8      0.00       0.0     236.0                          
    0:00:12   29348.6      0.00       0.0     220.0                          
    0:00:12   29377.4      0.00       0.0     200.0                          
    0:00:13   29394.7      0.00       0.0     187.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29252.2      0.00       0.0     185.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   29252.2      0.00       0.0     185.0                          
    0:00:14   29361.6      0.00       0.0     164.0 Operands_load_reg/XMRegister/net104578
    0:00:14   29507.0      0.00       0.0     103.0 Barrel_Shifter_D_I_mux/ctrl
    0:00:15   29556.0      0.00       0.0      31.0 Sgf_operation/genblk1.right/mult_39/n369
    0:00:15   29573.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   29573.3      0.00       0.0       0.0                          
    0:00:15   29573.3      0.00       0.0       0.0                          
    0:00:15   29270.9      0.00       0.0       0.0                          
    0:00:15   29158.6      0.00       0.0       0.0                          
    0:00:15   29119.7      0.00       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.00       0.0       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:16   28778.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
dc_shell> Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'RegisterMult_W32_0'
Removing design 'Comparator_Equal_S31_0'
Removing design 'RegisterMult_W1_0'
Removing design 'multiplier_W12_0'
Removing design 'adder_W12_0'
Removing design 'substractor_W26_0'
Removing design 'Multiplexer_AC_W1_0'
Removing design 'RegisterMult_W32_1'
Removing design 'Comparator_Equal_S31_1'
Removing design 'RegisterMult_W1_1'
Removing design 'multiplier_W12_1'
Removing design 'adder_W12_1'
Removing design 'substractor_W26_1'
Removing design 'Multiplexer_AC_W1_1'
Removing design 'Multiplexer_AC_W1_2'
Removing design 'Multiplexer_AC_W1_3'
Removing design 'Multiplexer_AC_W1_4'
Removing design 'Multiplexer_AC_W1_5'
Removing design 'Multiplexer_AC_W1_6'
Removing design 'Multiplexer_AC_W1_7'
Removing design 'Multiplexer_AC_W1_8'
Removing design 'Multiplexer_AC_W1_9'
Removing design 'Multiplexer_AC_W1_10'
Removing design 'Multiplexer_AC_W1_11'
Removing design 'Multiplexer_AC_W1_12'
Removing design 'Multiplexer_AC_W1_13'
Removing design 'Multiplexer_AC_W1_14'
Removing design 'Multiplexer_AC_W1_15'
Removing design 'Multiplexer_AC_W1_16'
Removing design 'Multiplexer_AC_W1_17'
Removing design 'Multiplexer_AC_W1_18'
Removing design 'Multiplexer_AC_W1_19'
Removing design 'Multiplexer_AC_W1_20'
Removing design 'Multiplexer_AC_W1_21'
Removing design 'Multiplexer_AC_W1_22'
Removing design 'Multiplexer_AC_W1_23'
Removing design 'substractor_W26_0_DW01_sub_0'
Removing design 'substractor_W26_1_DW01_sub_0'
Removing design 'multiplier_W12_1_DW_mult_uns_1'
Removing design 'multiplier_W12_0_DW_mult_uns_1'
Removing design 'adder_W12_1_DW01_add_2'
Removing design 'adder_W12_0_DW01_add_2'
Removing design 'FSM_Mult_Function'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'add_sub_carry_out_W9'
Removing design 'add_sub_carry_out_W9_DW01_add_0'
Removing design 'add_sub_carry_out_W9_DW01_sub_0'
Removing design 'RegisterMult_W9'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W13'
Removing design 'multiplier_W13_DW_mult_uns_2'
Removing design 'adder_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'adder_W24_DW01_add_0'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 24 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (61 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:22:20 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                15
    Shorted outputs (LINT-31)                                       1

Cells                                                             168
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        153
    Nets connected to multiple pins on same cell (LINT-33)         13

Designs                                                             1
    Multiply instantiated designs (LINT-45)                         1

Nets                                                                3
    Multiply driven net with constant driver (LINT-54)              3

Tristate                                                          145
    A tristate bus has a non tri-state driver (LINT-34)           145
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Zero_InfMult_Unit_W32', input port 'load' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Sgf_Multiplication_SW24', input port 'load_b_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Adder_Round_SW24', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Tenth_Phase_W32_EW8_SW23', input port 'load_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'rst_int' has non three-state driver 'FS_Module/C214/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_C' has non three-state driver 'FS_Module/C226/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[0]' has non three-state driver 'FS_Module/C220/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_B[1]' has non three-state driver 'FS_Module/C221/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'load_b' has non three-state driver 'FS_Module/C219/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'selector_A' has non three-state driver 'FS_Module/C218/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_final_result_load' has non three-state driver 'FS_Module/C228/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_adder_round_norm_load' has non three-state driver 'FS_Module/C227/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'FSM_load_second_step' has non three-state driver 'FS_Module/C222/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Zero_Result_Detect/zero_reg' has non three-state driver 'Zero_Result_Detect/C8/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[0]' has non three-state driver 'Adder_M/A_operation/add_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[1]' has non three-state driver 'Adder_M/A_operation/add_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[2]' has non three-state driver 'Adder_M/A_operation/add_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[3]' has non three-state driver 'Adder_M/A_operation/add_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[4]' has non three-state driver 'Adder_M/A_operation/add_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[5]' has non three-state driver 'Adder_M/A_operation/add_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[6]' has non three-state driver 'Adder_M/A_operation/add_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[7]' has non three-state driver 'Adder_M/A_operation/add_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[8]' has non three-state driver 'Adder_M/A_operation/add_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[9]' has non three-state driver 'Adder_M/A_operation/add_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[10]' has non three-state driver 'Adder_M/A_operation/add_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[11]' has non three-state driver 'Adder_M/A_operation/add_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[12]' has non three-state driver 'Adder_M/A_operation/add_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[13]' has non three-state driver 'Adder_M/A_operation/add_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[14]' has non three-state driver 'Adder_M/A_operation/add_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[15]' has non three-state driver 'Adder_M/A_operation/add_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[16]' has non three-state driver 'Adder_M/A_operation/add_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[17]' has non three-state driver 'Adder_M/A_operation/add_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[18]' has non three-state driver 'Adder_M/A_operation/add_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[19]' has non three-state driver 'Adder_M/A_operation/add_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[20]' has non three-state driver 'Adder_M/A_operation/add_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[21]' has non three-state driver 'Adder_M/A_operation/add_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[22]' has non three-state driver 'Adder_M/A_operation/add_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[23]' has non three-state driver 'Adder_M/A_operation/add_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Adder_M/result_A_adder[24]' has non three-state driver 'Adder_M/A_operation/add_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[0]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[1]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[2]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[3]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[4]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[5]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[6]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[7]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[8]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[9]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[10]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[11]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[12]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[13]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[14]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[15]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[16]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[17]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[18]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[19]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[20]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[21]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sgf_S_mux[22]' has non three-state driver 'final_result_ieee_Module/Sgf_Mux/C33/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[0]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[1]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[2]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[3]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[4]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[5]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[6]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Exp_S_mux[7]' has non three-state driver 'final_result_ieee_Module/Exp_Mux/C18/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'final_result_ieee_Module/Sign_S_mux' has non three-state driver 'final_result_ieee_Module/Sign_Mux/C24/Z_0'. (LINT-34)
Information: Design 'RegisterAdd' is instantiated 4 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Zero_Result_Detect/Zero_Info_Mult' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' (black_box)  
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: There are 332 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'adder_W12_0_DW01_add_0'
  Processing 'adder_W12_1_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:07   56603.5      0.00       0.0     373.0                          
    0:00:08   29291.0      0.27       0.4     373.0                          
    0:00:09   29187.4      0.00       0.0     373.0                          
    0:00:09   29171.5      0.25       0.3     373.0                          
    0:00:09   29197.4      0.00       0.0     373.0                          
    0:00:09   29175.8      0.30       0.5     373.0                          
    0:00:09   29216.2      0.00       0.0     373.0                          
    0:00:09   29180.2      0.22       0.2     373.0                          
    0:00:09   29214.7      0.00       0.0     373.0                          
    0:00:10   29180.2      0.22       0.2     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:10   29216.2      0.00       0.0     373.0                          
    0:00:11   29239.2      0.00       0.0     328.0                          
    0:00:12   29266.6      0.00       0.0     304.0                          
    0:00:12   29289.6      0.00       0.0     283.0                          
    0:00:12   29312.6      0.00       0.0     259.0                          
    0:00:12   29332.8      0.00       0.0     236.0                          
    0:00:12   29348.6      0.00       0.0     220.0                          
    0:00:12   29377.4      0.00       0.0     200.0                          
    0:00:13   29394.7      0.00       0.0     187.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29412.0      0.00       0.0     174.0                          
    0:00:13   29252.2      0.00       0.0     185.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   29252.2      0.00       0.0     185.0                          
    0:00:14   29361.6      0.00       0.0     164.0 Operands_load_reg/XMRegister/net111666
    0:00:14   29507.0      0.00       0.0     103.0 Barrel_Shifter_D_I_mux/ctrl
    0:00:15   29556.0      0.00       0.0      31.0 Sgf_operation/genblk1.right/mult_39/n369
    0:00:15   29573.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   29573.3      0.00       0.0       0.0                          
    0:00:15   29573.3      0.00       0.0       0.0                          
    0:00:15   29270.9      0.00       0.0       0.0                          
    0:00:15   29158.6      0.00       0.0       0.0                          
    0:00:15   29119.7      0.00       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.01       0.0       0.0                          
    0:00:15   29111.0      0.00       0.0       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:15   29083.7      0.06       0.1       0.0                          
    0:00:16   28778.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
    0:00:16   28755.4      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (43 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (28 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FSM_Mult_Function.db, etc
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Warning: Cannot find the design 'RegisterAdd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RegisterAdd' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd' in 'Tenth_Phase_W32_EW8_SW23'. (LINK-5)
0
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'RegisterMult_W32_0'
Removing design 'Comparator_Equal_S31_0'
Removing design 'RegisterMult_W1_0'
Removing design 'multiplier_W12_0'
Removing design 'adder_W12_0'
Removing design 'substractor_W26_0'
Removing design 'Multiplexer_AC_W1_0'
Removing design 'RegisterMult_W32_1'
Removing design 'Comparator_Equal_S31_1'
Removing design 'RegisterMult_W1_1'
Removing design 'multiplier_W12_1'
Removing design 'adder_W12_1'
Removing design 'substractor_W26_1'
Removing design 'Multiplexer_AC_W1_1'
Removing design 'Multiplexer_AC_W1_2'
Removing design 'Multiplexer_AC_W1_3'
Removing design 'Multiplexer_AC_W1_4'
Removing design 'Multiplexer_AC_W1_5'
Removing design 'Multiplexer_AC_W1_6'
Removing design 'Multiplexer_AC_W1_7'
Removing design 'Multiplexer_AC_W1_8'
Removing design 'Multiplexer_AC_W1_9'
Removing design 'Multiplexer_AC_W1_10'
Removing design 'Multiplexer_AC_W1_11'
Removing design 'Multiplexer_AC_W1_12'
Removing design 'Multiplexer_AC_W1_13'
Removing design 'Multiplexer_AC_W1_14'
Removing design 'Multiplexer_AC_W1_15'
Removing design 'Multiplexer_AC_W1_16'
Removing design 'Multiplexer_AC_W1_17'
Removing design 'Multiplexer_AC_W1_18'
Removing design 'Multiplexer_AC_W1_19'
Removing design 'Multiplexer_AC_W1_20'
Removing design 'Multiplexer_AC_W1_21'
Removing design 'Multiplexer_AC_W1_22'
Removing design 'Multiplexer_AC_W1_23'
Removing design 'substractor_W26_0_DW01_sub_0'
Removing design 'substractor_W26_1_DW01_sub_0'
Removing design 'multiplier_W12_1_DW_mult_uns_1'
Removing design 'multiplier_W12_0_DW_mult_uns_1'
Removing design 'adder_W12_1_DW01_add_2'
Removing design 'adder_W12_0_DW01_add_2'
Removing design 'FSM_Mult_Function'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'add_sub_carry_out_W9'
Removing design 'add_sub_carry_out_W9_DW01_add_0'
Removing design 'add_sub_carry_out_W9_DW01_sub_0'
Removing design 'RegisterMult_W9'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W13'
Removing design 'multiplier_W13_DW_mult_uns_2'
Removing design 'adder_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'adder_W24_DW01_add_0'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Uniquified 4 instances of design 'RegisterAdd_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 24 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (69 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W32) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/Add_overflow_Result/               \
(RegisterAdd_W1_0) #

#   Propagate Constraints from cell Adder_M/Add_Subt_Result/ (RegisterAdd_W24) \
#

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.finalreg/            \
(RegisterAdd_W48) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Zero_Info_Mult/         \
(RegisterAdd_W1_1) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell Sel_B/ (RegisterAdd_W2) #

#   Propagate Constraints from cell Sel_C/ (RegisterAdd_W1_2) #

#   Propagate Constraints from cell Sel_A/ (RegisterAdd_W1_3) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:24:24 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Multiply driven inputs (LINT-6)                                 2
    Shorted outputs (LINT-31)                                       1

Cells                                                             170
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        155
    Nets connected to multiple pins on same cell (LINT-33)         13

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                          100
    A tristate bus has a non tri-state driver (LINT-34)           100
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[0]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[1]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[2]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[3]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[4]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[5]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[6]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[7]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[8]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[9]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[10]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[11]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[12]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[13]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[14]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[15]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[16]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[17]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[18]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[19]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[20]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[21]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[22]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)

Information: There are 275 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegisterAdd_W32'
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'RegisterAdd_W1_0'
  Processing 'RegisterAdd_W24'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'RegisterAdd_W48'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'RegisterAdd_W2'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'adder_W12_0_DW01_add_0'
  Processing 'adder_W12_1_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:08   64765.4      0.00       0.0     358.0                          
    0:00:08   64765.4      0.00       0.0     358.0                          
    0:00:09   34354.1      3.01      14.5     358.0                          
    0:00:10   34372.8      1.70       6.4     358.0                          
    0:00:10   34423.2      1.37       5.0     358.0                          
    0:00:11   34348.3      2.13       8.6     358.0                          
    0:00:11   34342.6      1.99       8.6     358.0                          
    0:00:11   34323.8      1.93       7.6     358.0                          
    0:00:11   34303.7      2.24       9.5     358.0                          
    0:00:11   34321.0      1.99       7.9     358.0                          
    0:00:11   34319.5      2.11       8.5     358.0                          
    0:00:12   34437.6      1.43       5.0     358.0                          
    0:00:12   34567.2      0.94       3.0     358.0                          
    0:00:12   34665.1      0.19       0.3     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:13   34830.7      0.00       0.0     318.0                          
    0:00:14   34858.1      0.00       0.0     294.0                          
    0:00:14   34879.7      0.00       0.0     271.0                          
    0:00:14   34908.5      0.00       0.0     244.0                          
    0:00:14   34924.3      0.00       0.0     226.0                          
    0:00:15   34940.2      0.00       0.0     210.0                          
    0:00:15   34969.0      0.00       0.0     190.0                          
    0:00:15   34986.2      0.00       0.0     177.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   34981.9      0.00       0.0     166.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   34981.9      0.00       0.0     166.0                          
    0:00:16   34977.6      0.00       0.0     149.0 Sgf_operation/genblk1.middle/mult_39/n496
    0:00:16   35118.7      0.00       0.0      91.0 Sgf_operation/genblk1.left/mult_39/n1
    0:00:17   35160.5      0.00       0.0      23.0 Sgf_operation/genblk1.right/mult_39/n370
    0:00:17   35173.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   34823.5      0.01       0.0       0.0                          
    0:00:17   34712.6      0.01       0.0       0.0                          
    0:00:17   34673.8      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.00       0.0       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:18   34283.5      0.00       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
    0:00:18   34054.6      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (47 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (32 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FSM_Mult_Function.db, etc
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> elaborate $TOP_NAME -parameters "$PREC_PARAM(0)" -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Warning: Overwriting design file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
Warning: Design 'FPU_Multiplication_Function_W32_EW8_SW23' has '38' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (34 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
Warning: Unable to resolve reference 'RegisterMult_W32_1' in 'First_Phase_M_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterMult_W32_0' in 'First_Phase_M_W32'. (LINK-5)
Warning: Unable to resolve reference 'Comparator_Equal_S31_1' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'Comparator_Equal_S31_0' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd_W1_1' in 'Zero_InfMult_Unit_W32'. (LINK-5)
Warning: Unable to resolve reference 'RegisterMult_W1_1' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'RegisterMult_W1_0' in 'Exp_Operation_m_EW8'. (LINK-5)
Warning: Unable to resolve reference 'multiplier_W12_1' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'multiplier_W12_0' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'adder_W12_1' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'adder_W12_0' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'substractor_W26_1' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'substractor_W26_0' in 'Sgf_Multiplication_SW24'. (LINK-5)
Warning: Unable to resolve reference 'RegisterAdd_W1_0' in 'Adder_Round_SW24'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_23' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_22' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_21' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_20' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_19' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_18' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_17' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_16' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_15' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_14' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_13' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_12' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_11' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_10' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_9' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_8' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_7' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_6' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_5' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_4' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_3' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_2' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_1' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
Warning: Unable to resolve reference 'Multiplexer_AC_W1_0' in 'shift_mux_array_SWR24_LEVEL0'. (LINK-5)
0
dc_shell> remove_design -designs
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'FSM_Mult_Function'
Removing design 'RegisterAdd_W1'
Removing design 'RegisterAdd_W2'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'add_sub_carry_out_W9'
Removing design 'add_sub_carry_out_W9_DW01_add_0'
Removing design 'add_sub_carry_out_W9_DW01_sub_0'
Removing design 'RegisterMult_W9'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W13'
Removing design 'multiplier_W13_DW_mult_uns_2'
Removing design 'adder_W48'
Removing design 'RegisterAdd_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'adder_W24_DW01_add_0'
Removing design 'RegisterAdd_W24'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Removing design 'RegisterAdd_W32'
1
dc_shell> elaborate $TOP_NAME -parameters "$PREC_PARAM(0)" -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/iogpil_cmrf8sf_rvt.sdb'
Loading db file '/mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/generic.sdb'
link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> ####################################################################################################################################
dc_shell> #Institucin:                          Instituto Tecnolgico de Costa Rica
dc_shell> #Autor: Jorge Sequeira Rojas          jsequeira03@gmail.com
dc_shell> #Herramienta:        Design Compiler
dc_shell> #Fecha de creacin:
dc_shell> ####################################################################################################################################
dc_shell> set PRECISION(0) "SINGLE";
SINGLE
dc_shell> set PRECISION(1) "DOUBLE";
DOUBLE
dc_shell> set PREC_PARAM(0) "W=32,SW=23,EW=8";
W=32,SW=23,EW=8
dc_shell> set PREC_PARAM(1) "W=64,SW=52,EW=11";
W=64,SW=52,EW=11
dc_shell> # Eliminar diseos previos
dc_shell> set DESIGN_NAME  "fpmult_arch2"
fpmult_arch2
dc_shell> set TOP_NAME     "FPU_Multiplication_Function"
FPU_Multiplication_Function
dc_shell> set CONTRAINTS_FILE_NAME "ASIC_fpmult_arch2_syn_constraints.tcl"
ASIC_fpmult_arch2_syn_constraints.tcl
dc_shell> set compile_fix_cell_degradation true
true
dc_shell> remove_design -designs
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'FSM_Mult_Function'
Removing design 'RegisterAdd_W1'
Removing design 'RegisterAdd_W2'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'RegisterMult_W32'
Removing design 'Comparator_Equal_S31'
Removing design 'add_sub_carry_out_W9'
Removing design 'RegisterMult_W9'
Removing design 'RegisterMult_W1'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W12'
Removing design 'adder_W12'
Removing design 'multiplier_W13'
Removing design 'substractor_W26'
Removing design 'adder_W48'
Removing design 'RegisterAdd_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'RegisterAdd_W24'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Removing design 'RegisterAdd_W32'
Removing design 'Multiplexer_AC_W1'
1
dc_shell> #WE PARSE THE FILE_LIST GENERATED OUTSIDE THIS SCRIPT LINK:http://wiki.tcl.tk/367
dc_shell> set fp [open "scripts/file_list" r]
file16
dc_shell> set file_sources [read $fp]
Adder_Round.v
adder.v
add_sub_carry_out.v
Barrel_Shifter_M.v
Comparator_Equal.v
Comparator_Less.v
Deco_Round_Mult.v
Exp_operation_m.v
First_Phase_M.v
FPU_Multiplication_Function.v
FSM_Mult_Function.v
Multiplexer_AC.v
multiplier.v
Mux_3x1.v
OR_Module.v
RegisterMult.v
RegisterAdd.v
Round_decoder_M.v
Sgf_Multiplication.v
shift_mux.v
substractor.v
Tenth_Phase.v
XOR_M.v
Zero_InfMult_Unit.v


dc_shell> close $fp
dc_shell> set data [split $file_sources "\n"]
Adder_Round.v adder.v add_sub_carry_out.v Barrel_Shifter_M.v Comparator_Equal.v Comparator_Less.v Deco_Round_Mult.v Exp_operation_m.v First_Phase_M.v FPU_Multiplication_Function.v FSM_Mult_Function.v Multiplexer_AC.v multiplier.v Mux_3x1.v OR_Module.v RegisterMult.v RegisterAdd.v Round_decoder_M.v Sgf_Multiplication.v shift_mux.v substractor.v Tenth_Phase.v XOR_M.v Zero_InfMult_Unit.v {} {}
dc_shell> # Primero se analiza el mdulo principal
dc_shell> foreach line $data {
  analyze -library WORK -format verilog "$line"
}
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> #source "ASIC_fpaddsub_arch2_syn_2.tcl"
dc_shell> elaborate $TOP_NAME -parameters "$PREC_PARAM(0)" -architecture verilog -library WORK
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> gui_show_man_page uniquify
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'FSM_Mult_Function'
Removing design 'RegisterAdd_W1'
Removing design 'RegisterAdd_W2'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'RegisterMult_W32'
Removing design 'Comparator_Equal_S31'
Removing design 'add_sub_carry_out_W9'
Removing design 'RegisterMult_W9'
Removing design 'RegisterMult_W1'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W12'
Removing design 'adder_W12'
Removing design 'multiplier_W13'
Removing design 'substractor_W26'
Removing design 'adder_W48'
Removing design 'RegisterAdd_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'RegisterAdd_W24'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Removing design 'RegisterAdd_W32'
Removing design 'Multiplexer_AC_W1'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Uniquified 4 instances of design 'RegisterAdd_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 24 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W32) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/Add_overflow_Result/               \
(RegisterAdd_W1_0) #

#   Propagate Constraints from cell Adder_M/Add_Subt_Result/ (RegisterAdd_W24) \
#

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.finalreg/            \
(RegisterAdd_W48) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Zero_Info_Mult/         \
(RegisterAdd_W1_1) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell Sel_B/ (RegisterAdd_W2) #

#   Propagate Constraints from cell Sel_C/ (RegisterAdd_W1_2) #

#   Propagate Constraints from cell Sel_A/ (RegisterAdd_W1_3) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:45:49 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Multiply driven inputs (LINT-6)                                 2
    Shorted outputs (LINT-31)                                       1

Cells                                                             170
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        155
    Nets connected to multiple pins on same cell (LINT-33)         13

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                          100
    A tristate bus has a non tri-state driver (LINT-34)           100
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[0]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[1]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[2]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[3]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[4]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[5]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[6]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[7]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[8]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[9]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[10]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[11]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[12]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[13]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[14]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[15]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[16]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[17]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[18]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[19]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[20]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[21]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[22]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)

Information: There are 275 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegisterAdd_W32'
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'RegisterAdd_W1_0'
  Processing 'RegisterAdd_W24'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'RegisterAdd_W48'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'RegisterAdd_W2'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'adder_W12_0_DW01_add_0'
  Processing 'adder_W12_1_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:08   64765.4      0.00       0.0     358.0                          
    0:00:08   64765.4      0.00       0.0     358.0                          
    0:00:09   34354.1      3.01      14.5     358.0                          
    0:00:10   34372.8      1.70       6.4     358.0                          
    0:00:10   34423.2      1.37       5.0     358.0                          
    0:00:11   34348.3      2.13       8.6     358.0                          
    0:00:11   34342.6      1.99       8.6     358.0                          
    0:00:11   34323.8      1.93       7.6     358.0                          
    0:00:11   34303.7      2.24       9.5     358.0                          
    0:00:11   34321.0      1.99       7.9     358.0                          
    0:00:11   34319.5      2.11       8.5     358.0                          
    0:00:11   34437.6      1.43       5.0     358.0                          
    0:00:12   34567.2      0.94       3.0     358.0                          
    0:00:12   34665.1      0.19       0.3     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:13   34830.7      0.00       0.0     318.0                          
    0:00:14   34858.1      0.00       0.0     294.0                          
    0:00:14   34879.7      0.00       0.0     271.0                          
    0:00:14   34908.5      0.00       0.0     244.0                          
    0:00:14   34924.3      0.00       0.0     226.0                          
    0:00:15   34940.2      0.00       0.0     210.0                          
    0:00:15   34969.0      0.00       0.0     190.0                          
    0:00:15   34986.2      0.00       0.0     177.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   34981.9      0.00       0.0     166.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   34981.9      0.00       0.0     166.0                          
    0:00:16   34977.6      0.00       0.0     149.0 Sgf_operation/genblk1.middle/mult_39/n496
    0:00:16   35118.7      0.00       0.0      91.0 Sgf_operation/genblk1.left/mult_39/n1
    0:00:17   35160.5      0.00       0.0      23.0 Sgf_operation/genblk1.right/mult_39/n370
    0:00:17   35173.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   34823.5      0.01       0.0       0.0                          
    0:00:17   34712.6      0.01       0.0       0.0                          
    0:00:17   34673.8      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.00       0.0       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:18   34283.5      0.00       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
    0:00:18   34054.6      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
dc_shell> Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (47 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (32 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FSM_Mult_Function.db, etc
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'RegisterAdd_W1_0'
Removing design 'RegisterMult_W32_0'
Removing design 'Comparator_Equal_S31_0'
Removing design 'RegisterMult_W1_0'
Removing design 'multiplier_W12_0'
Removing design 'adder_W12_0'
Removing design 'substractor_W26_0'
Removing design 'Multiplexer_AC_W1_0'
Removing design 'RegisterAdd_W1_1'
Removing design 'RegisterAdd_W1_2'
Removing design 'RegisterAdd_W1_3'
Removing design 'RegisterMult_W32_1'
Removing design 'Comparator_Equal_S31_1'
Removing design 'RegisterMult_W1_1'
Removing design 'multiplier_W12_1'
Removing design 'adder_W12_1'
Removing design 'substractor_W26_1'
Removing design 'Multiplexer_AC_W1_1'
Removing design 'Multiplexer_AC_W1_2'
Removing design 'Multiplexer_AC_W1_3'
Removing design 'Multiplexer_AC_W1_4'
Removing design 'Multiplexer_AC_W1_5'
Removing design 'Multiplexer_AC_W1_6'
Removing design 'Multiplexer_AC_W1_7'
Removing design 'Multiplexer_AC_W1_8'
Removing design 'Multiplexer_AC_W1_9'
Removing design 'Multiplexer_AC_W1_10'
Removing design 'Multiplexer_AC_W1_11'
Removing design 'Multiplexer_AC_W1_12'
Removing design 'Multiplexer_AC_W1_13'
Removing design 'Multiplexer_AC_W1_14'
Removing design 'Multiplexer_AC_W1_15'
Removing design 'Multiplexer_AC_W1_16'
Removing design 'Multiplexer_AC_W1_17'
Removing design 'Multiplexer_AC_W1_18'
Removing design 'Multiplexer_AC_W1_19'
Removing design 'Multiplexer_AC_W1_20'
Removing design 'Multiplexer_AC_W1_21'
Removing design 'Multiplexer_AC_W1_22'
Removing design 'Multiplexer_AC_W1_23'
Removing design 'substractor_W26_0_DW01_sub_0'
Removing design 'substractor_W26_1_DW01_sub_0'
Removing design 'multiplier_W12_1_DW_mult_uns_1'
Removing design 'multiplier_W12_0_DW_mult_uns_1'
Removing design 'adder_W12_1_DW01_add_2'
Removing design 'adder_W12_0_DW01_add_2'
Removing design 'FSM_Mult_Function'
Removing design 'RegisterAdd_W2'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'add_sub_carry_out_W9'
Removing design 'add_sub_carry_out_W9_DW01_add_0'
Removing design 'add_sub_carry_out_W9_DW01_sub_0'
Removing design 'RegisterMult_W9'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W13'
Removing design 'multiplier_W13_DW_mult_uns_2'
Removing design 'adder_W48'
Removing design 'RegisterAdd_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'adder_W24_DW01_add_0'
Removing design 'RegisterAdd_W24'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Removing design 'RegisterAdd_W32'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W32) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/Add_overflow_Result/               \
(RegisterAdd_W1) #

#   Propagate Constraints from cell Adder_M/Add_Subt_Result/ (RegisterAdd_W24) \
#

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.finalreg/            \
(RegisterAdd_W48) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/ (RegisterMult_W1) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Zero_Info_Mult/         \
(RegisterAdd_W1) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32) #

#   Propagate Constraints from cell Sel_B/ (RegisterAdd_W2) #

#   Propagate Constraints from cell Sel_C/ (RegisterAdd_W1) #

#   Propagate Constraints from cell Sel_A/ (RegisterAdd_W1) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:46:31 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Multiply driven inputs (LINT-6)                                 2
    Shorted outputs (LINT-31)                                       1

Cells                                                             170
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        155
    Nets connected to multiple pins on same cell (LINT-33)         13

Designs                                                             8
    Multiply instantiated designs (LINT-45)                         8

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                          100
    A tristate bus has a non tri-state driver (LINT-34)           100
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[0]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[1]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[2]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[3]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[4]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[5]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[6]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[7]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[8]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[9]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[10]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[11]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[12]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[13]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[14]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[15]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[16]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[17]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[18]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[19]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[20]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[21]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[22]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.right/Data_S_o[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_S_o[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/genblk1.Subtr_2/Data_B_i[24]' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Information: Design 'RegisterAdd_W1' is instantiated 4 times. (LINT-45)
         Cell 'Sel_A' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Sel_C' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Zero_Result_Detect/Zero_Info_Mult' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Adder_M/Add_overflow_Result' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'RegisterMult_W32' is instantiated 2 times. (LINT-45)
         Cell 'Operands_load_reg/XMRegister' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Operands_load_reg/YMRegister' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'Comparator_Equal_S31' is instantiated 2 times. (LINT-45)
         Cell 'Zero_Result_Detect/Data_A_Comp' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Zero_Result_Detect/Data_B_Comp' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'RegisterMult_W1' is instantiated 2 times. (LINT-45)
         Cell 'Exp_module/Oflow_A_m' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Exp_module/Underflow_m' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'multiplier_W12' is instantiated 2 times. (LINT-45)
         Cell 'Sgf_operation/genblk1.left' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Sgf_operation/genblk1.right' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'adder_W12' is instantiated 2 times. (LINT-45)
         Cell 'Sgf_operation/genblk1.A_operation' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Sgf_operation/genblk1.B_operation' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'substractor_W26' is instantiated 2 times. (LINT-45)
         Cell 'Sgf_operation/genblk1.Subtr_1' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Sgf_operation/genblk1.Subtr_2' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Information: Design 'Multiplexer_AC_W1' is instantiated 24 times. (LINT-45)
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
         Cell 'Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux' in design 'FPU_Multiplication_Function_W32_EW8_SW23' 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/genblk1.Subtr_2/Data_B_i[24]' is driven by constant 0. (LINT-54)

Information: There are 275 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegisterAdd_W32'
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'RegisterAdd_W1_0'
  Processing 'RegisterAdd_W24'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'RegisterAdd_W48'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'RegisterAdd_W2'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'adder_W12_1_DW01_add_0'
  Processing 'adder_W12_0_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 5)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:09   34354.1      3.01      14.5     358.0                          
    0:00:09   34372.8      1.70       6.4     358.0                          
    0:00:10   34423.2      1.37       5.0     358.0                          
    0:00:10   34348.3      2.13       8.6     358.0                          
    0:00:10   34342.6      1.99       8.6     358.0                          
    0:00:10   34323.8      1.93       7.6     358.0                          
    0:00:10   34303.7      2.24       9.5     358.0                          
    0:00:10   34321.0      1.99       7.9     358.0                          
    0:00:10   34319.5      2.11       8.5     358.0                          
    0:00:11   34437.6      1.43       5.0     358.0                          
    0:00:11   34567.2      0.94       3.0     358.0                          
    0:00:11   34665.1      0.19       0.3     358.0                          
    0:00:11   34796.2      0.00       0.0     358.0                          
    0:00:11   34796.2      0.00       0.0     358.0                          
    0:00:11   34796.2      0.00       0.0     358.0                          
    0:00:11   34796.2      0.00       0.0     358.0                          
    0:00:12   34830.7      0.00       0.0     318.0                          
    0:00:13   34858.1      0.00       0.0     294.0                          
    0:00:13   34879.7      0.00       0.0     271.0                          
    0:00:13   34908.5      0.00       0.0     244.0                          
    0:00:14   34924.3      0.00       0.0     226.0                          
    0:00:14   34940.2      0.00       0.0     210.0                          
    0:00:14   34969.0      0.00       0.0     190.0                          
    0:00:14   34986.2      0.00       0.0     177.0                          
    0:00:14   35003.5      0.00       0.0     164.0                          
    0:00:14   35003.5      0.00       0.0     164.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   35003.5      0.00       0.0     164.0                          
    0:00:14   35003.5      0.00       0.0     164.0                          
    0:00:15   34981.9      0.00       0.0     166.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   34981.9      0.00       0.0     166.0                          
    0:00:15   34977.6      0.00       0.0     149.0 Sgf_operation/genblk1.middle/mult_39/n496
    0:00:16   35118.7      0.00       0.0      91.0 Sgf_operation/genblk1.left/mult_39/n1
    0:00:16   35160.5      0.00       0.0      23.0 Sgf_operation/genblk1.right/mult_39/n370
    0:00:16   35173.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   35173.4      0.00       0.0       0.0                          
    0:00:16   35173.4      0.00       0.0       0.0                          
    0:00:16   34823.5      0.01       0.0       0.0                          
    0:00:16   34712.6      0.01       0.0       0.0                          
    0:00:16   34673.8      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.00       0.0       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34283.5      0.00       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
    0:00:18   34054.6      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (47 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (32 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FSM_Mult_Function.db, etc
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> uplevel #0 source /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/scripts/ASIC_fpmult_arch2_syn.tcl
Removing design 'FPU_Multiplication_Function_W32_EW8_SW23'
Removing design 'RegisterAdd_W1_0'
Removing design 'Multiplexer_AC_W1_0'
Removing design 'substractor_W26_0'
Removing design 'adder_W12_0'
Removing design 'multiplier_W12_0'
Removing design 'RegisterMult_W1_0'
Removing design 'Comparator_Equal_S31_0'
Removing design 'RegisterMult_W32_0'
Removing design 'RegisterAdd_W1_1'
Removing design 'RegisterAdd_W1_2'
Removing design 'RegisterAdd_W1_3'
Removing design 'RegisterMult_W32_1'
Removing design 'Comparator_Equal_S31_1'
Removing design 'RegisterMult_W1_1'
Removing design 'multiplier_W12_1'
Removing design 'adder_W12_1'
Removing design 'substractor_W26_1'
Removing design 'Multiplexer_AC_W1_1'
Removing design 'Multiplexer_AC_W1_2'
Removing design 'Multiplexer_AC_W1_3'
Removing design 'Multiplexer_AC_W1_4'
Removing design 'Multiplexer_AC_W1_5'
Removing design 'Multiplexer_AC_W1_6'
Removing design 'Multiplexer_AC_W1_7'
Removing design 'Multiplexer_AC_W1_8'
Removing design 'Multiplexer_AC_W1_9'
Removing design 'Multiplexer_AC_W1_10'
Removing design 'Multiplexer_AC_W1_11'
Removing design 'Multiplexer_AC_W1_12'
Removing design 'Multiplexer_AC_W1_13'
Removing design 'Multiplexer_AC_W1_14'
Removing design 'Multiplexer_AC_W1_15'
Removing design 'Multiplexer_AC_W1_16'
Removing design 'Multiplexer_AC_W1_17'
Removing design 'Multiplexer_AC_W1_18'
Removing design 'Multiplexer_AC_W1_19'
Removing design 'Multiplexer_AC_W1_20'
Removing design 'Multiplexer_AC_W1_21'
Removing design 'Multiplexer_AC_W1_22'
Removing design 'Multiplexer_AC_W1_23'
Removing design 'substractor_W26_1_DW01_sub_0'
Removing design 'substractor_W26_0_DW01_sub_0'
Removing design 'multiplier_W12_0_DW_mult_uns_1'
Removing design 'multiplier_W12_1_DW_mult_uns_1'
Removing design 'adder_W12_0_DW01_add_2'
Removing design 'adder_W12_1_DW01_add_2'
Removing design 'FSM_Mult_Function'
Removing design 'RegisterAdd_W2'
Removing design 'First_Phase_M_W32'
Removing design 'Zero_InfMult_Unit_W32'
Removing design 'Multiplexer_AC_W9'
Removing design 'Mux_3x1_W8'
Removing design 'Exp_Operation_m_EW8'
Removing design 'XOR_M'
Removing design 'Sgf_Multiplication_SW24'
Removing design 'Multiplexer_AC_W24'
Removing design 'Barrel_Shifter_M_SW24'
Removing design 'Round_decoder_M_SW23'
Removing design 'Adder_Round_SW24'
Removing design 'Tenth_Phase_W32_EW8_SW23'
Removing design 'add_sub_carry_out_W9'
Removing design 'add_sub_carry_out_W9_DW01_add_0'
Removing design 'add_sub_carry_out_W9_DW01_sub_0'
Removing design 'RegisterMult_W9'
Removing design 'Comparator_Less_W9'
Removing design 'multiplier_W13'
Removing design 'multiplier_W13_DW_mult_uns_2'
Removing design 'adder_W48'
Removing design 'RegisterAdd_W48'
Removing design 'shift_mux_array_SWR24_LEVEL0'
Removing design 'RegisterMult_W24'
Removing design 'adder_W24'
Removing design 'adder_W24_DW01_add_0'
Removing design 'RegisterAdd_W24'
Removing design 'Mux_3x1_W1'
Removing design 'Multiplexer_AC_W8'
Removing design 'Multiplexer_AC_W23'
Removing design 'RegisterAdd_W32'
Running PRESTO HDLC
Compiling source file ./source/Adder_Round.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_Shifter_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Equal.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Deco_Round_Mult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Exp_operation_m.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/First_Phase_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Multiplication_Function.v
Warning:  ./source/FPU_Multiplication_Function.v:156: the undeclared symbol 'FSM_Shift_Value' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/FPU_Multiplication_Function.v:177: the undeclared symbol 'FSM_selector_C' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Mult_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/multiplier.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/OR_Module.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterMult.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_decoder_M.v
Warning:  ./source/Round_decoder_M.v:34: the undeclared symbol 'round_ok' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Sgf_Multiplication.v
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./source/Sgf_Multiplication.v:74: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Warning:  ./source/shift_mux.v:33: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/substractor.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/XOR_M.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Zero_InfMult_Unit.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPU_Multiplication_Function_W32_EW8_SW23'.
Information: Building the design 'FSM_Mult_Function'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./source/FSM_Mult_Function.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_Mult_Function line 121 in file
		'./source/FSM_Mult_Function.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'First_Phase_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Zero_InfMult_Unit' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=9". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Exp_Operation_m' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "EW=8". (HDL-193)
Warning:  ./source/Exp_operation_m.v:95: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'XOR_M'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Sgf_Multiplication' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Warning:  ./source/Sgf_Multiplication.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/Sgf_Multiplication.v:67: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=24". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Barrel_Shifter_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Round_decoder_M' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=23". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Information: Building the design 'Adder_Round' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "SW=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Tenth_Phase' instantiated from design 'FPU_Multiplication_Function_W32_EW8_SW23' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'First_Phase_M_W32' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W32 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Equal' instantiated from design 'Zero_InfMult_Unit_W32' with
	the parameters "S=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_sub_carry_out' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W9 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W1 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'Exp_Operation_m_EW8' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W12 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'multiplier' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine multiplier_W13 line 35 in file
		'./source/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pdt_int_reg     | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'substractor' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)
Presto compilation completed successfully.
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Building the design 'RegisterAdd' instantiated from design 'Sgf_Multiplication_SW24' with
	the parameters "W=48". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W48 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "SWR=24,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterMult' instantiated from design 'Barrel_Shifter_M_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterMult_W24 line 31 in file
		'./source/RegisterMult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Adder_Round_SW24' with
	the parameters "W=24". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W24 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'Tenth_Phase_W32_EW8_SW23' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'shift_mux_array_SWR24_LEVEL0' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Information: Uniquified 4 instances of design 'RegisterAdd_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Comparator_Equal_S31'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterMult_W1'. (OPT-1056)
Information: Uniquified 2 instances of design 'multiplier_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_W12'. (OPT-1056)
Information: Uniquified 2 instances of design 'substractor_W26'. (OPT-1056)
Information: Uniquified 24 instances of design 'Multiplexer_AC_W1'. (OPT-1056)
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell final_result_ieee_Module/                  \
(Tenth_Phase_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
final_result_ieee_Module/Final_Result_IEEE/ (RegisterAdd_W32) #

#   Propagate Constraints from cell final_result_ieee_Module/Sgf_Mux/          \
(Multiplexer_AC_W23) #

#   Propagate Constraints from cell final_result_ieee_Module/Exp_Mux/          \
(Multiplexer_AC_W8) #

#   Propagate Constraints from cell final_result_ieee_Module/Sign_Mux/         \
(Mux_3x1_W1) #

#   Propagate Constraints from cell Adder_M/ (Adder_Round_SW24) #

#   Propagate Constraints from cell Adder_M/Add_overflow_Result/               \
(RegisterAdd_W1_0) #

#   Propagate Constraints from cell Adder_M/Add_Subt_Result/ (RegisterAdd_W24) \
#

#   Propagate Constraints from cell Adder_M/A_operation/ (adder_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/                     \
(Barrel_Shifter_M_SW24) #

#   Propagate Constraints from cell Barrel_Shifter_module/Output_Reg/          \
(RegisterMult_W24) #

#   Propagate Constraints from cell Barrel_Shifter_module/shift_mux_array/     \
(shift_mux_array_SWR24_LEVEL0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[23].BLK1ROT.rotate_mux/          \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[22].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[21].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[20].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[19].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[18].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[17].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[16].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[15].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[14].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[13].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[12].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[11].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[10].BLK2ROT.rotate_mux/          \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[9].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[8].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[7].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[6].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[5].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[4].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[3].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[2].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[1].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
Barrel_Shifter_module/shift_mux_array/genblk1[0].BLK2ROT.rotate_mux/           \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell Barrel_Shifter_D_I_mux/                    \
(Multiplexer_AC_W24) #

#   Propagate Constraints from cell Sgf_operation/ (Sgf_Multiplication_SW24) #

#   Propagate Constraints from cell Sgf_operation/genblk1.finalreg/            \
(RegisterAdd_W48) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_2/             \
(substractor_W26_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.Subtr_1/             \
(substractor_W26_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.middle/              \
(multiplier_W13) #

#   Propagate Constraints from cell Sgf_operation/genblk1.B_operation/         \
(adder_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.A_operation/         \
(adder_W12_1) #

#   Propagate Constraints from cell Sgf_operation/genblk1.right/               \
(multiplier_W12_0) #

#   Propagate Constraints from cell Sgf_operation/genblk1.left/                \
(multiplier_W12_1) #

#   Propagate Constraints from cell Sign_operation/ (XOR_M) #

#   Propagate Constraints from cell Exp_module/ (Exp_Operation_m_EW8) #

#   Propagate Constraints from cell Exp_module/Underflow_m/                    \
(RegisterMult_W1_0) #

#   Propagate Constraints from cell Exp_module/Exp_unflow_Comparator_m/        \
(Comparator_Less_W9) #

#   Propagate Constraints from cell Exp_module/Oflow_A_m/ (RegisterMult_W1_1) #

#   Propagate Constraints from cell Exp_module/exp_result_m/ (RegisterMult_W9) \
#

#   Propagate Constraints from cell Exp_module/exp_add_subt_m/                 \
(add_sub_carry_out_W9) #

#   Propagate Constraints from cell Exp_Oper_B_mux/ (Mux_3x1_W8) #

#   Propagate Constraints from cell Exp_Oper_A_mux/ (Multiplexer_AC_W9) #

#   Propagate Constraints from cell Zero_Result_Detect/                        \
(Zero_InfMult_Unit_W32) #

#   Propagate Constraints from cell Zero_Result_Detect/Zero_Info_Mult/         \
(RegisterAdd_W1_1) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_B_Comp/            \
(Comparator_Equal_S31_0) #

#   Propagate Constraints from cell Zero_Result_Detect/Data_A_Comp/            \
(Comparator_Equal_S31_1) #

#   Propagate Constraints from cell Operands_load_reg/ (First_Phase_M_W32) #

#   Propagate Constraints from cell Operands_load_reg/YMRegister/              \
(RegisterMult_W32_0) #

#   Propagate Constraints from cell Operands_load_reg/XMRegister/              \
(RegisterMult_W32_1) #

#   Propagate Constraints from cell Sel_B/ (RegisterAdd_W2) #

#   Propagate Constraints from cell Sel_C/ (RegisterAdd_W1_2) #

#   Propagate Constraints from cell Sel_A/ (RegisterAdd_W1_3) #

#   Propagate Constraints from cell FS_Module/ (FSM_Mult_Function) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Tue Oct 25 18:48:15 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Multiply driven inputs (LINT-6)                                 2
    Shorted outputs (LINT-31)                                       1

Cells                                                             170
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        155
    Nets connected to multiple pins on same cell (LINT-33)         13

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                          100
    A tristate bus has a non tri-state driver (LINT-34)           100
--------------------------------------------------------------------------------

Warning: In design 'add_sub_carry_out_W9', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'add_sub_carry_out_W9', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', input port 'round_mode[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'FSM_Mult_Function', output port 'load_1_o' is connected directly to output port 'ctrl_select_a_o'. (LINT-31)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sel_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_A_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[4]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[2]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[1]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_Oper_B_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Exp_module' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Sgf_operation' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[23]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[22]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[21]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[20]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[19]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[18]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[17]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[16]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[15]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[14]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[13]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[12]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[11]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[10]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[9]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[8]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[7]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[6]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[5]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[4]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[3]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[2]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[1]' is connected to logic 1. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', a pin on submodule 'Adder_M' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[0]' is connected to logic 1. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_A_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[30]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[29]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[28]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[27]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[26]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[25]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[24]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[23]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[22]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[21]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[20]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[19]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[18]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[17]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[16]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[15]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[14]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[13]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[12]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[11]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[10]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[9]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[8]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[7]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[6]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[5]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[4]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[3]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[2]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[1]' is connected to logic 0. 
Warning: In design 'Zero_InfMult_Unit_W32', a pin on submodule 'Data_B_Comp' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_A[0]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'Exp_Operation_m_EW8', a pin on submodule 'Exp_unflow_Comparator_m' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[25]' is connected to logic 0. 
Warning: In design 'Sgf_Multiplication_SW24', a pin on submodule 'genblk1.Subtr_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B_i[24]' is connected to logic 0. 
Warning: In design 'Barrel_Shifter_M_SW24', a pin on submodule 'shift_mux_array' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_shift_i' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'Tenth_Phase_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[7]', 'D2[7]'', 'D2[6]', 'D2[5]', 'D2[4]', 'D2[3]', 'D2[2]', 'D2[1]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Oper_B_mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]', 'D2[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_operation'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_A_i[23]', 'Data_B_i[23]''.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[23]', 'Data_B_i[22]'', 'Data_B_i[21]', 'Data_B_i[20]', 'Data_B_i[19]', 'Data_B_i[18]', 'Data_B_i[17]', 'Data_B_i[16]', 'Data_B_i[15]', 'Data_B_i[14]', 'Data_B_i[13]', 'Data_B_i[12]', 'Data_B_i[11]', 'Data_B_i[10]', 'Data_B_i[9]', 'Data_B_i[8]', 'Data_B_i[7]', 'Data_B_i[6]', 'Data_B_i[5]', 'Data_B_i[3]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Adder_M'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B_i[4]', 'Data_B_i[2]'', 'Data_B_i[1]', 'Data_B_i[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_A_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[30]', 'Data_B[29]'', 'Data_B[28]', 'Data_B[27]', 'Data_B[26]', 'Data_B[25]', 'Data_B[24]', 'Data_B[23]', 'Data_B[22]', 'Data_B[21]', 'Data_B[20]', 'Data_B[19]', 'Data_B[18]', 'Data_B[17]', 'Data_B[16]', 'Data_B[15]', 'Data_B[14]', 'Data_B[13]', 'Data_B[12]', 'Data_B[11]', 'Data_B[10]', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Zero_InfMult_Unit_W32', the same net is connected to more than one pin on submodule 'Data_B_Comp'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_A[30]', 'Data_A[29]'', 'Data_A[28]', 'Data_A[27]', 'Data_A[26]', 'Data_A[25]', 'Data_A[24]', 'Data_A[23]', 'Data_A[22]', 'Data_A[21]', 'Data_A[20]', 'Data_A[19]', 'Data_A[18]', 'Data_A[17]', 'Data_A[16]', 'Data_A[15]', 'Data_A[14]', 'Data_A[13]', 'Data_A[12]', 'Data_A[11]', 'Data_A[10]', 'Data_A[9]', 'Data_A[8]', 'Data_A[7]', 'Data_A[6]', 'Data_A[5]', 'Data_A[4]', 'Data_A[3]', 'Data_A[2]', 'Data_A[1]', 'Data_A[0]'.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]''.
Warning: In design 'Exp_Operation_m_EW8', the same net is connected to more than one pin on submodule 'Exp_unflow_Comparator_m'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[6]', 'Data_B[5]'', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]', 'Data_B[0]'.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Sgf_Multiplication_SW24', the same net is connected to more than one pin on submodule 'genblk1.Subtr_2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B_i[25]', 'Data_B_i[24]''.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[7]', 'D1[6]'', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'Tenth_Phase_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'sign_final_result' has non three-state driver 'Sign_operation/C7/Z'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[0]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[1]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[2]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[3]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[4]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[5]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[6]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[7]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[8]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[9]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[10]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[11]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[12]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[13]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[14]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[15]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[16]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[17]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[18]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[19]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[20]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[21]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'P_Sgf[22]' has non three-state driver 'Sgf_operation/genblk1.finalreg/Q_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus '*Logic0*' has non three-state driver 'U2/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[0]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_0'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[1]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_1'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[2]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_2'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[3]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_3'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[4]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_4'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[5]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_5'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[6]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_6'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[7]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_7'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[8]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_8'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[9]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_9'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[10]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_10'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[11]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_11'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[12]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_12'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[13]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_13'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[14]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_14'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[15]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_15'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[16]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_16'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[17]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_17'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[18]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_18'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[19]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_19'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[20]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_20'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[21]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_21'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[22]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_22'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[23]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_23'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[24]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_24'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/S_B[25]' has non three-state driver 'Sgf_operation/genblk1.Subtr_2/sub_31/Z_25'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[0]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[1]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[2]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[3]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[4]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[5]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[6]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[7]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[8]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[9]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[10]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[11]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[12]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[13]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[14]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[15]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[16]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[17]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[18]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[19]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[20]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[21]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[22]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_right[23]' has non three-state driver 'Sgf_operation/genblk1.right/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[0]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[0]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[1]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[1]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[2]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[2]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[3]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[3]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[4]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[4]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[5]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[5]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[6]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[6]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[7]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[7]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[8]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[8]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[9]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[9]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[10]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[10]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[11]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[11]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[12]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[12]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[13]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[13]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[14]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[14]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[15]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[15]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[16]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[16]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[17]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[17]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[18]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[18]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[19]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[19]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[20]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[20]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[21]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[21]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[22]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[22]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/Q_left[23]' has non three-state driver 'Sgf_operation/genblk1.left/pdt_int_reg[23]/Q'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', three-state bus 'Sgf_operation/*Logic0*' has non three-state driver 'Sgf_operation/U1/**logic_0**'. (LINT-34)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net '*Logic0*' is driven by constant 0. (LINT-54)
Warning: In design 'FPU_Multiplication_Function_W32_EW8_SW23', multiply-driven net 'Sgf_operation/*Logic0*' is driven by constant 0. (LINT-54)

Information: There are 275 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegisterAdd_W32'
  Processing 'Multiplexer_AC_W23'
  Processing 'Multiplexer_AC_W8'
  Processing 'Mux_3x1_W1'
  Processing 'Tenth_Phase_W32_EW8_SW23'
  Processing 'RegisterAdd_W1_0'
  Processing 'RegisterAdd_W24'
  Processing 'adder_W24'
  Processing 'Adder_Round_SW24'
  Processing 'RegisterMult_W24'
  Processing 'Multiplexer_AC_W1_0'
  Processing 'shift_mux_array_SWR24_LEVEL0'
  Processing 'Barrel_Shifter_M_SW24'
  Processing 'Multiplexer_AC_W24'
  Processing 'RegisterAdd_W48'
  Processing 'substractor_W26_0'
  Processing 'multiplier_W13'
  Processing 'adder_W12_0'
  Processing 'multiplier_W12_0'
  Processing 'Sgf_Multiplication_SW24'
  Processing 'XOR_M'
  Processing 'RegisterMult_W1_0'
  Processing 'Comparator_Less_W9'
  Processing 'RegisterMult_W9'
  Processing 'add_sub_carry_out_W9'
  Processing 'Exp_Operation_m_EW8'
  Processing 'Mux_3x1_W8'
  Processing 'Multiplexer_AC_W9'
  Processing 'Comparator_Equal_S31_0'
Information: Added key list 'DesignWare' to design 'Comparator_Equal_S31_0'. (DDB-72)
  Processing 'Zero_InfMult_Unit_W32'
  Processing 'RegisterMult_W32_0'
  Processing 'First_Phase_M_W32'
  Processing 'RegisterAdd_W2'
  Processing 'FSM_Mult_Function'
  Processing 'FPU_Multiplication_Function_W32_EW8_SW23'
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_W24_DW01_add_0'
  Processing 'substractor_W26_0_DW01_sub_0'
  Processing 'substractor_W26_1_DW01_sub_0'
  Processing 'adder_W12_0_DW01_add_0'
  Processing 'adder_W12_1_DW01_add_0'
  Mapping 'Comparator_Less_W9_DW_cmp_0'
  Processing 'add_sub_carry_out_W9_DW01_add_0'
  Processing 'add_sub_carry_out_W9_DW01_sub_0'
  Mapping 'multiplier_W12_0_DW_mult_uns_0'
  Mapping 'multiplier_W12_1_DW_mult_uns_0'
  Mapping 'multiplier_W13_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Comparator_Less_W9'. (DDB-72)
  Mapping Optimization (Phase 6)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:07   64765.4      0.00       0.0     358.0                          
    0:00:09   34354.1      3.01      14.5     358.0                          
    0:00:09   34372.8      1.70       6.4     358.0                          
    0:00:10   34423.2      1.37       5.0     358.0                          
    0:00:10   34348.3      2.13       8.6     358.0                          
    0:00:10   34342.6      1.99       8.6     358.0                          
    0:00:11   34323.8      1.93       7.6     358.0                          
    0:00:11   34303.7      2.24       9.5     358.0                          
    0:00:11   34321.0      1.99       7.9     358.0                          
    0:00:11   34319.5      2.11       8.5     358.0                          
    0:00:11   34437.6      1.43       5.0     358.0                          
    0:00:11   34567.2      0.94       3.0     358.0                          
    0:00:11   34665.1      0.19       0.3     358.0                          
    0:00:11   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:12   34796.2      0.00       0.0     358.0                          
    0:00:13   34830.7      0.00       0.0     318.0                          
    0:00:13   34858.1      0.00       0.0     294.0                          
    0:00:14   34879.7      0.00       0.0     271.0                          
    0:00:14   34908.5      0.00       0.0     244.0                          
    0:00:14   34924.3      0.00       0.0     226.0                          
    0:00:14   34940.2      0.00       0.0     210.0                          
    0:00:14   34969.0      0.00       0.0     190.0                          
    0:00:15   34986.2      0.00       0.0     177.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   35003.5      0.00       0.0     164.0                          
    0:00:15   34981.9      0.00       0.0     166.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   34981.9      0.00       0.0     166.0                          
    0:00:16   34977.6      0.00       0.0     149.0 Sgf_operation/genblk1.middle/mult_39/n496
    0:00:16   35118.7      0.00       0.0      91.0 Sgf_operation/genblk1.left/mult_39/n1
    0:00:16   35160.5      0.00       0.0      23.0 Sgf_operation/genblk1.right/mult_39/n370
    0:00:17   35173.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   35173.4      0.00       0.0       0.0                          
    0:00:17   34823.5      0.01       0.0       0.0                          
    0:00:17   34712.6      0.01       0.0       0.0                          
    0:00:17   34673.8      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.01       0.0       0.0                          
    0:00:17   34656.5      0.00       0.0       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:17   34119.4      3.22      14.9       0.0                          
    0:00:18   34283.5      0.00       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
    0:00:18   34054.6      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34053.1      0.03       0.0       0.0                          
    0:00:18   34060.3      0.00       0.0       0.0                          
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1.Final ('adder') to 'adder_W48'. (LINK-25)
Warning: In the design FSM_Mult_Function, net 'load_1_o' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './db/SINGLE/FPU_Multiplication_Function_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/db/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/FPU_Multiplication_Function_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Current design is 'FPU_Multiplication_Function_W32_EW8_SW23'.
dc_shell> link

  Linking design 'FPU_Multiplication_Function_W32_EW8_SW23'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (47 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FPU_Multiplication_Function_W32_EW8_SW23.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  * (32 designs)              /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/front_end/FSM_Mult_Function.db, etc
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Round_Bits_i' of reference to 'Round_decoder_M' in 'FPU_Multiplication_Function_W32_EW8_SW23'. (LINK-3)
Error: Unable to match ports of cell Round_Decoder ('Round_decoder_M') to 'Round_decoder_M_SW23'. (LINK-25)
Error: Width mismatch on port 'Data_B_i' of reference to 'adder' in 'Sgf_Multiplication_SW24'. (LINK-3)
Error: Unable to match ports of cell Sgf_operation/genblk1_Final ('adder') to 'adder_W48'. (LINK-25)
0
dc_shell> dc_shell> 
Received Signal 1 from: PID=4314 (UID=1160251034)
