
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.464361                       # Number of seconds simulated
sim_ticks                                1464360857500                       # Number of ticks simulated
final_tick                               1464360857500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34568                       # Simulator instruction rate (inst/s)
host_op_rate                                    60585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101240088                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826140                       # Number of bytes of host memory used
host_seconds                                 14464.24                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       548874240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          548928128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    112324864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112324864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4288080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4288501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        877538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             877538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              36800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          374821710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             374858509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         36800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        76705727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76705727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        76705727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             36800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         374821710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            451564236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4288501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     877538                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8577002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1755076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              547037248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1890880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               112273792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               548928128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112324864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  29545                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   771                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      3402335                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            540439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            524955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            529364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            583746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            522199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            521033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            541060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            513589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            514946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            517704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           529202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           546353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           549627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           546260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           542788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            112206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            110071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            110817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            102167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           103421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           109392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           112309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           112955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           112220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           112005                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1464359832500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8577002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1755076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4274158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4273299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4296325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.459303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.302024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.785289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       111316      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3862493     89.90%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       175829      4.09%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34534      0.80%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15635      0.36%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13009      0.30%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10723      0.25%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8582      0.20%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64204      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4296325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.974505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.480418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92611     90.99%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6708      6.59%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1904      1.87%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          419      0.41%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           77      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           14      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101786                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.234964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.203851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39930     39.23%     39.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1536      1.51%     40.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57941     56.92%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1401      1.38%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              916      0.90%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101786                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 225430409750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            385695228500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42737285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26373.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45123.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       373.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    374.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4912057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1093353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     283458.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    58.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              16288866720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8887774500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             33355803000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5735486880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          95644879200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         719033134230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         247885350750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1126831295280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            769.504136                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 407839127500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   48898200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1007622970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              16191350280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8834566125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             33314361600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5632234560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          95644879200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         714987318690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         251434311750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1126039022205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.963099                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 413597949000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   48898200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1001864148500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       2928721715                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2928721715                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9976395                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.663298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283793200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9977419                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.443548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1169066500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.663298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597518657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597518657                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211582317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211582317                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72210883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72210883                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283793200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283793200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283793200                       # number of overall hits
system.cpu.dcache.overall_hits::total       283793200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9709744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9709744                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       267675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       267675                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9977419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9977419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9977419                       # number of overall misses
system.cpu.dcache.overall_misses::total       9977419                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 490344793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 490344793000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12868212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12868212500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 503213005500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 503213005500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 503213005500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 503213005500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221292061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221292061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293770619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293770619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293770619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293770619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.043878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043878                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003693                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033963                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50500.280234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50500.280234                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48074.016998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48074.016998                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50435.188249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50435.188249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50435.188249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50435.188249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2631132                       # number of writebacks
system.cpu.dcache.writebacks::total           2631132                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9709744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9709744                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       267675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267675                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9977419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9977419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9977419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9977419                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 480635049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 480635049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12600537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12600537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 493235586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 493235586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 493235586500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 493235586500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.043878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033963                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49500.280234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49500.280234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47074.016998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47074.016998                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49435.188249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49435.188249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49435.188249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49435.188249                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           376.808562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1605017.829384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   376.808562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.367977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.367977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636314                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636314                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317524                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317524                       # number of overall hits
system.cpu.icache.overall_hits::total       677317524                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          422                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37471500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37471500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37471500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37471500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37471500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37471500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88795.023697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88795.023697                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88795.023697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88795.023697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88795.023697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88795.023697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37049500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37049500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87795.023697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87795.023697                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87795.023697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87795.023697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87795.023697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87795.023697                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4448140                       # number of replacements
system.l2.tags.tagsinuse                  8008.834813                       # Cycle average of tags in use
system.l2.tags.total_refs                    14535766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4456300                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.261846                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              325687361500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1754.046724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.076875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6253.711214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.214117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.763392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24678233                       # Number of tag accesses
system.l2.tags.data_accesses                 24678233                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2631132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631132                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             149528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149528                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5539811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5539811                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5689339                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5689340                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              5689339                       # number of overall hits
system.l2.overall_hits::total                 5689340                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           118147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              118147                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      4169933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4169933                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4288080                       # number of demand (read+write) misses
system.l2.demand_misses::total                4288501                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                421                       # number of overall misses
system.l2.overall_misses::cpu.data            4288080                       # number of overall misses
system.l2.overall_misses::total               4288501                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10628980500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10628980500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36399000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 407867985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 407867985000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  418496965500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     418533364500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36399000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 418496965500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    418533364500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2631132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         267675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9709744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9709744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               422                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9977419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9977841                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              422                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9977419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9977841                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.441382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.441382                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.429459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.429459                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.429778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.429802                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.429778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.429802                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89964.032096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89964.032096                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86458.432304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86458.432304                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97811.639899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97811.639899                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86458.432304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97595.419279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97594.325966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86458.432304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97595.419279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97594.325966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               877538                       # number of writebacks
system.l2.writebacks::total                    877538                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       694275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        694275                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       118147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         118147                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      4169933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4169933                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4288080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4288501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4288080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4288501                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9447510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9447510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 366168655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 366168655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 375616165500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 375648354500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 375616165500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 375648354500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.441382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.441382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.429459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.429459                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.429778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.429802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.429778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.429802                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79964.032096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79964.032096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76458.432304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76458.432304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87811.639899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87811.639899                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76458.432304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87595.419279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87594.325966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76458.432304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87595.419279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87594.325966                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            4170354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       877538                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3402335                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118147                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118147                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4170354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12856875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12856875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12856875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    661252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    661252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               661252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           8568374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8568374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8568374                       # Request fanout histogram
system.membus.reqLayer2.occupancy         15626514000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41089116000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19954259                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9976418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         862542                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       862542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9710166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3508670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10915864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267675                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9709744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29931232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29932099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1613894528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1613951488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4448140                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14425981                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13563438     94.02%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 862543      5.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14425981                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15239439500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1055000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24943547500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
