<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="PRACTICA2INTENTO2" device="LCMXO2-7000HE-5TG144C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="FSM"/>
        <Source name="sumadorcompleto.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="sumador13bits.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="multiplicador.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="divisor.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="lsl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="alu.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="ALU"/>
        </Source>
        <Source name="rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="unidadcontrol.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="FSM"/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="practica2/practica2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="PRACTICA2INTENTO2.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="PRACTICA2INTENTO21.sty"/>
</BaliProject>
