library ieee;
use ieee.std_logic_1164.all;

entity reg1 is
port ( i_D0       : in  std_logic;  -- clear/reset
       i_w_DATA   : in  std_logic_vector(7 downto 0);  -- data input         
       o_Q0       : out std_logic_vector(7 downto 0)); -- data output
end reg1;


architecture arch_1 of reg1 is
begin
  process(i_D0, i_w_DATA) 
  begin
    if (i_D0='1') then
      o_Q0 <= i_w_DATA;
    else
      o_Q0 <= (others=>'0');
    end if;
  end process;
end arch_1;
