$date
	Wed Sep 21 19:34:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q3_tb $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # inp $end
$scope module test $end
$var wire 1 " clock $end
$var wire 1 # inp $end
$var parameter 3 $ n0 $end
$var parameter 3 % n1 $end
$var parameter 3 & n2 $end
$var parameter 3 ' n3 $end
$var parameter 3 ( n4 $end
$var reg 1 ! out $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
b0 )
0#
0"
0!
$end
#9
1#
#10
b1 )
1"
#20
0"
#29
0#
#30
b10 )
1"
#40
0"
#49
1#
#50
1!
b0 )
1"
#60
0"
#69
0#
#70
1"
#80
0"
#89
1#
#90
0!
b1 )
1"
#100
0"
#109
0#
#110
b10 )
1"
#120
0"
#129
1#
#130
1!
b0 )
1"
#140
0"
#149
0#
#150
1"
#160
0"
#169
1#
#170
0!
b1 )
1"
#180
0"
#190
b11 )
1"
#200
0"
#210
b10 )
1"
#220
0"
#230
1!
b0 )
1"
#240
0"
#250
0!
b1 )
1"
#260
0"
#270
b11 )
1"
#280
0"
#290
b10 )
1"
#300
0"
#310
1!
b0 )
1"
#320
0"
#330
0!
b1 )
1"
#340
0"
#350
b11 )
1"
#360
0"
#369
