
*** Running vivado
    with args -log circuit5.vds -m64 -mode batch -messageDb vivado.pb -notrace -source circuit5.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source circuit5.tcl -notrace
Command: synth_design -top circuit5 -part xc7a100tfgg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14404 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 274.055 ; gain = 67.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit5' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit5.v:2]
INFO: [Synth 8-638] synthesizing module 'SADD' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SADD.v:24]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SADD' (1#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SADD.v:24]
INFO: [Synth 8-638] synthesizing module 'SSUB' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSUB.v:23]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSUB' (2#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSUB.v:23]
INFO: [Synth 8-638] synthesizing module 'SCOMP' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/SCOMP.v:21]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SCOMP' (3#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/SCOMP.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX2x1' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/MUX2x1.v:21]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2x1' (4#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/MUX2x1.v:21]
INFO: [Synth 8-638] synthesizing module 'SREG' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SREG' (5#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
INFO: [Synth 8-638] synthesizing module 'SSHL' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSHL.v:23]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSHL' (6#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSHL.v:23]
INFO: [Synth 8-638] synthesizing module 'SSHR' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSHR.v:23]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSHR' (7#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SSHR.v:23]
INFO: [Synth 8-638] synthesizing module 'SREG__parameterized0' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SREG__parameterized0' (7#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
INFO: [Synth 8-638] synthesizing module 'SREG__parameterized1' [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SREG__parameterized1' (7#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/project_2/project_2.srcs/sources_1/new/SREG.v:22]
INFO: [Synth 8-256] done synthesizing module 'circuit5' (8#1) [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit5.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 310.531 ; gain = 103.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 310.531 ; gain = 103.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 310.531 ; gain = 103.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 318.289 ; gain = 111.371
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SCOMP_4' (SCOMP) to 'SCOMP_5'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module SSUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module MUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module SREG 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module SREG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module SREG__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.805 ; gain = 232.887
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.926 ; gain = 233.008
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 439.926 ; gain = 233.008

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[58]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[57]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[56]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[55]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[54]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[53]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[52]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[51]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[50]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[49]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[48]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[47]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[46]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[45]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[44]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[43]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[42]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[41]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[40]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[39]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[38]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[37]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[36]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[35]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[34]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_8/q_reg[33]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[58]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[57]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[56]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[55]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[54]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[53]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[52]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[51]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[50]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[49]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[48]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[47]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[46]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[45]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[44]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[43]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[42]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[41]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[40]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[39]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[38]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[37]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[36]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[35]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[34]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[33]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (REG_9/q_reg[32]) is unused and will be removed from module circuit5.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 450.199 ; gain = 243.281
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 450.199 ; gain = 243.281

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 450.199 ; gain = 243.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 460.395 ; gain = 253.477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    62|
|3     |LUT2   |   161|
|4     |LUT3   |     1|
|5     |LUT4   |   192|
|6     |LUT5   |    64|
|7     |LUT6   |    21|
|8     |FDRE   |   129|
|9     |IBUF   |   194|
|10    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------------+------+
|      |Instance   |Module               |Cells |
+------+-----------+---------------------+------+
|1     |top        |                     |   889|
|2     |  MUX2x1_6 |MUX2x1               |    33|
|3     |  MUX2x1_7 |MUX2x1_0             |    32|
|4     |  REG_12   |SREG__parameterized0 |    32|
|5     |  REG_13   |SREG__parameterized1 |    32|
|6     |  REG_8    |SREG                 |    65|
|7     |  REG_9    |SREG_1               |    97|
|8     |  SADD_1   |SADD                 |   133|
|9     |  SADD_2   |SADD_2               |   113|
|10    |  SCOMP_4  |SCOMP                |    22|
|11    |  SSHL_10  |SSHL                 |    31|
|12    |  SSHR_11  |SSHR                 |    32|
|13    |  SSUB_3   |SSUB                 |     8|
+------+-----------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 460.395 ; gain = 253.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.395 ; gain = 253.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 525.531 ; gain = 318.613
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 525.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 17:23:49 2016...
