# TCL-TK Practice and Projects

## Index

* [TCL-Practice](#TCL-Practice)
    * [TCL-Datatype](#Perl-Datatype)
    * [Control-Structure](#Control-Structure)
    * [Loop](#Loop)
    * [Procedures](#Procedures)
    * [File-I/O](#File-I/O)
    * [Error-Handling](#Error-Handling)
    * [Directories](#Directories)
    * [Packages](#Packages)
    * [Built-in-Functions](#Built-in-Functions)
    * [Regular-expressions](#Regular-expressions)
    
* [TK-Practice](#perl-practice)
    * [Basic-Widgets](#Basic-Widgets)
    * [Layout-Widgets](#Layout-Widgets)
    * [Selection-Widgets](#Selection-Widgets)
    * [Canvas-Widgets](#Canvas-Widgets)
    * [Mega-Widgets](#Mega-Widgets)
    * [Fonts](#Fonts)
    * [Images](#Images)
    * [Events](#Events)
    * [Windows-Manager](#Windows-Manager)
    * [Geometry-Manager](#Geometry-Manager)
    
* [TCL-TK-mini-projects](#TCL-TK-mini-projects)
    * [Genrating-Gates-verilog-modules-and-Testbench-modules](#Genrating-Gates-verilog-modules-and-Testbench-modules)
* [misc](#misc)
* [Perl-installation](#notebook-installation)
* [Credits](#credits)
* [Contributing](#contributing)
* [Contact-info](#contact-info)
* [License](#license)

## TCL-Practice

### TCL-Datatype
### Control-Structure
### Loop
### Procedures
### File-I/O
### Error-Handling
### Directories
### Packages
### Built-in-Functions
### Regular-expressions

## TK-Practice

## TCL-TK-mini-projects
Following are the Perl projects

<br/>
<p align="center">
  <img src="https://www.vectorlogo.zone/logos/tcl/tcl-ar21.svg" alt="perl" width="40" height="40"/>
</p>

1. ### Genrating-Gates-verilog-modules-and-Testbench-modules

1. #### Overview

TCL widget-based custom GUI using buttons & text entry for module & testbench creations. Note: The TCL widget has to run the corresponding Perl script for .V file creation

2. #### Output

<br/>
<p align="center">
  <img src="https://1.bp.blogspot.com/-NL42Z9T4fYM/YAQM1cRmCoI/AAAAAAAAAd4/QkJmiQhm6IgvOBybnnx3ogetMQTLGj98ACLcBGAsYHQ/s320/rot13.jpg">
</p>

*For code please click here*  [Solution](https://github.com/Yaduvanshi05Bhupendra/TCL-TK/blob/main/Mini_projects/TCL_GUI_to_create_verilog_gate_file.tcl)


