
program-jmp-stripped:     file format elf32-littlearm

Disassembly of section .text:

00008314 <_start>:
    8314:	e3a0b000 	mov	fp, #0	; 0x0
    8318:	e3a0e000 	mov	lr, #0	; 0x0
    831c:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
    8320:	e1a0200d 	mov	r2, sp
    8324:	e52d2004 	push	{r2}		; (str r2, [sp, #-4]!)
    8328:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
    832c:	e59fc010 	ldr	ip, [pc, #16]	; 8344 <_start+0x30>
    8330:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    8334:	e59f000c 	ldr	r0, [pc, #12]	; 8348 <_start+0x34>
    8338:	e59f300c 	ldr	r3, [pc, #12]	; 834c <_start+0x38>
    833c:	eaffffee 	b	82fc <_start-0x18>
    8340:	ebfffff0 	bl	8308 <_start-0xc>
    8344:	00008450 	andeq	r8, r0, r0, asr r4
    8348:	00008410 	andeq	r8, r0, r0, lsl r4
    834c:	000082d8 	ldrdeq	r8, [r0], -r8
    8350:	46c04700 	strbmi	r4, [r0], r0, lsl #14
    8354:	46c04708 	strbmi	r4, [r0], r8, lsl #14
    8358:	46c04710 	undefined
    835c:	46c04718 	undefined
    8360:	46c04720 	strbmi	r4, [r0], r0, lsr #14
    8364:	46c04728 	strbmi	r4, [r0], r8, lsr #14
    8368:	46c04730 	undefined
    836c:	46c04738 	undefined
    8370:	46c04740 	strbmi	r4, [r0], r0, asr #14
    8374:	46c04748 	strbmi	r4, [r0], r8, asr #14
    8378:	46c04750 	undefined
    837c:	46c04758 	undefined
    8380:	46c04760 	strbmi	r4, [r0], r0, ror #14
    8384:	46c04768 	strbmi	r4, [r0], r8, ror #14
    8388:	46c04770 	undefined
    838c:	e59f2010 	ldr	r2, [pc, #16]	; 83a4 <_start+0x90>
    8390:	e5d23000 	ldrb	r3, [r2]
    8394:	e3530000 	cmp	r3, #0	; 0x0
    8398:	02833001 	addeq	r3, r3, #1	; 0x1
    839c:	05c23000 	strbeq	r3, [r2]
    83a0:	e12fff1e 	bx	lr
    83a4:	0001054c 	andeq	r0, r1, ip, asr #10
    83a8:	e59f0028 	ldr	r0, [pc, #40]	; 83d8 <_start+0xc4>
    83ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    83b0:	e5903000 	ldr	r3, [r0]
    83b4:	e24dd004 	sub	sp, sp, #4	; 0x4
    83b8:	e3530000 	cmp	r3, #0	; 0x0
    83bc:	0a000003 	beq	83d0 <_start+0xbc>
    83c0:	e59f3014 	ldr	r3, [pc, #20]	; 83dc <_start+0xc8>
    83c4:	e3530000 	cmp	r3, #0	; 0x0
    83c8:	0a000000 	beq	83d0 <_start+0xbc>
    83cc:	e12fff33 	blx	r3
    83d0:	e28dd004 	add	sp, sp, #4	; 0x4
    83d4:	e8bd8000 	pop	{pc}
    83d8:	0001046c 	andeq	r0, r1, ip, ror #8
    83dc:	00000000 	andeq	r0, r0, r0
    83e0:	e1a0c00d 	mov	ip, sp
    83e4:	e92dd800 	push	{fp, ip, lr, pc}
    83e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    83ec:	e24dd008 	sub	sp, sp, #8	; 0x8
    83f0:	e50b0010 	str	r0, [fp, #-16]
    83f4:	e51b3010 	ldr	r3, [fp, #-16]
    83f8:	e2833001 	add	r3, r3, #1	; 0x1
    83fc:	e50b3010 	str	r3, [fp, #-16]
    8400:	e51b3010 	ldr	r3, [fp, #-16]
    8404:	e1a00003 	mov	r0, r3
    8408:	e24bd00c 	sub	sp, fp, #12	; 0xc
    840c:	e89da800 	ldm	sp, {fp, sp, pc}
    8410:	e1a0c00d 	mov	ip, sp
    8414:	e92dd800 	push	{fp, ip, lr, pc}
    8418:	e24cb004 	sub	fp, ip, #4	; 0x4
    841c:	e24dd010 	sub	sp, sp, #16	; 0x10
    8420:	e28ff002 	add	pc, pc, #2	; 0x2
    8424:	101c0000 	andsne	r0, ip, r0
    8428:	3003e50b 	andcc	lr, r3, fp, lsl #10
    842c:	3010e3a0 	andscc	lr, r0, r0, lsr #7
    8430:	3000e50b 	andcc	lr, r0, fp, lsl #10
    8434:	3010e1a0 	andscc	lr, r0, r0, lsr #3
    8438:	3000e50b 	andcc	lr, r0, fp, lsl #10
    843c:	f002e3a0 	undefined instruction 0xf002e3a0
    8440:	0000e28f 	andeq	lr, r0, pc, lsl #5
    8444:	e1a00003 	mov	r0, r3
    8448:	e24bd00c 	sub	sp, fp, #12	; 0xc
    844c:	e89da800 	ldm	sp, {fp, sp, pc}
