Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 13 22:11:34 2018
| Host         : DESKTOP-O4D08CK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file busloader_timing_summary_routed.rpt -pb busloader_timing_summary_routed.pb -rpx busloader_timing_summary_routed.rpx -warn_on_violation
| Design       : busloader
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DB2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DB3/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.086        0.000                      0                  333        0.217        0.000                      0                  333        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.086        0.000                      0                  330        0.217        0.000                      0                  330        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.790        0.000                      0                    3        0.711        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.014ns (21.307%)  route 3.745ns (78.693%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.004     7.847    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  RegCtrl1/led_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.573     8.544    RegCtrl1/led_OBUFT[1]_inst_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  RegCtrl1/led_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.431     9.100    RegCtrl1/led_OBUF[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  RegCtrl1/store[1]_i_1/O
                         net (fo=3, routed)           0.645     9.869    R1/D[1]
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R1/CLK
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[1]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.081    14.954    R1/store_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2/store_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.014ns (21.307%)  route 3.745ns (78.693%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.004     7.847    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  RegCtrl1/led_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.573     8.544    RegCtrl1/led_OBUFT[1]_inst_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  RegCtrl1/led_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.431     9.100    RegCtrl1/led_OBUF[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  RegCtrl1/store[1]_i_1/O
                         net (fo=3, routed)           0.645     9.869    R2/D[1]
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R2/CLK
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[1]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.081    14.954    R2/store_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2/store_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.271ns (28.267%)  route 3.225ns (71.733%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  RegCtrl1/state_reg[2]/Q
                         net (fo=12, routed)          0.915     6.543    RegCtrl1/state[2]
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.667 r  RegCtrl1/led_OBUFT[3]_inst_i_9/O
                         net (fo=8, routed)           0.677     7.344    RegCtrl1/d_in
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.150     7.494 r  RegCtrl1/led_OBUFT[3]_inst_i_4/O
                         net (fo=1, routed)           0.578     8.072    RegCtrl1/led_OBUFT[3]_inst_i_4_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.326     8.398 r  RegCtrl1/led_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           0.516     8.914    RegCtrl1/led_OBUF[3]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.153     9.067 r  RegCtrl1/store[3]_i_2/O
                         net (fo=3, routed)           0.539     9.606    R2/D[3]
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R2/CLK
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[3]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.261    14.774    R2/store_reg[3]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R3/store_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.271ns (28.549%)  route 3.181ns (71.451%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  RegCtrl1/state_reg[2]/Q
                         net (fo=12, routed)          0.915     6.543    RegCtrl1/state[2]
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.667 r  RegCtrl1/led_OBUFT[3]_inst_i_9/O
                         net (fo=8, routed)           0.677     7.344    RegCtrl1/d_in
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.150     7.494 r  RegCtrl1/led_OBUFT[3]_inst_i_4/O
                         net (fo=1, routed)           0.578     8.072    RegCtrl1/led_OBUFT[3]_inst_i_4_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.326     8.398 r  RegCtrl1/led_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           0.516     8.914    RegCtrl1/led_OBUF[3]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.153     9.067 r  RegCtrl1/store[3]_i_2/O
                         net (fo=3, routed)           0.495     9.562    R3/D[3]
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.438    14.810    R3/CLK
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[3]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)       -0.231    14.817    R3/store_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2/store_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.014ns (22.144%)  route 3.565ns (77.856%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.002     7.845    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  RegCtrl1/led_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.421     8.390    RegCtrl1/led_OBUFT[0]_inst_i_3_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.514 r  RegCtrl1/led_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           0.345     8.860    RegCtrl1/led_OBUF[0]
    SLICE_X30Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.984 r  RegCtrl1/store[0]_i_1/O
                         net (fo=3, routed)           0.705     9.689    R2/D[0]
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R2/CLK
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[0]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.067    14.968    R2/store_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R3/store_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.014ns (21.998%)  route 3.596ns (78.002%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.004     7.847    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  RegCtrl1/led_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.573     8.544    RegCtrl1/led_OBUFT[1]_inst_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  RegCtrl1/led_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.431     9.100    RegCtrl1/led_OBUF[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  RegCtrl1/store[1]_i_1/O
                         net (fo=3, routed)           0.496     9.719    R3/D[1]
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.438    14.810    R3/CLK
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[1]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)       -0.045    15.003    R3/store_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.271ns (29.488%)  route 3.039ns (70.512%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  RegCtrl1/state_reg[2]/Q
                         net (fo=12, routed)          0.915     6.543    RegCtrl1/state[2]
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.667 r  RegCtrl1/led_OBUFT[3]_inst_i_9/O
                         net (fo=8, routed)           0.677     7.344    RegCtrl1/d_in
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.150     7.494 r  RegCtrl1/led_OBUFT[3]_inst_i_4/O
                         net (fo=1, routed)           0.578     8.072    RegCtrl1/led_OBUFT[3]_inst_i_4_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.326     8.398 r  RegCtrl1/led_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           0.516     8.914    RegCtrl1/led_OBUF[3]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.153     9.067 r  RegCtrl1/store[3]_i_2/O
                         net (fo=3, routed)           0.353     9.420    R1/D[3]
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R1/CLK
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[3]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.261    14.774    R1/store_reg[3]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2/store_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.014ns (22.965%)  route 3.401ns (77.035%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           0.774     7.618    RegCtrl1/r_out[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  RegCtrl1/led_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.496     8.238    RegCtrl1/led_OBUFT[2]_inst_i_3_n_0
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.362 r  RegCtrl1/led_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           0.448     8.810    RegCtrl1/led_OBUF[2]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  RegCtrl1/store[2]_i_1/O
                         net (fo=3, routed)           0.592     9.525    R2/D[2]
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R2/CLK
    SLICE_X29Y31         FDRE                                         r  R2/store_reg[2]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.061    14.974    R2/store_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.014ns (23.068%)  route 3.382ns (76.932%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.002     7.845    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  RegCtrl1/led_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.421     8.390    RegCtrl1/led_OBUFT[0]_inst_i_3_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.514 r  RegCtrl1/led_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           0.345     8.860    RegCtrl1/led_OBUF[0]
    SLICE_X30Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.984 r  RegCtrl1/store[0]_i_1/O
                         net (fo=3, routed)           0.522     9.506    R1/D[0]
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440    14.812    R1/CLK
    SLICE_X28Y31         FDRE                                         r  R1/store_reg[0]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.067    14.968    R1/store_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 RegCtrl1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R3/store_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.014ns (23.263%)  route 3.345ns (76.737%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.558     5.110    RegCtrl1/CLK
    SLICE_X30Y32         FDRE                                         r  RegCtrl1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  RegCtrl1/state_reg[1]/Q
                         net (fo=13, routed)          1.092     6.720    RegCtrl1/state[1]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.844 r  RegCtrl1/led_OBUFT[3]_inst_i_6/O
                         net (fo=8, routed)           1.002     7.845    RegCtrl1/r_out[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  RegCtrl1/led_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.421     8.390    RegCtrl1/led_OBUFT[0]_inst_i_3_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.514 r  RegCtrl1/led_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           0.345     8.860    RegCtrl1/led_OBUF[0]
    SLICE_X30Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.984 r  RegCtrl1/store[0]_i_1/O
                         net (fo=3, routed)           0.485     9.469    R3/D[0]
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.438    14.810    R3/CLK
    SLICE_X30Y31         FDRE                                         r  R3/store_reg[0]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)       -0.031    15.017    R3/store_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DB0/CD/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.185ns (31.534%)  route 0.402ns (68.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.556     1.469    DB0/CD/CLK
    SLICE_X37Y29         FDRE                                         r  DB0/CD/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DB0/CD/c_reg/Q
                         net (fo=3, routed)           0.402     2.012    DB0/CD/clkd
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.056 r  DB0/CD/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    DB0/CD_n_0
    SLICE_X33Y30         FDRE                                         r  DB0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.824     1.982    DB0/CLK
    SLICE_X33Y30         FDRE                                         r  DB0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.107     1.839    DB0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DB1/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.443%)  route 0.370ns (61.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.556     1.469    DB1/CD/CLK
    SLICE_X36Y20         FDRE                                         r  DB1/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  DB1/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.247     1.857    DB1/CD/counter_reg_n_0_[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.902 r  DB1/CD/counter[31]_i_4__0/O
                         net (fo=32, routed)          0.123     2.025    DB1/CD/counter[31]_i_4__0_n_0
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.070 r  DB1/CD/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    DB1/CD/counter[3]
    SLICE_X34Y20         FDRE                                         r  DB1/CD/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.822     1.980    DB1/CD/CLK
    SLICE_X34Y20         FDRE                                         r  DB1/CD/counter_reg[3]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.121     1.851    DB1/CD/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DB0/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.466    DB0/CD/CLK
    SLICE_X38Y23         FDRE                                         r  DB0/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  DB0/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.138     1.768    DB0/CD/counter[0]
    SLICE_X38Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  DB0/CD/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    DB0/CD/counter_0[0]
    SLICE_X38Y23         FDRE                                         r  DB0/CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.819     1.977    DB0/CD/CLK
    SLICE_X38Y23         FDRE                                         r  DB0/CD/counter_reg[0]/C
                         clock pessimism             -0.511     1.466    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.121     1.587    DB0/CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DB1/CD/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.020%)  route 0.158ns (42.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.552     1.465    DB1/CD/CLK
    SLICE_X34Y26         FDRE                                         r  DB1/CD/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  DB1/CD/c_reg/Q
                         net (fo=3, routed)           0.158     1.787    DB1/CD/clkd
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  DB1/CD/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    DB1/CD_n_2
    SLICE_X34Y28         FDSE                                         r  DB1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.821     1.979    DB1/CLK
    SLICE_X34Y28         FDSE                                         r  DB1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X34Y28         FDSE (Hold_fdse_C_D)         0.120     1.601    DB1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DB0/CD/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.650%)  route 0.402ns (68.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.556     1.469    DB0/CD/CLK
    SLICE_X37Y29         FDRE                                         r  DB0/CD/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DB0/CD/c_reg/Q
                         net (fo=3, routed)           0.402     2.012    DB0/CD/clkd
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.045     2.057 r  DB0/CD/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    DB0/CD_n_1
    SLICE_X33Y30         FDRE                                         r  DB0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.824     1.982    DB0/CLK
    SLICE_X33Y30         FDRE                                         r  DB0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.823    DB0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DB0/CD/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.650%)  route 0.402ns (68.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.556     1.469    DB0/CD/CLK
    SLICE_X37Y29         FDRE                                         r  DB0/CD/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DB0/CD/c_reg/Q
                         net (fo=3, routed)           0.402     2.012    DB0/CD/clkd
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.057 r  DB0/CD/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    DB0/CD_n_2
    SLICE_X32Y29         FDSE                                         r  DB0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.823     1.981    DB0/CLK
    SLICE_X32Y29         FDSE                                         r  DB0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X32Y29         FDSE (Hold_fdse_C_D)         0.091     1.822    DB0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DB1/CD/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.231ns (35.597%)  route 0.418ns (64.403%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.466    DB1/CD/CLK
    SLICE_X36Y26         FDRE                                         r  DB1/CD/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DB1/CD/counter_reg[26]/Q
                         net (fo=2, routed)           0.211     1.819    DB1/CD/counter_reg_n_0_[26]
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.864 r  DB1/CD/counter[31]_i_3__0/O
                         net (fo=32, routed)          0.207     2.070    DB1/CD/counter[31]_i_3__0_n_0
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.115 r  DB1/CD/counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     2.115    DB1/CD/counter[31]
    SLICE_X34Y26         FDRE                                         r  DB1/CD/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.818     1.976    DB1/CD/CLK
    SLICE_X34Y26         FDRE                                         r  DB1/CD/counter_reg[31]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.121     1.847    DB1/CD/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DB2/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB2/CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.556     1.469    DB2/CD/CLK
    SLICE_X30Y20         FDRE                                         r  DB2/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  DB2/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.186     1.820    DB2/CD/counter_reg_n_0_[0]
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  DB2/CD/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.865    DB2/CD/counter[0]
    SLICE_X30Y20         FDRE                                         r  DB2/CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.823     1.981    DB2/CD/CLK
    SLICE_X30Y20         FDRE                                         r  DB2/CD/counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.120     1.589    DB2/CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DB3/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB3/CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.555     1.468    DB3/CD/CLK
    SLICE_X30Y21         FDRE                                         r  DB3/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  DB3/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.187     1.820    DB3/CD/counter_reg_n_0_[0]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  DB3/CD/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.865    DB3/CD/counter[0]
    SLICE_X30Y21         FDRE                                         r  DB3/CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.822     1.980    DB3/CD/CLK
    SLICE_X30Y21         FDRE                                         r  DB3/CD/counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.120     1.588    DB3/CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DB1/CD/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.254ns (40.162%)  route 0.378ns (59.838%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.555     1.468    DB1/CD/CLK
    SLICE_X34Y20         FDRE                                         r  DB1/CD/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  DB1/CD/counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.756    DB1/CD/counter_reg_n_0_[3]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.801 r  DB1/CD/counter[31]_i_4__0/O
                         net (fo=32, routed)          0.255     2.056    DB1/CD/counter[31]_i_4__0_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.101 r  DB1/CD/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.101    DB1/CD/counter[8]
    SLICE_X36Y21         FDRE                                         r  DB1/CD/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.822     1.980    DB1/CD/CLK
    SLICE_X36Y21         FDRE                                         r  DB1/CD/counter_reg[8]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091     1.821    DB1/CD/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y29    DB0/CD/c_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y29    DB0/CD/counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23    DB0/CD/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23    DB0/CD/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y24    DB0/CD/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y24    DB0/CD/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y24    DB0/CD/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y24    DB0/CD/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y25    DB0/CD/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30    DB0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30    DB0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31    R1/store_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31    R1/store_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31    R1/store_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31    R1/store_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    R2/store_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    R2/store_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    R2/store_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31    R2/store_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y29    DB0/CD/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24    DB0/CD/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26    DB1/CD/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26    DB1/CD/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26    DB1/CD/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26    DB1/CD/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26    DB1/CD/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26    DB1/CD/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22    DB1/CD/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22    DB2/CD/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.456ns (25.773%)  route 1.313ns (74.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         1.313     6.881    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDPE                                         f  MODE/FSM_onehot_mode_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.437    14.809    MODE/CLK
    SLICE_X34Y31         FDPE                                         r  MODE/FSM_onehot_mode_reg[0]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X34Y31         FDPE (Recov_fdpe_C_PRE)     -0.361    14.671    MODE/FSM_onehot_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.456ns (25.773%)  route 1.313ns (74.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         1.313     6.881    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDCE                                         f  MODE/FSM_onehot_mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.437    14.809    MODE/CLK
    SLICE_X34Y31         FDCE                                         r  MODE/FSM_onehot_mode_reg[1]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X34Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    MODE/FSM_onehot_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.456ns (25.773%)  route 1.313ns (74.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         1.313     6.881    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDCE                                         f  MODE/FSM_onehot_mode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.437    14.809    MODE/CLK
    SLICE_X34Y31         FDCE                                         r  MODE/FSM_onehot_mode_reg[2]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X34Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    MODE/FSM_onehot_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  7.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.910%)  route 0.533ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         0.533     2.148    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDCE                                         f  MODE/FSM_onehot_mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.824     1.982    MODE/CLK
    SLICE_X34Y31         FDCE                                         r  MODE/FSM_onehot_mode_reg[1]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    MODE/FSM_onehot_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.910%)  route 0.533ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         0.533     2.148    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDCE                                         f  MODE/FSM_onehot_mode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.824     1.982    MODE/CLK
    SLICE_X34Y31         FDCE                                         r  MODE/FSM_onehot_mode_reg[2]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    MODE/FSM_onehot_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 n_rst_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODE/FSM_onehot_mode_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.910%)  route 0.533ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  n_rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  n_rst_reg_inv/Q
                         net (fo=162, routed)         0.533     2.148    MODE/n_rst_reg_inv
    SLICE_X34Y31         FDPE                                         f  MODE/FSM_onehot_mode_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.824     1.982    MODE/CLK
    SLICE_X34Y31         FDPE                                         r  MODE/FSM_onehot_mode_reg[0]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X34Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.432    MODE/FSM_onehot_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.715    





