Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Dec 05 20:52:38 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   io_button(0)_IBUF
   io_button(2)_IBUF
   p1_button_IBUF
   p2_button_IBUF
   start_button_IBUF


