#0x22 RET
RF(SP), ALU(A), SR(WE)
RF(PCH, WE), BUS(RAM), WR(WE) # PCH, WE <- STACK[SP]
RF(SP, WE), ALU(DEC), SR(WE)
RF(PCL, WE), BUS(RAM),SR(WE) # PCL, SE <- STACK[SP]
RF(SP, WE), ALU(DEC)
RF(IR, WE), BUS(ROM), J(STAGE_CHECK_INTERRUPT_SKIP_LOAD_IR)
