<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 139 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>
defines: 
time_elapsed: 0.604s
ram usage: 37856 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprcr9e8sb/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:16</a>: No timescale set for &#34;submod&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:16</a>: Compile module &#34;work@submod&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>: Implicit port type (wire) for &#34;y1&#34;,
there are 3 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>: Implicit port type (wire) for &#34;y1&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmprcr9e8sb/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprcr9e8sb/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprcr9e8sb/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@submod, file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:16, parent:work@top
   |vpiDefName:work@submod
   |vpiFullName:work@submod
   |vpiPort:
   \_port: (a), line:17
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:17
         |vpiName:a
         |vpiFullName:work@submod.a
   |vpiPort:
   \_port: (b), line:17
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17
         |vpiName:b
         |vpiFullName:work@submod.b
   |vpiPort:
   \_port: (y1), line:17
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:17
         |vpiName:y1
         |vpiFullName:work@submod.y1
   |vpiPort:
   \_port: (y2), line:17
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:17
         |vpiName:y2
         |vpiFullName:work@submod.y2
   |vpiPort:
   \_port: (y3), line:17
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:17
         |vpiName:y3
         |vpiFullName:work@submod.y3
   |vpiPort:
   \_port: (y4), line:17
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:17
         |vpiName:y4
         |vpiFullName:work@submod.y4
   |vpiContAssign:
   \_cont_assign: , line:22
     |vpiRhs:
     \_ref_obj: (a), line:22
       |vpiName:a
       |vpiFullName:work@submod.a
     |vpiLhs:
     \_ref_obj: (y1), line:22
       |vpiName:y1
       |vpiFullName:work@submod.y1
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_ref_obj: (b), line:23
       |vpiName:b
       |vpiFullName:work@submod.b
     |vpiLhs:
     \_ref_obj: (y2), line:23
       |vpiName:y2
       |vpiFullName:work@submod.y2
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_ref_obj: (c), line:24
       |vpiName:c
       |vpiFullName:work@submod.c
     |vpiLhs:
     \_ref_obj: (y3), line:24
       |vpiName:y3
       |vpiFullName:work@submod.y3
   |vpiContAssign:
   \_cont_assign: , line:25
     |vpiRhs:
     \_ref_obj: (d), line:25
       |vpiName:d
       |vpiFullName:work@submod.d
     |vpiLhs:
     \_ref_obj: (y4), line:25
       |vpiName:y4
       |vpiFullName:work@submod.y4
   |vpiNet:
   \_logic_net: (a), line:17
   |vpiNet:
   \_logic_net: (b), line:17
   |vpiNet:
   \_logic_net: (y1), line:17
   |vpiNet:
   \_logic_net: (y2), line:17
   |vpiNet:
   \_logic_net: (y3), line:17
   |vpiNet:
   \_logic_net: (y4), line:17
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (c), line:18
       |vpiName:c
   |vpiParamAssign:
   \_param_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (d), line:19
       |vpiName:d
   |vpiParameter:
   \_parameter: (c), line:18
   |vpiParameter:
   \_parameter: (d), line:19
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiPort:
   \_port: (a), line:3
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:3
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:3
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:3
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (y1), line:3
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:3
         |vpiName:y1
         |vpiFullName:work@top.y1
   |vpiPort:
   \_port: (y2), line:3
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:3
         |vpiName:y2
         |vpiFullName:work@top.y2
   |vpiPort:
   \_port: (y3), line:3
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:3
         |vpiName:y3
         |vpiFullName:work@top.y3
   |vpiPort:
   \_port: (y4), line:3
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:3
         |vpiName:y4
         |vpiFullName:work@top.y4
   |vpiNet:
   \_logic_net: (a), line:3
   |vpiNet:
   \_logic_net: (b), line:3
   |vpiNet:
   \_logic_net: (y1), line:3
   |vpiNet:
   \_logic_net: (y2), line:3
   |vpiNet:
   \_logic_net: (y3), line:3
   |vpiNet:
   \_logic_net: (y4), line:3
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (a), line:3, parent:work@top
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:3, parent:work@top
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:3, parent:work@top
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:3, parent:work@top
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (y1), line:3, parent:work@top
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:3, parent:work@top
         |vpiName:y1
         |vpiFullName:work@top.y1
   |vpiPort:
   \_port: (y2), line:3, parent:work@top
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:3, parent:work@top
         |vpiName:y2
         |vpiFullName:work@top.y2
   |vpiPort:
   \_port: (y3), line:3, parent:work@top
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:3, parent:work@top
         |vpiName:y3
         |vpiFullName:work@top.y3
   |vpiPort:
   \_port: (y4), line:3, parent:work@top
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:3, parent:work@top
         |vpiName:y4
         |vpiFullName:work@top.y4
   |vpiModule:
   \_module: work@submod (foo), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:12, parent:work@top
     |vpiDefName:work@submod
     |vpiName:foo
     |vpiFullName:work@top.foo
     |vpiPort:
     \_port: (a), line:17, parent:foo
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:17, parent:foo
           |vpiName:a
           |vpiFullName:work@top.foo.a
     |vpiPort:
     \_port: (b), line:17, parent:foo
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:17, parent:foo
           |vpiName:b
           |vpiFullName:work@top.foo.b
     |vpiPort:
     \_port: (y1), line:17, parent:foo
       |vpiName:y1
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y1), line:17, parent:foo
           |vpiName:y1
           |vpiFullName:work@top.foo.y1
     |vpiPort:
     \_port: (y2), line:17, parent:foo
       |vpiName:y2
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y2), line:17, parent:foo
           |vpiName:y2
           |vpiFullName:work@top.foo.y2
     |vpiPort:
     \_port: (y3), line:17, parent:foo
       |vpiName:y3
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y3), line:17, parent:foo
           |vpiName:y3
           |vpiFullName:work@top.foo.y3
     |vpiPort:
     \_port: (y4), line:17, parent:foo
       |vpiName:y4
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y4), line:17, parent:foo
           |vpiName:y4
           |vpiFullName:work@top.foo.y4
     |vpiNet:
     \_logic_net: (a), line:17, parent:foo
     |vpiNet:
     \_logic_net: (b), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y1), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y2), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y3), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y4), line:17, parent:foo
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2
     |vpiParameter:
     \_parameter: (c), line:18
       |vpiName:c
       |INT:0
     |vpiParameter:
     \_parameter: (d), line:19
       |vpiName:d
       |INT:0
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y1), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y2), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y3), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y4), line:3, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 44
Object: \b of type 44
Object: \y1 of type 44
Object: \y2 of type 44
Object: \y3 of type 44
Object: \y4 of type 44
Object: \foo of type 32
Object: \a of type 44
Object: \b of type 44
Object: \y1 of type 44
Object: \y2 of type 44
Object: \y3 of type 44
Object: \y4 of type 44
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>