#Build: Synplify Pro (R) P-2019.09G-Beta2, Build 208R, Jan  7 2020
#install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GZAE-AE-CAOJIE

# Tue Mar 10 12:10:26 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:22:52

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:22:52

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\proj\dk_video_csi\src\video_top.v" (library work)
@I:"D:\proj\dk_video_csi\src\video_top.v":"D:\proj\dk_video_csi\src\frame_buffer\vfb_defines.v" (library work)
@I::"D:\proj\dk_video_csi\src\key_debounceN.v" (library work)
@I::"D:\proj\dk_video_csi\src\gowin_pll\pix_pll.v" (library work)
@I::"D:\proj\dk_video_csi\src\testpattern.v" (library work)
@I::"D:\proj\dk_video_csi\src\i2c_master\i2c_master.v" (library work)
@I::"D:\proj\dk_video_csi\src\adv7513_iic_init.v" (library work)
@I::"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v" (library work)
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":1332:9:1332:39|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2024:9:2024:33|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2032:9:2032:33|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2818:9:2818:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2863:9:2863:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2863:9:2863:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2872:9:2872:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2917:9:2917:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2917:9:2917:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2926:9:2926:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2818:9:2818:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2827:9:2827:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2976:9:2976:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2976:9:2976:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2982:9:2982:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3014:9:3014:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3014:9:3014:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3101:9:3101:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3117:9:3117:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3117:9:3117:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3125:9:3125:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3438:9:3438:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3438:9:3438:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":3446:9:3446:36|Duplicate defparam INIT found ! Previously declared here.

Only the first 100 messages of id 'CG1347' are reported. To see all messages use 'report_messages -log D:\proj\dk_video_csi\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG1347' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1347} -count unlimited' in the Tcl shell.
@I::"D:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_buffer.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\vfb_top.v" (library work)
@I::"D:\proj\dk_video_csi\src\syn_code\syn_gen.v" (library work)
@I::"D:\proj\dk_video_csi\src\vshs_uni.v" (library work)
@I::"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v" (library work)
@I::"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Controller.v" (library work)
@I::"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\gowin_osc\gowin_osc.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_read_128_16.v" (library work)
@I::"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_write_16_128.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\pll_8bit_2lane.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\fifo_top\fifo16b_8b.v" (library work)
@I::"D:\proj\dk_video_csi\src\mipi_csi\raw8_lane2.v" (library work)
@I::"D:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v" (library work)
@I::"D:\proj\dk_video_csi\src\bayer_to_rgb\ram_line.v" (library work)
@I::"D:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v" (library work)
@I::"D:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v" (library work)
Verilog syntax check successful!
Selecting top level module video_top
@N: CG364 :"D:\proj\dk_video_csi\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00000101111101011110000100000000
   Generated name = key_debounceN_50000000_100000000
@N: CG179 :"D:\proj\dk_video_csi\src\key_debounceN.v":77:15:77:17|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\key_debounceN.v":92:22:92:31|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\key_debounceN.v":104:22:104:31|Removing redundant assignment.
Running optimization stage 1 on key_debounceN_50000000_100000000 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v":2340:7:2340:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"D:\proj\dk_video_csi\src\gowin_pll\pix_pll.v":8:7:8:13|Synthesizing module pix_pll in library work.
Running optimization stage 1 on pix_pll .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v":2409:7:2409:9|Synthesizing module OSC in library work.
Running optimization stage 1 on OSC .......
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\gowin_osc\gowin_osc.v":8:7:8:15|Synthesizing module gowin_osc in library work.
Running optimization stage 1 on gowin_osc .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v":2405:7:2405:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v":360:7:360:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v":380:7:380:11|Synthesizing module IOBUF in library work.
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on LUT1 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on IDES8 .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on RAM16SDP4 .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 1 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 1 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 1 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~DPHY_RX.DPHY_RX_TOP_  .......
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5095:7:5095:17|Synthesizing module DPHY_RX_TOP in library work.
Running optimization stage 1 on DPHY_RX_TOP .......
@W: CL168 :"D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5272:6:5272:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":1:7:1:27|Synthesizing module control_capture_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	format=32'b01010010010000010101011100111000
   Generated name = control_capture_lane2_8s_2s_RAW8
@N: CG179 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":62:9:62:11|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":113:14:113:21|Removing redundant assignment.
@W: CG133 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":19:19:19:23|Object error is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on control_capture_lane2_8s_2s_RAW8 .......
@W: CL271 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":122:0:122:5|Pruning unused bits 4 to 3 of q_lv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":91:0:91:5|Pruning unused bits 4 to 1 of q_fv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on \~fifo.fifo16b_8b_  .......
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\fifo_top\fifo16b_8b.v":1612:7:1612:16|Synthesizing module fifo16b_8b in library work.
Running optimization stage 1 on fifo16b_8b .......
@W: CL168 :"D:\proj\dk_video_csi\src\mipi_csi\fifo_top\fifo16b_8b.v":1668:6:1668:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\raw8_lane2.v":2:7:2:16|Synthesizing module raw8_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
   Generated name = raw8_lane2_8s_2s
@W: CS263 :"D:\proj\dk_video_csi\src\mipi_csi\raw8_lane2.v":30:8:30:14|Port-width mismatch for port Q. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on raw8_lane2_8s_2s .......
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\pll_8bit_2lane.v":9:7:9:20|Synthesizing module pll_8bit_2lane in library work.
Running optimization stage 1 on pll_8bit_2lane .......
@N: CG364 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":1:7:1:14|Synthesizing module CSI2RAW8 in library work.
@W: CG781 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":127:21:127:21|Input line_length_detect on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":128:14:128:14|Input line_length on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":144:11:144:17|Port-width mismatch for port pixdata. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":31:12:31:21|Object lp_out_dly is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CSI2RAW8 .......
@W: CL168 :"D:\proj\dk_video_csi\src\mipi_csi\CSI2RAW8.v":39:10:39:23|Removing instance gowin_osc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":17:7:17:25|Synthesizing module video_format_detect in library work.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":67:14:67:17|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":77:17:77:23|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":96:26:96:36|Removing redundant assignment.
Running optimization stage 1 on video_format_detect .......
@N: CG364 :"D:\proj\dk_video_csi\src\bayer_to_rgb\ram_line.v":12:7:12:14|Synthesizing module ram_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = ram_line_11s_8s
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\ram_line.v":40:7:40:7|Removing redundant assignment.
Running optimization stage 1 on ram_line_11s_8s .......
@N: CL134 :"D:\proj\dk_video_csi\src\bayer_to_rgb\ram_line.v":29:0:29:5|Found RAM ram, depth=2048, width=8
@N: CG364 :"D:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v":12:7:12:16|Synthesizing module shift_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = shift_line_11s_8s
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v":55:20:55:31|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v":65:21:65:33|Removing redundant assignment.
Running optimization stage 1 on shift_line_11s_8s .......
@N: CG364 :"D:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":12:7:12:15|Synthesizing module bayer_rgb in library work.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":103:16:103:21|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":119:16:119:21|Removing redundant assignment.
Running optimization stage 1 on bayer_rgb .......
@W: CL271 :"D:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":141:0:141:5|Pruning unused bits 15 to 1 of dehcnt_d1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on \~fifo.fifo_dma_write_16_128_  .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_write_16_128.v":2169:7:2169:27|Synthesizing module fifo_dma_write_16_128 in library work.
Running optimization stage 1 on fifo_dma_write_16_128 .......
@W: CL168 :"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_write_16_128.v":2228:6:2228:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":17:7:17:20|Synthesizing module dma_write_ctrl in library work.

	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
	APP_BURST=32'b00000000000000000000000001000000
	FIFO_RD_TH=32'b00000000000000000000000001000000
	BURST_DEPTH=32'b00000000000000000000000000000110
	ADDR_STEP=32'b00000000000000000000000000001000
   Generated name = dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":157:18:157:29|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":172:18:172:29|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":186:17:186:27|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":202:17:202:27|Removing redundant assignment.
Running optimization stage 1 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_128_16_  .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_read_128_16.v":3041:7:3041:26|Synthesizing module fifo_dma_read_128_16 in library work.
Running optimization stage 1 on fifo_dma_read_128_16 .......
@W: CL168 :"D:\proj\dk_video_csi\src\frame_buffer\fifo\fifo_dma_read_128_16.v":3100:6:3100:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":17:7:17:19|Synthesizing module dma_read_ctrl in library work.

	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
	APP_BURST=32'b00000000000000000000000001000000
	FIFO_WR_TH=32'b00000000000000000000000010000000
	BURST_DEPTH=32'b00000000000000000000000000000110
	ADDR_STEP=32'b00000000000000000000000000001000
   Generated name = dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":178:18:178:29|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":193:18:193:29|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":207:16:207:25|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":221:17:221:27|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":240:19:240:30|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":255:13:255:19|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":259:13:259:19|Removing redundant assignment.
Running optimization stage 1 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":15:7:15:20|Synthesizing module dma_frame_ctrl in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
   Generated name = dma_frame_ctrl_8388608_28s
Running optimization stage 1 on dma_frame_ctrl_8388608_28s .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_buffer.v":15:7:15:22|Synthesizing module dma_frame_buffer in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s
Running optimization stage 1 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":15:7:15:21|Synthesizing module dma_bus_arbiter in library work.

	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	ST_IDLE=4'b0001
	ST_RDY=4'b0010
	ST_OFF0_READ_DDR=4'b0100
	ST_IFF0_WRITE_DDR=4'b1000
   Generated name = dma_bus_arbiter_28s_128s_1_2_4_8
Running optimization stage 1 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
@N: CG364 :"D:\proj\dk_video_csi\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_8388608_1024s_1024s_28s_128s_16s_16s
@W: CS263 :"D:\proj\dk_video_csi\src\frame_buffer\vfb_top.v":155:21:155:35|Port-width mismatch for port dma_base_addr_i. The port definition is 28 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on ELVDS_IOBUF .......
Running optimization stage 1 on TBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on OSER8 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io .......
Running optimization stage 1 on RAM16SDP2 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl .......
Running optimization stage 1 on DL .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync .......
Running optimization stage 1 on OSER8_MEM .......
Running optimization stage 1 on IDES8_MEM .......
Running optimization stage 1 on DQS .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 1 on DFFRE .......
Running optimization stage 1 on DFFSE .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 1 on SDPX9B .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_cmd0 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_rd_data0 .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\proj\dk_video_csi\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top .......
Running optimization stage 1 on DDR3_Memory_Interface_Top .......
@W: CL168 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":42547:6:42547:11|Removing instance VCC_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":42171:6:42171:17|Removing instance GND_ins10961 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG179 :"D:\proj\dk_video_csi\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
@N: CG179 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":152:13:152:19|Removing redundant assignment.
@W: CG133 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":113:12:113:26|Object cstate_flag_reg is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on adv7513_iic_init .......
Running optimization stage 1 on \~I2C_Master_Byte_Ctrl.I2C_MASTER_Top_  .......
Running optimization stage 1 on \~I2C_Master_Bit_Ctrl.I2C_MASTER_Top_  .......
Running optimization stage 1 on \~i2c_master.I2C_MASTER_Top_  .......
Running optimization stage 1 on I2C_MASTER_Top .......
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":49:20:49:27|Removing redundant assignment.
Running optimization stage 1 on OV5647_Registers .......

	SID=8'b01101100
	id=8'b01101100
   Generated name = I2C_Interface_108_108
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":183:26:183:32|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":184:17:184:23|Removing redundant assignment.
Running optimization stage 1 on I2C_Interface_108_108 .......
@A: CL291 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":56:4:56:9|Register sioc_temp with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL254 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":44:4:44:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL169 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":44:4:44:9|Pruning unused register siod_temp_cl. Make sure that there are no unused intermediate registers.
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Controller.v":38:13:38:15|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Controller.v":51:16:51:19|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Controller.v":62:16:62:21|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Controller.v":73:16:73:21|Removing redundant assignment.
Running optimization stage 1 on OV5647_Controller .......
@W: CG781 :"D:\proj\dk_video_csi\src\video_top.v":446:21:446:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\proj\dk_video_csi\src\video_top.v":447:21:447:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":98:12:98:20|Removing wire tp0_vs_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":99:12:99:20|Removing wire tp0_hs_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":100:12:100:20|Removing wire tp0_de_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":101:12:101:21|Removing wire tp0_data_r, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":102:12:102:21|Removing wire tp0_data_g, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":103:12:103:21|Removing wire tp0_data_b, as there is no assignment to it.
@W: CG133 :"D:\proj\dk_video_csi\src\video_top.v":105:12:105:15|Object vs_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\proj\dk_video_csi\src\video_top.v":106:12:106:17|Object cnt_vs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":116:12:116:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":123:13:123:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":124:13:124:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":125:13:125:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":126:13:126:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":127:13:127:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":130:13:130:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":131:13:131:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":132:13:132:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":133:13:133:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi\src\video_top.v":134:13:134:20|Removing wire uni_data, as there is no assignment to it.
Running optimization stage 1 on video_top .......
Running optimization stage 2 on video_top .......
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\proj\dk_video_csi\src\video_top.v":214:0:214:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\proj\dk_video_csi\src\video_top.v":29:19:29:23|Input I_sw1 is unused.
Running optimization stage 2 on OV5647_Controller .......
Running optimization stage 2 on I2C_Interface_108_108 .......
@W: CL161 :"D:\proj\dk_video_csi\src\ov5647_init\I2C_Interface.v":19:10:19:13|syn_keep not supported on bidirectional ports (port: siod)

Running optimization stage 2 on OV5647_Registers .......
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[23] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[24] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[25] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[26] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[27] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[28] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[29] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[30] is always 0.
@N: CL189 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[31] is always 0.
@W: CL260 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 23 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bits 18 to 17 of sreg[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 15 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\proj\dk_video_csi\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Pruning register bits 31 to 23 of wait_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on I2C_MASTER_Top .......
Running optimization stage 2 on \~i2c_master.I2C_MASTER_Top_  .......
Running optimization stage 2 on \~I2C_Master_Bit_Ctrl.I2C_MASTER_Top_  .......
Running optimization stage 2 on \~I2C_Master_Byte_Ctrl.I2C_MASTER_Top_  .......
Running optimization stage 2 on adv7513_iic_init .......
@N: CL201 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|Trying to extract state machine for register wr_reg.
Extracted state machine for register wr_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|Trying to extract state machine for register wr_rd_stop.
Extracted state machine for register wr_rd_stop
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|Trying to extract state machine for register rd_reg.
Extracted state machine for register rd_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":181:0:181:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 27 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
   00010110
   00010111
   00011000
   00011001
   00011010
@W: CL260 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|Pruning register bit 1 of O_RADDR[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@A: CL153 :"D:\proj\dk_video_csi\src\adv7513_iic_init.v":113:12:113:26|*Unassigned bits of cstate_flag_reg are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on DDR3_Memory_Interface_Top .......
@W: CL247 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":42133:13:42133:16|Input port bit 27 of addr[27:0] is unused

@N: CL159 :"D:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":42142:6:42142:12|Input ref_req is unused.
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_rd_data0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_cmd0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 2 on SDPX9B .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 2 on DFFSE .......
Running optimization stage 2 on DFFRE .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 2 on DQS .......
Running optimization stage 2 on IDES8_MEM .......
Running optimization stage 2 on OSER8_MEM .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync .......
Running optimization stage 2 on DL .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo .......
Running optimization stage 2 on RAM16SDP2 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io .......
Running optimization stage 2 on OSER8 .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on TBUF .......
Running optimization stage 2 on ELVDS_IOBUF .......
Running optimization stage 2 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
@W: CL246 :"D:\proj\dk_video_csi\src\frame_buffer\vfb_top.v":39:27:39:35|Input port bits 3 to 1 of I_wr_halt[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\proj\dk_video_csi\src\frame_buffer\vfb_top.v":40:27:40:35|Input port bits 3 to 1 of I_rd_halt[3:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
@N: CL201 :"D:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":80:0:80:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_frame_ctrl_8388608_28s .......
@N: CL135 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":62:2:62:7|Found sequential shift vin_vs_n_sync2 with address depth of 3 words and data bit width of 1.
@N: CL135 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":70:2:70:7|Found sequential shift vout_vs_n_sync2 with address depth of 3 words and data bit width of 1.
@W: CL279 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":150:2:150:7|Pruning register bits 22 to 0 of dma_rd_baseaddr[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":111:2:111:7|Trying to extract state machine for register rd_ptr.
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\proj\dk_video_csi\src\frame_buffer\dma_frame_ctrl.v":90:2:90:7|Trying to extract state machine for register wr_ptr.
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
@N: CL135 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":272:0:272:5|Found sequential shift dma_vs_n_d2 with address depth of 3 words and data bit width of 1.
@N: CL159 :"D:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":45:31:45:45|Input dma_rd_data_end is unused.
Running optimization stage 2 on fifo_dma_read_128_16 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
@N: CL135 :"D:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":222:0:222:5|Found sequential shift dma_vs_n_d2 with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on fifo_dma_write_16_128 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 2 on bayer_rgb .......
Running optimization stage 2 on shift_line_11s_8s .......
@W: CL246 :"D:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v":23:27:23:35|Input port bits 15 to 11 of delay_num[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ram_line_11s_8s .......
Running optimization stage 2 on video_format_detect .......
Running optimization stage 2 on CSI2RAW8 .......
Running optimization stage 2 on pll_8bit_2lane .......
Running optimization stage 2 on raw8_lane2_8s_2s .......
Running optimization stage 2 on fifo16b_8b .......
Running optimization stage 2 on \~fifo.fifo16b_8b_  .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on control_capture_lane2_8s_2s_RAW8 .......
@A: CL153 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":19:19:19:23|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":20:19:20:36|Input line_length_detect is unused.
@N: CL159 :"D:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":21:19:21:29|Input line_length is unused.
Running optimization stage 2 on DPHY_RX_TOP .......
Running optimization stage 2 on \~DPHY_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 2 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 2 on RAM16SDP4 .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on IDES8 .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT1 .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on gowin_osc .......
Running optimization stage 2 on OSC .......
Running optimization stage 2 on pix_pll .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on key_debounceN_50000000_100000000 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\proj\dk_video_csi\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 145MB peak: 147MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime

Process completed successfully.
# Tue Mar 10 12:10:33 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:22:52

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 10 12:10:34 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\proj\dk_video_csi\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Tue Mar 10 12:10:34 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:22:52

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 10 12:10:37 2020

###########################################################]
Premap Report

# Tue Mar 10 12:10:37 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1521R, Built Jan  8 2020 10:08:17


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\dk_video_csi\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "D:\proj\dk_video_csi\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 155MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 169MB)

@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "00000000" on instance data_tmp1[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d1[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "00000000" on instance data_tmp2[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d2[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp3.
@N: FX493 |Applying initial value "0" on instance de_tmp3.
@N: FX493 |Applying initial value "00000000" on instance data_tmp3[7:0].
@N: FX493 |Applying initial value "00000000" on instance data_tmp4[7:0].
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@W: FX707 :"d:\proj\dk_video_csi\src\ov5647_init\i2c_interface.v":56:4:56:9|Register OV5647_Controller_inst.I2C.sioc_temp has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: BN362 :"d:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance vc[1:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance ecc[7:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\key_debouncen.v":83:4:83:9|Removing sequential instance key_n_out1 (in view: work.key_debounceN_50000000_100000000_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO223 :"d:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":80:0:80:5|In FSM current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog)), reset input is driving data input. 
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":80:0:80:5|There are no possible illegal states for state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog)); safe FSM implementation is not required.
Encoding state machine state[26:0] (in view: work.adv7513_iic_init(verilog))
original code -> new code
   00000000 -> 000000000000000000000000001
   00000001 -> 000000000000000000000000010
   00000010 -> 000000000000000000000000100
   00000011 -> 000000000000000000000001000
   00000100 -> 000000000000000000000010000
   00000101 -> 000000000000000000000100000
   00000110 -> 000000000000000000001000000
   00000111 -> 000000000000000000010000000
   00001000 -> 000000000000000000100000000
   00001001 -> 000000000000000001000000000
   00001010 -> 000000000000000010000000000
   00001011 -> 000000000000000100000000000
   00001100 -> 000000000000001000000000000
   00001101 -> 000000000000010000000000000
   00001110 -> 000000000000100000000000000
   00001111 -> 000000000001000000000000000
   00010000 -> 000000000010000000000000000
   00010001 -> 000000000100000000000000000
   00010010 -> 000000001000000000000000000
   00010011 -> 000000010000000000000000000
   00010100 -> 000000100000000000000000000
   00010101 -> 000001000000000000000000000
   00010110 -> 000010000000000000000000000
   00010111 -> 000100000000000000000000000
   00011000 -> 001000000000000000000000000
   00011001 -> 010000000000000000000000000
   00011010 -> 100000000000000000000000000
Encoding state machine wr_reg[2:0] (in view: work.adv7513_iic_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine wr_rd_stop[3:0] (in view: work.adv7513_iic_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|There are no possible illegal states for state machine wr_rd_stop[3:0] (in view: work.adv7513_iic_init(verilog)); safe FSM implementation is not required.
Encoding state machine rd_reg[3:0] (in view: work.adv7513_iic_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":395:0:395:5|There are no possible illegal states for state machine rd_reg[3:0] (in view: work.adv7513_iic_init(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 260MB peak: 260MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 262MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 262MB)



Clock Summary
******************

          Start                                                                                                                                                Requested      Requested     Clock        Clock                      Clock
Level     Clock                                                                                                                                                Frequency      Period        Type         Group                      Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                                                                               150.0 MHz      6.667         system       system_clkgroup            0    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            53.4 MHz       18.726        inferred     Autoconstr_clkgroup_2      2097 
                                                                                                                                                                                                                                         
0 -       video_top|I_clk                                                                                                                                      181.5 MHz      5.509         inferred     Autoconstr_clkgroup_1      514  
                                                                                                                                                                                                                                         
0 -       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   176.5 MHz      5.664         inferred     Autoconstr_clkgroup_11     403  
                                                                                                                                                                                                                                         
0 -       pll_8bit_2lane|clkout_inferred_clock                                                                                                                 178.8 MHz      5.593         inferred     Autoconstr_clkgroup_10     327  
                                                                                                                                                                                                                                         
0 -       pix_pll|clkout_inferred_clock                                                                                                                        176.9 MHz      5.652         inferred     Autoconstr_clkgroup_0      121  
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            150.0 MHz      6.667         inferred     Autoconstr_clkgroup_4      60   
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_5      9    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_8      9    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_6      8    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred     Autoconstr_clkgroup_9      8    
                                                                                                                                                                                                                                         
0 -       _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        1501.1 MHz     0.666         inferred     Autoconstr_clkgroup_13     4    
                                                                                                                                                                                                                                         
0 -       _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          150.0 MHz      6.667         inferred     Autoconstr_clkgroup_12     2    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_3      1    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred     Autoconstr_clkgroup_7      1    
=========================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                                                                                     Clock     Source                                                                                                                                                                 Clock Pin                                                                                                                                                                        Non-clock Pin                                                                                                                                                                    Non-clock Pin                     
Clock                                                                                                                                                Load      Pin                                                                                                                                                                    Seq Example                                                                                                                                                                      Seq Example                                                                                                                                                                      Comb Example                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                                                               0         -                                                                                                                                                                      -                                                                                                                                                                                -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            2097      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                           DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.\\mc_ras_n_dly\[2\]_ins12098.CLK                                                                                             DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809.PCLK     -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
video_top|I_clk                                                                                                                                      514       I_clk(port)                                                                                                                                                            run_cnt[25:0].C                                                                                                                                                                  -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   403       CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)                                                                                       CSI2RAW8_inst.hs_en_d1.C                                                                                                                                                         -                                                                                                                                                                                CSI2RAW8_inst.sclk_l.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
pll_8bit_2lane|clkout_inferred_clock                                                                                                                 327       CSI2RAW8_inst.pll.pll_inst.CLKOUT(PLL)                                                                                                                                 vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                                                                                   -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
pix_pll|clkout_inferred_clock                                                                                                                        121       pix_pll_inst.pll_inst.CLKOUT(PLL)                                                                                                                                      Pout_de_dn[4:0].C                                                                                                                                                                -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                           DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen_ins6794.FCLK                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem_ins6799.TCLK     -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)             DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK             -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809.ICLK     -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)              DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK             -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        4         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                                                                                                        CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\].CLK                                                                                                       -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          2         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)                                                                                             CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst4_IDES80.FCLK                                                                                                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen_ins6794.TCLK                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)               DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                                   -                                                                                                                                                                                -                                 
==========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"d:\proj\dk_video_csi\src\key_debouncen.v":70:4:70:9|Found inferred clock video_top|I_clk which controls 514 sequential elements including key_debounceN_inst0.cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

14 non-gated/non-generated clock tree(s) driving 3537 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 instances converted, 5 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                
---------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       I_clk                                           port                   514        run_cnt[25:0]                                  
@KP:ckid0_2       pix_pll_inst.pll_inst.CLKOUT                    PLL                    121        Pout_vs_dn[4:0]                                
@KP:ckid0_3       ENCRYPTED                                       CLKDIV                 2081       vfb_top_inst.u_dma_bus_arbiter.current_state[1]
@KP:ckid0_4       ENCRYPTED                                       DHCEN                  60         ENCRYPTED                                      
@KP:ckid0_5       ENCRYPTED                                       DQS                    8          ENCRYPTED                                      
@KP:ckid0_6       ENCRYPTED                                       DQS                    9          ENCRYPTED                                      
@KP:ckid0_7       ENCRYPTED                                       DQS                    1          ENCRYPTED                                      
@KP:ckid0_8       ENCRYPTED                                       DQS                    8          ENCRYPTED                                      
@KP:ckid0_9       ENCRYPTED                                       DQS                    9          ENCRYPTED                                      
@KP:ckid0_10      ENCRYPTED                                       DQS                    1          ENCRYPTED                                      
@KP:ckid0_11      CSI2RAW8_inst.pll.pll_inst.CLKOUT               PLL                    320        CSI2RAW8_inst.u_raw8_lane2.lv_pclk             
@KP:ckid0_12      CSI2RAW8_inst.DPHY_RX_TOP_inst.clk_byte_out     DPHY_RX_TOP            136        CSI2RAW8_inst.term_en                          
@KP:ckid0_13      ENCRYPTED                                       CLKDIV                 267        ENCRYPTED                                      
@KP:ckid0_14      ENCRYPTED                                       DHCEN                  2          ENCRYPTED                                      
===================================================================================================================================================
===================================================================================== Gated/Generated Clocks ======================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Unconverted Fanout     Sample Instance                            Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       OV5647_Controller_inst.I2C.un1_resend.OUT     and                    1                      OV5647_Controller_inst.I2C.sioc_temp_2     Clock source is invalid for GCC           
@KP:ckid0_15      ENCRYPTED                                     TLVDS_IBUF             4                      ENCRYPTED                                  Derived clock on input (not legal for GCC)
===================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\dk_video_csi\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 262MB peak: 262MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 262MB peak: 262MB)


Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 263MB peak: 263MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 263MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Tue Mar 10 12:10:42 2020

###########################################################]
Map & Optimize Report

# Tue Mar 10 12:10:43 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1521R, Built Jan  8 2020 10:08:17


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 238MB peak: 238MB)

@W: BN132 :"d:\proj\dk_video_csi\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance syn_gen_inst.Rden_dn because it is equivalent to instance syn_gen_inst.Pout_de_dn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance syn_gen_inst.O_rden because it is equivalent to instance syn_gen_inst.O_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|ROM un55_O_WDATA[7:4] (in view: work.adv7513_iic_init(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|ROM un55_O_WDATA[2:0] (in view: work.adv7513_iic_init(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|ROM un55_O_WDATA[7:4] (in view: work.adv7513_iic_init(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|Found ROM un55_O_WDATA[7:4] (in view: work.adv7513_iic_init(verilog)) with 15 words by 4 bits.
@W: FA239 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|ROM un55_O_WDATA[2:0] (in view: work.adv7513_iic_init(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":698:29:698:46|Found ROM un55_O_WDATA[2:0] (in view: work.adv7513_iic_init(verilog)) with 15 words by 3 bits.
@W: FA239 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|ROM sreg_3[22:19] (in view: work.OV5647_Registers(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|Found ROM sreg_3[22:19] (in view: work.OV5647_Registers(verilog)) with 32 words by 4 bits.
@W: FA239 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|ROM sreg_3[16] (in view: work.OV5647_Registers(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|Found ROM sreg_3[16] (in view: work.OV5647_Registers(verilog)) with 32 words by 1 bit.
@W: FA239 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|ROM sreg_3[14:0] (in view: work.OV5647_Registers(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":79:8:79:11|Found ROM sreg_3[14:0] (in view: work.OV5647_Registers(verilog)) with 32 words by 15 bits.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":137:0:137:5|Removing sequential instance vfb_top_inst.u_dma_bus_arbiter.dma0_wr_grant_rep because it is equivalent to instance vfb_top_inst.u_dma_bus_arbiter.dma0_wr_grant. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":137:0:137:5|Removing sequential instance vfb_top_inst.u_dma_bus_arbiter.dma0_rd_grant_rep_0 because it is equivalent to instance vfb_top_inst.u_dma_bus_arbiter.dma0_rd_grant_rep. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_bus_arbiter.v":137:0:137:5|Removing sequential instance vfb_top_inst.u_dma_bus_arbiter.dma0_rd_grant_rep because it is equivalent to instance vfb_top_inst.u_dma_bus_arbiter.dma0_rd_grant. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)

@N: MO231 :"d:\proj\dk_video_csi\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000_1(verilog) instance cnt[31:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000_0(verilog) instance cnt[31:0] 
@N: BN362 :"d:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance wc[0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) because it does not drive other instances.
@N: MO231 :"d:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":104:0:104:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance line_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\mipi_csi\control_capture_lane2.v":55:0:55:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un44_q_fv (in view: work.control_capture_lane2_8s_2s_RAW8(verilog))
@N: MO231 :"d:\proj\dk_video_csi\src\bayer_to_rgb\shift_line.v":48:0:48:5|Found counter in view:work.bayer_rgb(verilog) instance shift_line_inst0.shiftin_addr[10:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":94:2:94:7|Found counter in view:work.bayer_rgb(verilog) instance devcnt[15:0] 
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: MO231 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Found counter in view:work.video_format_detect(verilog) instance hcnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":229:0:229:5|Found counter in view:work.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s(verilog) instance u0_dma_frame_buffer.u_dma_read_ctrl.read_dog_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":198:0:198:5|Found counter in view:work.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s(verilog) instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_cnt[6:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":177:0:177:5|Found counter in view:work.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s(verilog) instance u0_dma_frame_buffer.u_dma_write_ctrl.fifo_rd_cnt[6:0] 
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync2_0.
@N: MO231 :"d:\proj\dk_video_csi\src\adv7513_iic_init.v":143:0:143:5|Found counter in view:work.adv7513_iic_init(verilog) instance mem_cnt[7:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_controller.v":33:1:33:6|Found counter in view:work.OV5647_Controller(verilog) instance cnt[31:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":42:4:42:9|Found counter in view:work.OV5647_Registers(verilog) instance wait_cnt[22:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\ov5647_init\ov5647_registers.v":70:4:70:9|Found counter in view:work.OV5647_Registers(verilog) instance address[8:0] 
@N: MO231 :"d:\proj\dk_video_csi\src\ov5647_init\i2c_interface.v":56:4:56:9|Found counter in view:work.I2C_Interface_108_108(verilog) instance divider[7:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 260MB peak: 265MB)

@W: BN132 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":41:2:41:7|Removing instance bayer_rgb_inst.video_format_detect_inst.vs_tmp1 because it is equivalent to instance bayer_rgb_inst.vs_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp1 because it is equivalent to instance bayer_rgb_inst.de_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp2 because it is equivalent to instance bayer_rgb_inst.de_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v":68:2:68:7|Removing instance bayer_rgb_inst.vs_tmp2 because it is equivalent to instance bayer_rgb_inst.video_format_detect_inst.vs_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":139:1:139:6|Removing sequential instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en_d1 (in view: work.video_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 261MB peak: 265MB)

@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 261MB peak: 265MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 261MB peak: 265MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 261MB peak: 265MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 261MB peak: 265MB)

@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":193:0:193:5|Removing instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[2] because it is equivalent to instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":193:0:193:5|Removing instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[1] because it is equivalent to instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":212:0:212:5|Removing instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[2] because it is equivalent to instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":212:0:212:5|Removing instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[1] because it is equivalent to instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[15] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[14] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[13] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[12] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[11] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":212:0:212:5|Removing sequential instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[27] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":193:0:193:5|Removing sequential instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[27] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\frame_buffer\dma_write_ctrl.v":193:0:193:5|Removing sequential instance vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_addr[0] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi\src\frame_buffer\dma_read_ctrl.v":212:0:212:5|Removing sequential instance vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_addr[0] (in view: work.video_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 262MB peak: 265MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 291MB peak: 291MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -3.84ns		3549 /       783
   2		0h:00m:08s		    -3.84ns		3549 /       783
   3		0h:00m:08s		    -3.84ns		3545 /       783
@N: FX271 :"d:\proj\dk_video_csi\src\mipi_csi\raw8_lane2.v":37:0:37:5|Replicating instance CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.w_lv_n_i (in view: work.video_top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:10s		    -3.22ns		3552 /       783


   5		0h:00m:10s		    -3.22ns		3551 /       783

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 291MB peak: 291MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock pll_8bit_2lane|clkout_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: BN709 :"d:\proj\dk_video_csi\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 292MB peak: 292MB)


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 295MB)

Writing Analyst data base D:\proj\dk_video_csi\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 295MB peak: 297MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 296MB peak: 300MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 296MB peak: 300MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 287MB peak: 300MB)

@W: MT246 :"d:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":23295:9:23295:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":23290:8:23290:14|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":23251:6:23251:10|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":16359:6:16359:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v":9997:6:9997:24|Blackbox DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pix_pll|clkout_inferred_clock with period 5.35ns. Please declare a user-defined clock on net pix_pll_inst.pixel_clk.
@W: MT420 |Found inferred clock video_top|I_clk with period 6.21ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock with period 8.80ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_out.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0_0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_x4i.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270_0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90_1.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock pll_8bit_2lane|clkout_inferred_clock with period 8500.71ns. Please declare a user-defined clock on net CSI2RAW8_inst.pll.csi_clk.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock with period 6.49ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.clk_byte_out.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock with period 6.67ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.eclko.
@W: MT420 |Found inferred clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock with period 1.63ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.HS_CLK.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Mar 10 12:11:03 2020
#


Top view:               video_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.553

                                                                                                                                                     Requested      Estimated      Requested     Estimated                  Clock        Clock                 
Starting Clock                                                                                                                                       Frequency      Frequency      Period        Period        Slack        Type         Group                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_6 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_3 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_5 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_9 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_7 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_8 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            113.7 MHz      96.6 MHz       8.798         10.351        -1.553       inferred     Autoconstr_clkgroup_2 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_4 
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        611.8 MHz      520.0 MHz      1.635         1.923         -0.288       inferred     Autoconstr_clkgroup_13
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   154.0 MHz      130.9 MHz      6.494         7.640         -1.146       inferred     Autoconstr_clkgroup_11
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          150.0 MHz      NA             6.667         NA            NA           inferred     Autoconstr_clkgroup_12
pix_pll|clkout_inferred_clock                                                                                                                        187.0 MHz      159.0 MHz      5.347         6.291         -0.944       inferred     Autoconstr_clkgroup_0 
pll_8bit_2lane|clkout_inferred_clock                                                                                                                 0.1 MHz        162.1 MHz      8500.713      6.169         4249.518     inferred     Autoconstr_clkgroup_10
video_top|I_clk                                                                                                                                      161.0 MHz      136.8 MHz      6.213         7.310         -1.097       inferred     Autoconstr_clkgroup_1 
System                                                                                                                                               1305.8 MHz     1109.9 MHz     0.766         0.901         -0.135       system       system_clkgroup       
===============================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                                                                      |    rise  to  rise      |    fall  to  fall      |    rise  to  fall   |    fall  to  rise    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                   Ending                                                                                                                                           |  constraint  slack     |  constraint  slack     |  constraint  slack  |  constraint  slack   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                     System                                                                                                                                           |  0.766       -0.135    |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     pix_pll|clkout_inferred_clock                                                                                                                    |  5.347       4.690     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     video_top|I_clk                                                                                                                                  |  6.213       4.367     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  8.798       0.070     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                        |  6.667       6.071     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock  |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock    |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                                     pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  8500.713    8494.735  |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  6.494       3.798     |  No paths    -         |  No paths    -      |  No paths    -       
pix_pll|clkout_inferred_clock                                              System                                                                                                                                           |  5.347       4.569     |  No paths    -         |  No paths    -      |  No paths    -       
pix_pll|clkout_inferred_clock                                              pix_pll|clkout_inferred_clock                                                                                                                    |  5.347       -0.944    |  5.347       4.508     |  No paths    -      |  2.674       1.835   
pix_pll|clkout_inferred_clock                                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            System                                                                                                                                           |  6.213       -0.829    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            video_top|I_clk                                                                                                                                  |  6.213       -1.097    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  System                                                                                                                                           |  8.798       1.981     |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  pix_pll|clkout_inferred_clock                                                                                                                    |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  8.798       -1.553    |  8.798       7.959     |  No paths    -      |  4.399       1.552   
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                                       System                                                                                                                                           |  8500.713    8499.935  |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                                       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                                       pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  8500.713    8494.544  |  8500.713    8499.874  |  No paths    -      |  4250.357    4249.518
pll_8bit_2lane|clkout_inferred_clock                                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                         System                                                                                                                                           |  6.494       4.632     |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                         pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                         _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  6.494       -1.146    |  6.494       5.655     |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                              System                                                                                                                                           |  1.635       -0.248    |  No paths    -         |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                              _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                    |  1.635       -0.288    |  No paths    -         |  No paths    -      |  No paths    -       
===========================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                                                                                 Arrival           
Instance                                                                                            Reference                                                                     Type      Pin     Net                      Time        Slack 
                                                                                                    Clock                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[14\]_ins12691     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[14\]     0.243       -1.553
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[8\]_ins12697      _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[8\]      0.243       -1.513
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[9\]_ins12696      _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[9\]      0.243       -1.492
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[13\]_ins12692     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[13\]     0.243       -1.471
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[10\]_ins12695     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[10\]     0.243       -1.405
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[18\]_ins12687     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[18\]     0.243       -1.405
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[21\]_ins12684     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[21\]     0.243       -1.384
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_req_o                                      _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFCE     Q       dma0_wr_req              0.243       -1.335
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_end_o                                       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFPE     Q       dma0_rd_end              0.243       -1.314
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[11\]_ins12694     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[11\]     0.243       -1.314
===============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                 Starting                                                                                                                  Required           
Instance                                                                                         Reference                                                                     Type          Pin     Net                   Time         Slack 
                                                                                                 Clock                                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       awfull_val            8.737        -1.553
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Empty_ins12933           _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFP          D       rempty_val            8.737        -0.287
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Full_ins12930            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       wfull_val             8.737        -0.287
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_cmd0.pchg_ins14419                        _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFCE         D       n562                  8.737        0.564 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Full_Z      _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       wfull_val_NE_i        8.737        0.632 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_cmd0.bchg_ins14420                        _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFCE         D       n563                  8.737        1.054 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin\[4\]_ins12920     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       Z\\rbin_next\[4\]     8.737        1.098 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin\[3\]_ins12921     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       Z\\rbin_next\[3\]     8.737        1.133 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin\[2\]_ins12922     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC          D       Z\\rbin_next\[2\]     8.737        1.168 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_cmd0.n89_ins17213                         _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     WRE     mem                   8.665        1.180 
==============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.798
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.737

    - Propagation time:                      10.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.553

    Number of logic level(s):                12
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[14\]_ins12691 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931 / D
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[14\]_ins12691       DFFC     Q        Out     0.243     0.243       -         
Z\\gwmc_pstate\[14\]                                                                                  Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23422                   LUT2     I1       In      -         0.839       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23422                   LUT2     F        Out     0.570     1.409       -         
send_wr_75                                                                                            Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     I0       In      -         1.944       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     F        Out     0.549     2.493       -         
send_wr                                                                                               Net      -        -       0.596     -           16        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     I0       In      -         3.089       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     F        Out     0.549     3.638       -         
send_wr_89                                                                                            Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     I1       In      -         4.234       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     F        Out     0.570     4.804       -         
n28                                                                                                   Net      -        -       1.155     -           145       
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      I1       In      -         5.959       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      COUT     Out     0.570     6.529       -         
Z\\rbin_next\[0\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      CIN      In      -         6.529       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      COUT     Out     0.035     6.564       -         
Z\\rbin_next\[1\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      CIN      In      -         6.564       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      COUT     Out     0.035     6.599       -         
Z\\rbin_next\[2\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      CIN      In      -         6.599       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      COUT     Out     0.035     6.634       -         
Z\\rbin_next\[3\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      CIN      In      -         6.634       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      SUM      Out     0.470     7.104       -         
Z\\rbin_next\[4\]                                                                                     Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     I1       In      -         7.639       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     F        Out     0.570     8.209       -         
n641                                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      I0       In      -         8.744       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      SUM      Out     0.549     9.293       -         
Z\\wcnt_sub\[4\]                                                                                      Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     I2       In      -         9.828       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     F        Out     0.462     10.290      -         
awfull_val                                                                                            Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931          DFFC     D        In      -         10.290      -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 10.351 is 5.268(50.9%) logic and 5.083(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.798
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.737

    - Propagation time:                      10.250
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.513

    Number of logic level(s):                12
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[8\]_ins12697 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931 / D
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[8\]_ins12697        DFFC     Q        Out     0.243     0.243       -         
Z\\gwmc_pstate\[8\]                                                                                   Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     I1       In      -         0.778       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     F        Out     0.570     1.348       -         
send_wr_77                                                                                            Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     I1       In      -         1.883       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     F        Out     0.570     2.453       -         
send_wr                                                                                               Net      -        -       0.596     -           16        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     I0       In      -         3.049       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     F        Out     0.549     3.598       -         
send_wr_89                                                                                            Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     I1       In      -         4.194       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     F        Out     0.570     4.764       -         
n28                                                                                                   Net      -        -       1.155     -           145       
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      I1       In      -         5.919       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      COUT     Out     0.570     6.489       -         
Z\\rbin_next\[0\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      CIN      In      -         6.489       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      COUT     Out     0.035     6.524       -         
Z\\rbin_next\[1\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      CIN      In      -         6.524       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      COUT     Out     0.035     6.559       -         
Z\\rbin_next\[2\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      CIN      In      -         6.559       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      COUT     Out     0.035     6.594       -         
Z\\rbin_next\[3\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      CIN      In      -         6.594       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      SUM      Out     0.470     7.064       -         
Z\\rbin_next\[4\]                                                                                     Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     I1       In      -         7.599       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     F        Out     0.570     8.169       -         
n641                                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      I0       In      -         8.704       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      SUM      Out     0.549     9.253       -         
Z\\wcnt_sub\[4\]                                                                                      Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     I2       In      -         9.788       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     F        Out     0.462     10.250      -         
awfull_val                                                                                            Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931          DFFC     D        In      -         10.250      -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 10.311 is 5.289(51.3%) logic and 5.022(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.798
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.737

    - Propagation time:                      10.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.492

    Number of logic level(s):                12
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[9\]_ins12696 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931 / D
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[9\]_ins12696        DFFC     Q        Out     0.243     0.243       -         
Z\\gwmc_pstate\[9\]                                                                                   Net      -        -       0.535     -           6         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     I0       In      -         0.778       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     F        Out     0.549     1.327       -         
send_wr_77                                                                                            Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     I1       In      -         1.862       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     F        Out     0.570     2.432       -         
send_wr                                                                                               Net      -        -       0.596     -           16        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     I0       In      -         3.028       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     F        Out     0.549     3.577       -         
send_wr_89                                                                                            Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     I1       In      -         4.173       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     F        Out     0.570     4.743       -         
n28                                                                                                   Net      -        -       1.155     -           145       
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      I1       In      -         5.898       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      COUT     Out     0.570     6.468       -         
Z\\rbin_next\[0\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      CIN      In      -         6.468       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      COUT     Out     0.035     6.503       -         
Z\\rbin_next\[1\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      CIN      In      -         6.503       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      COUT     Out     0.035     6.538       -         
Z\\rbin_next\[2\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      CIN      In      -         6.538       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      COUT     Out     0.035     6.573       -         
Z\\rbin_next\[3\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      CIN      In      -         6.573       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      SUM      Out     0.470     7.043       -         
Z\\rbin_next\[4\]                                                                                     Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     I1       In      -         7.578       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     F        Out     0.570     8.148       -         
n641                                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      I0       In      -         8.683       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      SUM      Out     0.549     9.232       -         
Z\\wcnt_sub\[4\]                                                                                      Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     I2       In      -         9.767       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     F        Out     0.462     10.229      -         
awfull_val                                                                                            Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931          DFFC     D        In      -         10.229      -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 10.290 is 5.268(51.2%) logic and 5.022(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.798
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.737

    - Propagation time:                      10.208
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.471

    Number of logic level(s):                12
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[13\]_ins12692 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931 / D
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[13\]_ins12692       DFFC     Q        Out     0.243     0.243       -         
Z\\gwmc_pstate\[13\]                                                                                  Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23422                   LUT2     I0       In      -         0.778       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23422                   LUT2     F        Out     0.549     1.327       -         
send_wr_75                                                                                            Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     I0       In      -         1.862       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     F        Out     0.549     2.411       -         
send_wr                                                                                               Net      -        -       0.596     -           16        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     I0       In      -         3.007       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     F        Out     0.549     3.556       -         
send_wr_89                                                                                            Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     I1       In      -         4.152       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     F        Out     0.570     4.722       -         
n28                                                                                                   Net      -        -       1.155     -           145       
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      I1       In      -         5.877       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      COUT     Out     0.570     6.447       -         
Z\\rbin_next\[0\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      CIN      In      -         6.447       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      COUT     Out     0.035     6.482       -         
Z\\rbin_next\[1\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      CIN      In      -         6.482       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      COUT     Out     0.035     6.517       -         
Z\\rbin_next\[2\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      CIN      In      -         6.517       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      COUT     Out     0.035     6.552       -         
Z\\rbin_next\[3\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      CIN      In      -         6.552       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      SUM      Out     0.470     7.022       -         
Z\\rbin_next\[4\]                                                                                     Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     I1       In      -         7.557       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     F        Out     0.570     8.127       -         
n641                                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      I0       In      -         8.662       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      SUM      Out     0.549     9.211       -         
Z\\wcnt_sub\[4\]                                                                                      Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     I2       In      -         9.746       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     F        Out     0.462     10.208      -         
awfull_val                                                                                            Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931          DFFC     D        In      -         10.208      -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 10.269 is 5.247(51.1%) logic and 5.022(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.798
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.737

    - Propagation time:                      10.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.405

    Number of logic level(s):                12
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[10\]_ins12695 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931 / D
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[10\]_ins12695       DFFC     Q        Out     0.243     0.243       -         
Z\\gwmc_pstate\[10\]                                                                                  Net      -        -       0.535     -           6         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     I2       In      -         0.778       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23423                   LUT4     F        Out     0.462     1.240       -         
send_wr_77                                                                                            Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     I1       In      -         1.775       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23291                   LUT4     F        Out     0.570     2.345       -         
send_wr                                                                                               Net      -        -       0.596     -           16        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     I0       In      -         2.941       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.send_wr_ins23640                   LUT4     F        Out     0.549     3.490       -         
send_wr_89                                                                                            Net      -        -       0.596     -           11        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     I1       In      -         4.086       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n28_ins23156                  LUT2     F        Out     0.570     4.656       -         
n28                                                                                                   Net      -        -       1.155     -           145       
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      I1       In      -         5.811       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[0\]_ins17712     ALU      COUT     Out     0.570     6.381       -         
Z\\rbin_next\[0\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      CIN      In      -         6.381       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[1\]_ins17713     ALU      COUT     Out     0.035     6.416       -         
Z\\rbin_next\[1\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      CIN      In      -         6.416       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[2\]_ins17714     ALU      COUT     Out     0.035     6.451       -         
Z\\rbin_next\[2\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      CIN      In      -         6.451       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[3\]_ins17715     ALU      COUT     Out     0.035     6.486       -         
Z\\rbin_next\[3\]_1_COUT                                                                              Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      CIN      In      -         6.486       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\rbin_next\[4\]_ins17716     ALU      SUM      Out     0.470     6.956       -         
Z\\rbin_next\[4\]                                                                                     Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     I1       In      -         7.491       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n641_ins19421                 LUT2     F        Out     0.570     8.061       -         
n641                                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      I0       In      -         8.596       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.\\wcnt_sub\[4\]_ins17726      ALU      SUM      Out     0.549     9.145       -         
Z\\wcnt_sub\[4\]                                                                                      Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     I2       In      -         9.680       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.awfull_val_ins20025           LUT3     F        Out     0.462     10.142      -         
awfull_val                                                                                            Net      -        -       0.000     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.Almost_Full_ins12931          DFFC     D        In      -         10.142      -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 10.203 is 5.181(50.8%) logic and 5.022(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                            Arrival           
Instance                                                                   Reference                                         Type      Pin     Net             Time        Slack 
                                                                           Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[3]     0.243       -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     Q       opensync[0]     0.243       -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[1]     0.243       -0.227
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[2]     0.243       0.796 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                              Required           
Instance                                                                   Reference                                         Type      Pin     Net               Time         Slack 
                                                                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DHCEN     CE      xstop             1.635        -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     D       opensync[3]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[0]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[1]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[2]       1.574        0.796 
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243       -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778       -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327       -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     CE       In      -         1.862       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243       -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778       -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327       -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     CE       In      -         1.862       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243       -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778       -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327       -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     DFFCE     CE       In      -         1.862       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243       -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778       -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327       -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     DFFCE     CE       In      -         1.862       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.635
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.635

    - Propagation time:                      1.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     Q        Out     0.243     0.243       -         
opensync[0]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      I1       In      -         0.778       -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      F        Out     0.570     1.348       -         
xstop                                                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               DHCEN     CE       In      -         1.883       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.883 is 0.813(43.2%) logic and 1.070(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                            Arrival           
Instance                                   Reference                                              Type      Pin     Net        Time        Slack 
                                           Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[0]     0.243       -1.146
CSI2RAW8_inst.u_control_capture.cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[1]     0.243       -0.048
CSI2RAW8_inst.u_control_capture.cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[2]     0.243       -0.013
CSI2RAW8_inst.u_control_capture.cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[3]     0.243       0.022 
CSI2RAW8_inst.u_control_capture.cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[4]     0.243       0.057 
CSI2RAW8_inst.u_control_capture.cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[5]     0.243       0.092 
CSI2RAW8_inst.u_control_capture.cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[6]     0.243       0.127 
CSI2RAW8_inst.u_control_capture.cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[7]     0.243       0.162 
CSI2RAW8_inst.u_control_capture.cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[8]     0.243       0.197 
CSI2RAW8_inst.u_control_capture.cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[9]     0.243       0.232 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                               Required           
Instance                                        Reference                                              Type      Pin     Net           Time         Slack 
                                                Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.line_cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
CSI2RAW8_inst.u_control_capture.line_cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.433        -1.146
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[0] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243       -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778       -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327       -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411       -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446       -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481       -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516       -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551       -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586       -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621       -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656       -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691       -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726       -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761       -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796       -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831       -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866       -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901       -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371       -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476       -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560       -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521       -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983       -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[0]                DFFCE     CE       In      -         7.579       -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[1] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243       -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778       -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327       -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411       -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446       -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481       -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516       -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551       -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586       -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621       -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656       -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691       -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726       -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761       -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796       -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831       -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866       -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901       -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371       -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476       -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560       -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521       -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983       -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[1]                DFFCE     CE       In      -         7.579       -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[2] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243       -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778       -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327       -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411       -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446       -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481       -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516       -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551       -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586       -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621       -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656       -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691       -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726       -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761       -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796       -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831       -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866       -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901       -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371       -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476       -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560       -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521       -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983       -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[2]                DFFCE     CE       In      -         7.579       -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[3] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243       -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778       -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327       -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411       -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446       -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481       -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516       -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551       -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586       -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621       -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656       -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691       -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726       -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761       -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796       -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831       -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866       -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901       -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371       -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476       -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560       -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521       -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983       -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[3]                DFFCE     CE       In      -         7.579       -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.494
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[4] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243       -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778       -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327       -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411       -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446       -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481       -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516       -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551       -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586       -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621       -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656       -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691       -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726       -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761       -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796       -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831       -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866       -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901       -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371       -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476       -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011       -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560       -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      I2       In      -         6.521       -         
CSI2RAW8_inst.u_control_capture.g0_0                       LUT4      F        Out     0.462     6.983       -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[4]                DFFCE     CE       In      -         7.579       -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.640 is 3.943(51.6%) logic and 3.697(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pix_pll|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                Starting                                                                 Arrival           
Instance                                                                                                        Reference                         Type      Pin     Net                  Time        Slack 
                                                                                                                Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     pix_pll|clkout_inferred_clock     DFFC      Q       fifo_rd_en           0.243       -0.944
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    pix_pll|clkout_inferred_clock     DFFP      Q       Emptyz               0.243       -0.801
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num\[0\]            pix_pll|clkout_inferred_clock     DFFC      Q       CO0                  0.243       0.035 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num_fast_Z\[1\]     pix_pll|clkout_inferred_clock     DFFC      Q       rbin_num_fast[1]     0.243       0.131 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num_fast_Z\[2\]     pix_pll|clkout_inferred_clock     DFFC      Q       rbin_num_fast[2]     0.243       0.166 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num_Z\[3\]          pix_pll|clkout_inferred_clock     DFFC      Q       rbin_num[3]          0.243       0.201 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num_Z\[4\]          pix_pll|clkout_inferred_clock     DFFC      Q       rbin_num[4]          0.243       0.236 
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\rbin_num_Z\[5\]          pix_pll|clkout_inferred_clock     DFFC      Q       rbin_num[5]          0.243       0.271 
syn_gen_inst.V_cnt[14]                                                                                          pix_pll|clkout_inferred_clock     DFFCE     Q       V_cnt[14]            0.243       0.322 
syn_gen_inst.V_cnt[11]                                                                                          pix_pll|clkout_inferred_clock     DFFCE     Q       V_cnt[11]            0.243       0.343 
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                 Starting                                                               Required           
Instance                                                                                         Reference                         Type     Pin     Net                 Time         Slack 
                                                                                                 Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z     pix_pll|clkout_inferred_clock     DFFP     D       rempty_val_NE_i     5.286        -0.944
syn_gen_inst.Pout_de_dn                                                                          pix_pll|clkout_inferred_clock     DFFC     D       N_386_i             5.286        0.322 
syn_gen_inst.H_cnt[0]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[0]         5.286        0.691 
syn_gen_inst.H_cnt[1]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[1]         5.286        0.691 
syn_gen_inst.H_cnt[2]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[2]         5.286        0.691 
syn_gen_inst.H_cnt[3]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[3]         5.286        0.691 
syn_gen_inst.H_cnt[4]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[4]         5.286        0.691 
syn_gen_inst.H_cnt[5]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[5]         5.286        0.691 
syn_gen_inst.H_cnt[6]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[6]         5.286        0.691 
syn_gen_inst.H_cnt[7]                                                                            pix_pll|clkout_inferred_clock     DFFC     D       H_cnt_lm[7]         5.286        0.691 
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.347
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.286

    - Propagation time:                      6.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.944

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z / D
    The start point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     DFFC          Q        Out     0.243     0.243       -         
fifo_rd_en                                                                                                      Net           -        -       0.657     -           23        
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          I1       In      -         0.900       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          F        Out     0.570     1.470       -         
\\Small\.wdata14                                                                                                Net           -        -       0.862     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           CIN      In      -         2.332       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           COUT     Out     0.035     2.367       -         
rbin_num_next_cry_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           CIN      In      -         2.367       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           COUT     Out     0.035     2.402       -         
rbin_num_next_cry_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           CIN      In      -         2.402       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           COUT     Out     0.035     2.437       -         
rbin_num_next_cry_2                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           CIN      In      -         2.437       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           COUT     Out     0.035     2.472       -         
rbin_num_next_cry_3                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           CIN      In      -         2.472       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           COUT     Out     0.035     2.507       -         
rbin_num_next_cry_4                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           CIN      In      -         2.507       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           COUT     Out     0.035     2.542       -         
rbin_num_next_cry_5                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           CIN      In      -         2.542       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           SUM      Out     0.470     3.012       -         
rbin_num_next[6]                                                                                                Net           -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          I1       In      -         3.547       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          F        Out     0.570     4.117       -         
rempty_val_3                                                                                                    Net           -        -       0.535     -           4         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_0_cZ     LUT4          I2       In      -         4.652       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_0_cZ     LUT4          F        Out     0.462     5.114       -         
rempty_val_NE_6_0_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     I0       In      -         5.114       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.219       -         
rempty_val_NE_6_0                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.219       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.324       -         
rempty_val_NE_6                                                                                                 Net           -        -       0.535     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          I3       In      -         5.859       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          F        Out     0.371     6.230       -         
rempty_val_NE_i                                                                                                 Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    DFFP          D        In      -         6.230       -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.167(50.3%) logic and 3.124(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.347
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.286

    - Propagation time:                      6.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.944

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z / D
    The start point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     DFFC          Q        Out     0.243     0.243       -         
fifo_rd_en                                                                                                      Net           -        -       0.657     -           23        
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          I1       In      -         0.900       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          F        Out     0.570     1.470       -         
\\Small\.wdata14                                                                                                Net           -        -       0.862     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           CIN      In      -         2.332       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           COUT     Out     0.035     2.367       -         
rbin_num_next_cry_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           CIN      In      -         2.367       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           COUT     Out     0.035     2.402       -         
rbin_num_next_cry_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           CIN      In      -         2.402       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           COUT     Out     0.035     2.437       -         
rbin_num_next_cry_2                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           CIN      In      -         2.437       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           COUT     Out     0.035     2.472       -         
rbin_num_next_cry_3                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           CIN      In      -         2.472       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           COUT     Out     0.035     2.507       -         
rbin_num_next_cry_4                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           CIN      In      -         2.507       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           COUT     Out     0.035     2.542       -         
rbin_num_next_cry_5                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           CIN      In      -         2.542       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           SUM      Out     0.470     3.012       -         
rbin_num_next[6]                                                                                                Net           -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          I1       In      -         3.547       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          F        Out     0.570     4.117       -         
rempty_val_3                                                                                                    Net           -        -       0.535     -           4         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_1_cZ     LUT4          I2       In      -         4.652       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_1_cZ     LUT4          F        Out     0.462     5.114       -         
rempty_val_NE_6_0_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     I1       In      -         5.114       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.219       -         
rempty_val_NE_6_0                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.219       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.324       -         
rempty_val_NE_6                                                                                                 Net           -        -       0.535     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          I3       In      -         5.859       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          F        Out     0.371     6.230       -         
rempty_val_NE_i                                                                                                 Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    DFFP          D        In      -         6.230       -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.167(50.3%) logic and 3.124(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.347
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.286

    - Propagation time:                      6.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.944

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z / D
    The start point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     DFFC          Q        Out     0.243     0.243       -         
fifo_rd_en                                                                                                      Net           -        -       0.657     -           23        
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          I1       In      -         0.900       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          F        Out     0.570     1.470       -         
\\Small\.wdata14                                                                                                Net           -        -       0.862     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           CIN      In      -         2.332       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           COUT     Out     0.035     2.367       -         
rbin_num_next_cry_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           CIN      In      -         2.367       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           COUT     Out     0.035     2.402       -         
rbin_num_next_cry_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           CIN      In      -         2.402       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           COUT     Out     0.035     2.437       -         
rbin_num_next_cry_2                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           CIN      In      -         2.437       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           COUT     Out     0.035     2.472       -         
rbin_num_next_cry_3                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           CIN      In      -         2.472       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           COUT     Out     0.035     2.507       -         
rbin_num_next_cry_4                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           CIN      In      -         2.507       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           COUT     Out     0.035     2.542       -         
rbin_num_next_cry_5                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           CIN      In      -         2.542       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           SUM      Out     0.470     3.012       -         
rbin_num_next[6]                                                                                                Net           -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          I1       In      -         3.547       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          F        Out     0.570     4.117       -         
rempty_val_3                                                                                                    Net           -        -       0.535     -           4         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_1_cZ     LUT4          I2       In      -         4.652       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_1_cZ     LUT4          F        Out     0.462     5.114       -         
rempty_val_NE_6_1_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_cZ       MUX2_LUT5     I1       In      -         5.114       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_cZ       MUX2_LUT5     O        Out     0.105     5.219       -         
rempty_val_NE_6_1                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     I1       In      -         5.219       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.324       -         
rempty_val_NE_6                                                                                                 Net           -        -       0.535     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          I3       In      -         5.859       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          F        Out     0.371     6.230       -         
rempty_val_NE_i                                                                                                 Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    DFFP          D        In      -         6.230       -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.167(50.3%) logic and 3.124(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.347
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.286

    - Propagation time:                      6.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.944

    Number of logic level(s):                13
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z / D
    The start point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     DFFC          Q        Out     0.243     0.243       -         
fifo_rd_en                                                                                                      Net           -        -       0.657     -           23        
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          I1       In      -         0.900       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          F        Out     0.570     1.470       -         
\\Small\.wdata14                                                                                                Net           -        -       0.862     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           CIN      In      -         2.332       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           COUT     Out     0.035     2.367       -         
rbin_num_next_cry_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           CIN      In      -         2.367       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           COUT     Out     0.035     2.402       -         
rbin_num_next_cry_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           CIN      In      -         2.402       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           COUT     Out     0.035     2.437       -         
rbin_num_next_cry_2                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           CIN      In      -         2.437       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           COUT     Out     0.035     2.472       -         
rbin_num_next_cry_3                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           CIN      In      -         2.472       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           COUT     Out     0.035     2.507       -         
rbin_num_next_cry_4                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           CIN      In      -         2.507       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           COUT     Out     0.035     2.542       -         
rbin_num_next_cry_5                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           CIN      In      -         2.542       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           SUM      Out     0.470     3.012       -         
rbin_num_next[6]                                                                                                Net           -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          I1       In      -         3.547       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_3_cZ            LUT3          F        Out     0.570     4.117       -         
rempty_val_3                                                                                                    Net           -        -       0.535     -           4         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_0_cZ     LUT4          I2       In      -         4.652       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_0_cZ     LUT4          F        Out     0.462     5.114       -         
rempty_val_NE_6_1_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_cZ       MUX2_LUT5     I0       In      -         5.114       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_1_cZ       MUX2_LUT5     O        Out     0.105     5.219       -         
rempty_val_NE_6_1                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     I1       In      -         5.219       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.324       -         
rempty_val_NE_6                                                                                                 Net           -        -       0.535     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          I3       In      -         5.859       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          F        Out     0.371     6.230       -         
rempty_val_NE_i                                                                                                 Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    DFFP          D        In      -         6.230       -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 6.291 is 3.167(50.3%) logic and 3.124(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.347
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.286

    - Propagation time:                      6.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.888

    Number of logic level(s):                14
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z / D
    The start point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pix_pll|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                            Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_rd_en                                                     DFFC          Q        Out     0.243     0.243       -         
fifo_rd_en                                                                                                      Net           -        -       0.657     -           23        
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          I1       In      -         0.900       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.\\Small\.wdata14_cZ        LUT2          F        Out     0.570     1.470       -         
\\Small\.wdata14                                                                                                Net           -        -       0.862     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           CIN      In      -         2.332       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_0_0      ALU           COUT     Out     0.035     2.367       -         
rbin_num_next_cry_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           CIN      In      -         2.367       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_1_0      ALU           COUT     Out     0.035     2.402       -         
rbin_num_next_cry_1                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           CIN      In      -         2.402       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_2_0      ALU           COUT     Out     0.035     2.437       -         
rbin_num_next_cry_2                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           CIN      In      -         2.437       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_3_0      ALU           COUT     Out     0.035     2.472       -         
rbin_num_next_cry_3                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           CIN      In      -         2.472       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_4_0      ALU           COUT     Out     0.035     2.507       -         
rbin_num_next_cry_4                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           CIN      In      -         2.507       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_5_0      ALU           COUT     Out     0.035     2.542       -         
rbin_num_next_cry_5                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           CIN      In      -         2.542       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_6_0      ALU           COUT     Out     0.035     2.577       -         
rbin_num_next_cry_6                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_7_0      ALU           CIN      In      -         2.577       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rbin_num_next_cry_7_0      ALU           SUM      Out     0.470     3.047       -         
rbin_num_next[7]                                                                                                Net           -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_4_cZ            LUT3          I1       In      -         3.582       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_4_cZ            LUT3          F        Out     0.570     4.152       -         
rempty_val_4                                                                                                    Net           -        -       0.535     -           4         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_0_cZ     LUT4          I3       In      -         4.687       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_0_cZ     LUT4          F        Out     0.371     5.058       -         
rempty_val_NE_6_0_0                                                                                             Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     I0       In      -         5.058       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_0_cZ       MUX2_LUT5     O        Out     0.105     5.163       -         
rempty_val_NE_6_0                                                                                               Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     I0       In      -         5.163       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_6_cZ         MUX2_LUT6     O        Out     0.105     5.268       -         
rempty_val_NE_6                                                                                                 Net           -        -       0.535     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          I3       In      -         5.803       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.rempty_val_NE_i_cZ         LUT4          F        Out     0.371     6.174       -         
rempty_val_NE_i                                                                                                 Net           -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_128_16_inst.fifo_inst.Empty_Z                    DFFP          D        In      -         6.174       -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 6.235 is 3.111(49.9%) logic and 3.124(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_8bit_2lane|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                                      Arrival             
Instance                                                                                                      Reference                                Type      Pin     Net                Time        Slack   
                                                                                                              Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]                                            pll_8bit_2lane|clkout_inferred_clock     DFFNP     Q       reset_r[1]         0.243       4249.518
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       fifo_wr_den        0.243       8494.544
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       Fullz              0.243       8494.565
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                     pll_8bit_2lane|clkout_inferred_clock     DFFP      Q       Empty              0.243       8494.635
bayer_rgb_inst.devcnt_d1[0]                                                                                   pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[0]       0.243       8495.154
bayer_rgb_inst.devcnt_d1[1]                                                                                   pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[1]       0.243       8495.194
bayer_rgb_inst.devcnt_d1[5]                                                                                   pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[5]       0.243       8495.285
bayer_rgb_inst.devcnt_d1[4]                                                                                   pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[4]       0.243       8495.306
bayer_rgb_inst.devcnt_d1[6]                                                                                   pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[6]       0.243       8495.393
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[0\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[0]     0.243       8495.462
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                  Starting                                                                          Required             
Instance                                                                                          Reference                                Type      Pin        Net                 Time         Slack   
                                                                                                  Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                         pll_8bit_2lane|clkout_inferred_clock     DFFP      PRESET     reset_r[1]          4250.296     4249.518
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z     pll_8bit_2lane|clkout_inferred_clock     DFFC      D          wfull_val_NE_i      8500.652     8494.544
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                         pll_8bit_2lane|clkout_inferred_clock     DFFP      D          rempty_val_NE_i     8500.652     8494.635
bayer_rgb_inst.g_o[2]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[2]            8500.652     8495.154
bayer_rgb_inst.g_o[3]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[3]            8500.652     8495.154
bayer_rgb_inst.g_o[4]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[4]            8500.652     8495.154
bayer_rgb_inst.g_o[5]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[5]            8500.652     8495.154
bayer_rgb_inst.g_o[6]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[6]            8500.652     8495.154
bayer_rgb_inst.g_o[7]                                                                             pll_8bit_2lane|clkout_inferred_clock     DFFC      D          g_o_7[7]            8500.652     8495.154
bayer_rgb_inst.devcnt[15]                                                                         pll_8bit_2lane|clkout_inferred_clock     DFFCE     D          devcnt_s[15]        8500.652     8495.580
=========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4250.357
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4250.296

    - Propagation time:                      0.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4249.518

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z / PRESET
    The start point is clocked by            pll_8bit_2lane|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            pll_8bit_2lane|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                   Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]     DFFNP     Q          Out     0.243     0.243       -         
reset_r[1]                                                             Net       -          -       0.535     -           51        
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z              DFFP      PRESET     In      -         0.778       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.839 is 0.304(36.2%) logic and 0.535(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                     Arrival           
Instance                                                                                                      Reference           Type      Pin     Net                    Time        Slack 
                                                                                                              Clock                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[6]                                                                               video_top|I_clk     DFFC      Q       state[6]               0.243       -1.097
adv7513_iic_init_inst0.state[3]                                                                               video_top|I_clk     DFFCE     Q       state[3]               0.243       -1.075
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167               video_top|I_clk     DFFP      Q       dll_rst                0.243       -0.829
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164     video_top|I_clk     DFFC      Q       Z\\cs_memsync\[3\]     0.243       -0.808
adv7513_iic_init_inst0.state[15]                                                                              video_top|I_clk     DFFC      Q       state[15]              0.243       -0.585
adv7513_iic_init_inst0.state[18]                                                                              video_top|I_clk     DFFC      Q       state[18]              0.243       -0.545
adv7513_iic_init_inst0.state[19]                                                                              video_top|I_clk     DFFC      Q       state[19]              0.243       -0.524
adv7513_iic_init_inst0.state[1]                                                                               video_top|I_clk     DFFC      Q       state[1]               0.243       -0.503
adv7513_iic_init_inst0.state[23]                                                                              video_top|I_clk     DFFC      Q       state[23]              0.243       -0.437
adv7513_iic_init_inst0.state[11]                                                                              video_top|I_clk     DFFCE     Q       state[11]              0.243       -0.432
=============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                          Starting                                                     Required           
Instance                                                                                                                                                  Reference           Type     Pin      Net                    Time         Slack 
                                                                                                                                                          Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.wr_rd_stop[1]                                                                                                                      video_top|I_clk     DFFC     D        wr_rd_stop_ns[1]       6.152        -1.097
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs             video_top|I_clk     DQS      HOLD     pause_en               6.213        -0.829
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817     video_top|I_clk     DQS      HOLD     pause_en               6.213        -0.829
adv7513_iic_init_inst0.rd_reg[1]                                                                                                                          video_top|I_clk     DFFC     D        rd_reg_ns[1]           6.152        -0.720
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[5\]_ins14162                                                 video_top|I_clk     DFFC     D        Z\\ns_memsync\[5\]     6.152        -0.376
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\ns_memsync\[5\]_ins14367                                                 video_top|I_clk     DL       D        n284                   5.374        -0.376
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag\[1\]_ins14168                                                       video_top|I_clk     DFFC     D        Z\\flag_d\[1\]         6.152        -0.198
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag_d\[1\]_ins14373                                                     video_top|I_clk     DL       D        n368                   5.374        -0.198
adv7513_iic_init_inst0.rd_reg[0]                                                                                                                          video_top|I_clk     DFFC     D        rd_reg_ns[0]           6.152        -0.038
adv7513_iic_init_inst0.wr_rd_stop[0]                                                                                                                      video_top|I_clk     DFFC     D        wr_rd_stop_ns[0]       6.152        -0.038
==========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.213
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.152

    - Propagation time:                      7.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.096

    Number of logic level(s):                7
    Starting point:                          adv7513_iic_init_inst0.state[6] / Q
    Ending point:                            adv7513_iic_init_inst0.wr_rd_stop[1] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[6]                   DFFC     Q        Out     0.243     0.243       -         
state[6]                                          Net      -        -       0.535     -           6         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     I1       In      -         0.778       -         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     F        Out     0.570     1.348       -         
un66_i_a4_0[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     I3       In      -         1.749       -         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     F        Out     0.371     2.120       -         
un66_i_a4_5[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     I2       In      -         2.521       -         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     F        Out     0.462     2.983       -         
N_378                                             Net      -        -       0.535     -           10        
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4     I1       In      -         3.518       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4     F        Out     0.570     4.088       -         
N_32_mux                                          Net      -        -       0.535     -           2         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3     I1       In      -         4.623       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3     F        Out     0.570     5.193       -         
N_26                                              Net      -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     I0       In      -         5.728       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     F        Out     0.549     6.277       -         
N_16                                              Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     I1       In      -         6.679       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     F        Out     0.570     7.249       -         
wr_rd_stop_ns[1]                                  Net      -        -       0.000     -           1         
adv7513_iic_init_inst0.wr_rd_stop[1]              DFFC     D        In      -         7.249       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.310 is 3.966(54.3%) logic and 3.344(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.213
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.152

    - Propagation time:                      7.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.075

    Number of logic level(s):                7
    Starting point:                          adv7513_iic_init_inst0.state[3] / Q
    Ending point:                            adv7513_iic_init_inst0.wr_rd_stop[1] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[3]                   DFFCE     Q        Out     0.243     0.243       -         
state[3]                                          Net       -        -       0.535     -           6         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2      I0       In      -         0.778       -         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2      F        Out     0.549     1.327       -         
un66_i_a4_0[1]                                    Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4      I3       In      -         1.728       -         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4      F        Out     0.371     2.099       -         
un66_i_a4_5[1]                                    Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3      I2       In      -         2.500       -         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3      F        Out     0.462     2.962       -         
N_378                                             Net       -        -       0.535     -           10        
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4      I1       In      -         3.497       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4      F        Out     0.570     4.067       -         
N_32_mux                                          Net       -        -       0.535     -           2         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3      I1       In      -         4.602       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3      F        Out     0.570     5.172       -         
N_26                                              Net       -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3      I0       In      -         5.707       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3      F        Out     0.549     6.256       -         
N_16                                              Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3      I1       In      -         6.658       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3      F        Out     0.570     7.228       -         
wr_rd_stop_ns[1]                                  Net       -        -       0.000     -           1         
adv7513_iic_init_inst0.wr_rd_stop[1]              DFFC      D        In      -         7.228       -         
=============================================================================================================
Total path delay (propagation time + setup) of 7.289 is 3.945(54.1%) logic and 3.344(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.213
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.152

    - Propagation time:                      7.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.902

    Number of logic level(s):                7
    Starting point:                          adv7513_iic_init_inst0.state[6] / Q
    Ending point:                            adv7513_iic_init_inst0.wr_rd_stop[1] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[6]                   DFFC     Q        Out     0.243     0.243       -         
state[6]                                          Net      -        -       0.535     -           6         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     I1       In      -         0.778       -         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     F        Out     0.570     1.348       -         
un66_i_a4_0[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     I3       In      -         1.749       -         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     F        Out     0.371     2.120       -         
un66_i_a4_5[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     I2       In      -         2.521       -         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     F        Out     0.462     2.983       -         
N_378                                             Net      -        -       0.535     -           10        
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4     I1       In      -         3.518       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4     F        Out     0.570     4.088       -         
N_32_mux                                          Net      -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m9      LUT4     I2       In      -         4.623       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m9      LUT4     F        Out     0.462     5.085       -         
N_10                                              Net      -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     I2       In      -         5.620       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     F        Out     0.462     6.082       -         
N_16                                              Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     I1       In      -         6.484       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     F        Out     0.570     7.054       -         
wr_rd_stop_ns[1]                                  Net      -        -       0.000     -           1         
adv7513_iic_init_inst0.wr_rd_stop[1]              DFFC     D        In      -         7.054       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.115 is 3.771(53.0%) logic and 3.344(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.213
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.152

    - Propagation time:                      7.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.881

    Number of logic level(s):                7
    Starting point:                          adv7513_iic_init_inst0.state[3] / Q
    Ending point:                            adv7513_iic_init_inst0.wr_rd_stop[1] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[3]                   DFFCE     Q        Out     0.243     0.243       -         
state[3]                                          Net       -        -       0.535     -           6         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2      I0       In      -         0.778       -         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2      F        Out     0.549     1.327       -         
un66_i_a4_0[1]                                    Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4      I3       In      -         1.728       -         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4      F        Out     0.371     2.099       -         
un66_i_a4_5[1]                                    Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3      I2       In      -         2.500       -         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3      F        Out     0.462     2.962       -         
N_378                                             Net       -        -       0.535     -           10        
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4      I1       In      -         3.497       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m24         LUT4      F        Out     0.570     4.067       -         
N_32_mux                                          Net       -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m9      LUT4      I2       In      -         4.602       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m9      LUT4      F        Out     0.462     5.064       -         
N_10                                              Net       -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3      I2       In      -         5.599       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3      F        Out     0.462     6.061       -         
N_16                                              Net       -        -       0.401     -           1         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3      I1       In      -         6.463       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3      F        Out     0.570     7.033       -         
wr_rd_stop_ns[1]                                  Net       -        -       0.000     -           1         
adv7513_iic_init_inst0.wr_rd_stop[1]              DFFC      D        In      -         7.033       -         
=============================================================================================================
Total path delay (propagation time + setup) of 7.094 is 3.750(52.9%) logic and 3.344(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.213
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.152

    - Propagation time:                      7.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.855

    Number of logic level(s):                7
    Starting point:                          adv7513_iic_init_inst0.state[6] / Q
    Ending point:                            adv7513_iic_init_inst0.wr_rd_stop[1] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
adv7513_iic_init_inst0.state[6]                   DFFC     Q        Out     0.243     0.243       -         
state[6]                                          Net      -        -       0.535     -           6         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     I1       In      -         0.778       -         
adv7513_iic_init_inst0.un66_i_a4_0[1]             LUT2     F        Out     0.570     1.348       -         
un66_i_a4_0[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     I3       In      -         1.749       -         
adv7513_iic_init_inst0.un66_i_a4_5[1]             LUT4     F        Out     0.371     2.120       -         
un66_i_a4_5[1]                                    Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     I2       In      -         2.521       -         
adv7513_iic_init_inst0.un66_i_a4[1]               LUT3     F        Out     0.462     2.983       -         
N_378                                             Net      -        -       0.535     -           10        
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_rn      LUT4     I1       In      -         3.518       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_rn      LUT4     F        Out     0.570     4.088       -         
m25_rn_0                                          Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3     I2       In      -         4.490       -         
adv7513_iic_init_inst0.rd_reg_ns_1_0_.m25_mb      LUT3     F        Out     0.462     4.952       -         
N_26                                              Net      -        -       0.535     -           2         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     I0       In      -         5.487       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m15     LUT3     F        Out     0.549     6.036       -         
N_16                                              Net      -        -       0.401     -           1         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     I1       In      -         6.437       -         
adv7513_iic_init_inst0.wr_rd_stop_ns_1_0_.m16     LUT3     F        Out     0.570     7.007       -         
wr_rd_stop_ns[1]                                  Net      -        -       0.000     -           1         
adv7513_iic_init_inst0.wr_rd_stop[1]              DFFC     D        In      -         7.007       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.068 is 3.858(54.6%) logic and 3.210(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                       Starting                                                Arrival           
Instance                                                                               Reference     Type       Pin        Net                 Time        Slack 
                                                                                       Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen                         System        DHCEN      CLKOUT     clk_x4i_i           0.000       -0.135
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                          System        CLKDIV     CLKOUT     clk_out_i           0.000       0.070 
key_debounceN_inst0.key_n_out1_RNIKMCF                                                 System        INV        O          rst_n1_i            0.000       0.170 
key_debounceN_inst0.key_n_out2_RNILMCF                                                 System        INV        O          rst_n2_i            0.000       0.170 
I2C_MASTER_Top_inst0.u_i2c_master.bit_controller.SCL_OEN_RNIJ002                       System        INV        O          SCL_OEN_RNIJ002     0.000       0.231 
I2C_MASTER_Top_inst0.u_i2c_master.bit_controller.SDA_OEN_RNI9P6E                       System        INV        O          SDA_OEN_RNI9P6E     0.000       0.231 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n805_ins23720                   System        INV        O          n805                0.000       0.231 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1011_ins23721     System        INV        O          n1011               0.000       0.231 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN                           System        DHCEN      CLKOUT     eclko_i             0.000       0.231 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                           System        PLL        CLKOUT     clk_x4              0.000       0.231 
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                          Starting                                               Required           
Instance                                                                                                                                  Reference     Type       Pin        Net                Time         Slack 
                                                                                                                                          Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                             System        CLKDIV     HCLKIN     clk_x4i_i          0.766        -0.135
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[0]      Z\\D0_F\[0\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[1]      Z\\D0_F\[1\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[2]      Z\\D0_F\[2\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[3]      Z\\D0_F\[3\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[4]      Z\\D0_F\[4\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[5]      Z\\D0_F\[5\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[6]      Z\\D0_F\[6\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[7]      Z\\D0_F\[7\]_7     8.760        0.070 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301     System        SDPX9B     DI[8]      Z\\D1_F\[0\]_7     8.760        0.070 
====================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.766
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.766

    - Propagation time:                      0.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.135

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                Pin        Pin               Arrival     No. of    
Name                                                               Type       Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN      CLKOUT     Out     0.000     0.000       -         
clk_x4i_i                                                          Net        -          -       0.901     -           64        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv      CLKDIV     HCLKIN     In      -         0.901       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.901 is 0.000(0.0%) logic and 0.901(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.798
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.760

    - Propagation time:                      8.690
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.070

    Number of logic level(s):                2
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17302 / DI[28]
    The start point is clocked by            System [rising]
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLKA

Instance / Net                                                                                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                                                                                                Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                                       CLKDIV        CLKOUT     Out     0.000     0.000       -         
clk_out_i                                                                                                                                                           Net           -          -       6.885     -           2055      
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem     IDES8_MEM     PCLK       In      -         6.885       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem     IDES8_MEM     Q0         Out     0.165     7.050       -         
Z\\iserdes_dq\[0\]                                                                                                                                                  Net           -          -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_in_fifo.\\D0_F\[0\]_ins23499                        LUT4          I1         In      -         7.585       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_in_fifo.\\D0_F\[0\]_ins23499                        LUT4          F          Out     0.570     8.155       -         
Z\\D0_F\[0\]_11                                                                                                                                                     Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17302                               SDPX9B        DI[28]     In      -         8.690       -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.728 is 0.773(8.9%) logic and 7.955(91.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.798
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.760

    - Propagation time:                      8.690
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.070

    Number of logic level(s):                2
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301 / DI[7]
    The start point is clocked by            System [rising]
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLKA

Instance / Net                                                                                                                                                                            Pin        Pin               Arrival     No. of    
Name                                                                                                                                                                        Type          Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                                               CLKDIV        CLKOUT     Out     0.000     0.000       -         
clk_out_i                                                                                                                                                                   Net           -          -       6.885     -           2055      
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809     IDES8_MEM     PCLK       In      -         6.885       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809     IDES8_MEM     Q7         Out     0.165     7.050       -         
Z\\iserdes_dq\[7\]_0                                                                                                                                                        Net           -          -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D0_F\[7\]_ins19530                                LUT3          I1         In      -         7.585       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D0_F\[7\]_ins19530                                LUT3          F          Out     0.570     8.155       -         
Z\\D0_F\[7\]_7                                                                                                                                                              Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301                                       SDPX9B        DI[7]      In      -         8.690       -         
=============================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.728 is 0.773(8.9%) logic and 7.955(91.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.798
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.760

    - Propagation time:                      8.690
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.070

    Number of logic level(s):                2
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301 / DI[15]
    The start point is clocked by            System [rising]
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLKA

Instance / Net                                                                                                                                                                            Pin        Pin               Arrival     No. of    
Name                                                                                                                                                                        Type          Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                                               CLKDIV        CLKOUT     Out     0.000     0.000       -         
clk_out_i                                                                                                                                                                   Net           -          -       6.885     -           2055      
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[1\]\.u_ides8_mem_ins6810     IDES8_MEM     PCLK       In      -         6.885       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[1\]\.u_ides8_mem_ins6810     IDES8_MEM     Q7         Out     0.165     7.050       -         
Z\\iserdes_dq\[15\]_0                                                                                                                                                       Net           -          -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D1_F\[7\]_ins19538                                LUT3          I1         In      -         7.585       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D1_F\[7\]_ins19538                                LUT3          F          Out     0.570     8.155       -         
Z\\D1_F\[7\]_7                                                                                                                                                              Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301                                       SDPX9B        DI[15]     In      -         8.690       -         
=============================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.728 is 0.773(8.9%) logic and 7.955(91.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.798
    - Setup time:                            0.038
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.760

    - Propagation time:                      8.690
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.070

    Number of logic level(s):                2
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301 / DI[23]
    The start point is clocked by            System [rising]
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] on pin CLKA

Instance / Net                                                                                                                                                                            Pin        Pin               Arrival     No. of    
Name                                                                                                                                                                        Type          Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                                               CLKDIV        CLKOUT     Out     0.000     0.000       -         
clk_out_i                                                                                                                                                                   Net           -          -       6.885     -           2055      
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[2\]\.u_ides8_mem_ins6811     IDES8_MEM     PCLK       In      -         6.885       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[2\]\.u_ides8_mem_ins6811     IDES8_MEM     Q7         Out     0.165     7.050       -         
Z\\iserdes_dq\[23\]_0                                                                                                                                                       Net           -          -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D2_F\[7\]_ins19546                                LUT3          I1         In      -         7.585       -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.\\D2_F\[7\]_ins19546                                LUT3          F          Out     0.570     8.155       -         
Z\\D2_F\[7\]_7                                                                                                                                                              Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_in_fifo.mem0_ins17301                                       SDPX9B        DI[23]     In      -         8.690       -         
=============================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.728 is 0.773(8.9%) logic and 7.955(91.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 289MB peak: 300MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 289MB peak: 300MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18pbga484-8
Cell usage:
ALU             762 uses
CLKDIV          2 uses
DFF             193 uses
DFFC            1617 uses
DFFCE           740 uses
DFFE            252 uses
DFFNP           12 uses
DFFP            123 uses
DFFPE           10 uses
DFFR            30 uses
DFFRE           135 uses
DFFS            32 uses
DFFSE           52 uses
DHCEN           2 uses
DL              8 uses
DLCE            1 use
DLL             1 use
DQS             2 uses
GSR             6 uses
IDES8           2 uses
IDES8_MEM       16 uses
INV             85 uses
IODELAY         18 uses
MUX2_LUT5       102 uses
MUX2_LUT6       42 uses
OSER8           24 uses
OSER8_MEM       20 uses
PLL             3 uses
RAM16SDP2       1 use
RAM16SDP4       73 uses
SDP             6 uses
SDPX9           8 uses
SDPX9B          4 uses
LUT1            11 uses
LUT2            1057 uses
LUT3            760 uses
LUT4            1443 uses

I/O ports: 102
I/O primitives: 95
ELVDS_IOBUF    2 uses
ELVDS_OBUF     1 use
IBUF           3 uses
IOBUF          24 uses
OBUF           59 uses
TBUF           3 uses
TLVDS_IBUF     3 uses

I/O Register bits:                  0
Register bits not including I/Os:   3196 of 15552 (20%)

RAM/ROM usage summary
Block Rams : 18 of 46 (39%)

Total load per clock:
   pix_pll|clkout_inferred_clock: 118
   video_top|I_clk: 515
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock: 2055
   pll_8bit_2lane|clkout_inferred_clock: 276

@S |Mapping Summary:
Total  LUTs: 3271 (15%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 89MB peak: 300MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Tue Mar 10 12:11:03 2020

###########################################################]
