<!DOCTYPE html>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
    <title>ITC-India</title>
    <meta name="description" content="">
    <meta name="author" content="">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" />
    <link href="favicon.ico" rel="shortcut icon" />
    <link href="assets/css/bootstrap.css" rel="stylesheet" />
    <link href="assets/css/animate.css" rel="stylesheet" />
    <link href="assets/css/font-awesome.css" rel="stylesheet" />
    <link href="assets/css/nexus.css" rel="stylesheet" />
    <link href="assets/css/responsive.css" rel="stylesheet" />
    <link href="assets/css/custom.css" rel="stylesheet" />
    <link href="http://fonts.googleapis.com/css?family=Open Sans:300,400" rel="stylesheet" type="text/css" />
    <link href="http://fonts.googleapis.com/css?family=Source Sans Pro:300,400" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="body_bg">
        <!--<div id="container_header" class="container">
                <div id="header" class="row">
                    <div class="col-md-12 margin-top-15">
                        <!-- Header Social Icons -->
        <!--   <ul class="social-icons circle pull-right">
                            <li class="social-rss">
                                <a href="#" target="_blank" title="RSS"></a>
                            </li>
                            <li class="social-twitter">
                                <a href="#" target="_blank" title="Twitter"></a>
                            </li>
                            <li class="social-facebook">
                                <a href="#" target="_blank" title="Facebook"></a>
                            </li>
                            <li class="social-googleplus">
                                <a href="#" target="_blank" title="GooglePlus"></a>
                            </li>
                        </ul>
                        <!-- End Header Social Icons -->
        <!--</div>
                    <div class="clear"></div>
                </div>
            </div>-->
        <div class="primary-container-group">
            <div class="primary-container-background">
                <div class="primary-container"></div>

                <div class="clearfix"></div>
            </div>

            <div class="primary-container">
                <div class="container no-padding" id="container_hornav">
                    <p class="site-slogan">INTERNATIONAL TEST CONFERENCE-INDIA</p>

                    <div class="row">
                        <div class="hornav-block">
                            <div id="hornav">
                                <ul class="nav navbar-nav" id="hornavmenu">
                                    <li><a href="index.html">Home</a></li>
                                    <li><a href="comm.html">Committee</a></li>
                                    <li><a href="program.html">Program</a></li>
                                    <li><span><a href="tutorial.html">Tutorial</a></span></li>
                                    <li><a href="keynote.html">Keynote</a></li>
                                    <li><span>Authors</span>
                                        <ul>
                                            <li><a href="call.html">Call for Papers</a></li>
                                            <li><a href="call.html">Paper Submission &amp; Guidelines</a></li>
                                        </ul>
                                    </li>
                                    <li><a href="reg.html"><span>Registration</span></a></li>
                                    <li><span><a href="sponsor.html">Sponsors</a></span></li>
                                    <li><span>Attendees</span>
                                        <ul>
                                            <li><a href="page-404.html">Why Attend?</a></li>
                                            <li><a href="venue.html">Venue &amp; Travel</a></li>
                                            <li><a href="page-404.html">Where To Stay</a></li>
                                        </ul>
                                    </li>
                                </ul>
                            </div>
                        </div>

                        <div class="clearfix"></div>
                    </div>
                </div>


                <div class="container">
                    <div class="row">
                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #1</h3>
                        </div>
                        <div class="col-md-12 text-center">
                            <h4>Srini Maddali</h4>
                            <h5>Vice-President (Technology), Qualcomm</h5>
                        <hr></div>

                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #2</h3>
                        </div>
                        <div class="col-md-12 text-center">
                            <h4>Gianluca Colli</h4>
                            <h5>Vice President & GM, Consumer Solutions Division – Image Sensor Group, ON Semiconductor</h5>
                        <hr></div>
                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #3</h3>
                        </div>
                        <div class="col-md-12 text-center">
                            <h4>Ron Press</h4>
                            <h5>Technical Marketing Director – Silicon Test Solutions group, Mentor Graphics</h5>
                        <hr></div>
                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #4</h3>
                        </div>
                        <div class="col-md-4 text-center">
                            <h4>Srinivas Chinamilli</h4>
                            <h5>Co-Founder & President, Tessolve</h5>
                        </div>
                        <div class="col-md-8 text-left">
                            <p><b>Title:</b>Indian Semiconductor Test Industry: Evolution, Challenges and Opportunities</p>
                        </div><hr>
                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #5</h3>
                        </div>
                        <div class="col-md-4 text-center">
                            <h4>Shridhar Bendi</h4>
                            <h5>DFx and Post-Si Debug Lead for Server SoCs , Intel</h5>
                        </div>
                        <div class="col-md-8">
                            <p><b>Title:</b>Indian Semiconductor Test Industry: Evolution, Challenges and Opportunities</p>
                            <p>Speaker will provide basics around building high performance CPU and will cover non-traditional challenges associated with Testing and Productizing SoCs. Unlike traditional ASICs, high end chips have aggressive Power Management states (varying P-States, C-States). And this problem gets compounded further when with on-die Voltage Regulators. There would be mention about growing pains in building SoCs on evolving process node and associated design resilience to work around varying material type over time.</p>
                            <p><b>Biodata:</b>Shridhar Bendi serves as DFx and Post-Si Debug Lead for Server SoCs designed out of Intel, Bangalore. His most recent contributions include productizing BDX-DE Micro Server and BDX-ML Mainline Servers built on Intel’s 14nm Process node. Prior to joining Intel India design center, he has worked in US with AMD, Texas Instruments, Cyrix and Intel with industry experience of 20+ years of experience. Currently he is Principal Engineer with SDG-India, Bangalore working on the next generation Servers.</p>
                        </div><hr>
                        <hr><div class="col-md-12 text-center">
                            <h3>Keynote #6</h3>
                        </div>
                        <div class="col-md-12 text-center">
                            <h4>Kimura Manabu</h4>
                            <h5>President, Cloud Testing Service, Advantest Group</h5>
                        <hr></div>
                    </div>
                </div>
                <div class="container">
                    <div class="row margin-vert-30 text-center">
                        <div class="col-md-12">
                            <img src="Keynote.png" style="width: 50%; height: 50%;" />
                            <br /> &nbsp;
                        </div>
                    </div>
                </div>


                <div class="container">
                    <div class="row">
                        <div class="col-md-12 text-center">
                            <hr><h2>Invited Talks</h2><hr>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #1</h3>
                            <h4>Govind</h4>
                            <h5>Oracle</h5>
                            <p><b>Title:</b>Reliability</p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #2</h3>
                            <h4>Mayank Srivastava</h4>
                            <h5>IISc</h5>
                            <p><b>Title:</b>An overview of Design and Reliability of Gallium Nitrite HEMT Power Devices</p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #3</h3>
                            <h4>Sivakumar V</h4>
                            <h5>Keysight</h5>
                            <p><b>Title:</b>Holistic approach to DFT: Component to System</p>
                            <p class="text-left">As the complexities of semiconductor chip and PCB design complexities are increases, testing of components to systems, quintessential need for a quality manufacturing test is becoming a challenge. This makes it essential to have a good ‘Design for Test’ (DFT) from a component to a system to ensure a robust structural test all through. <br>1.  What are the benefits of adding DFT elements?
<br>2. What are the aspects to be considered for enhancing ‘DFT’?
<br>3. What is the value across the Product Life Cycle - chip to system?
<br>4. How can the DFT be best leveraged across phases of Product Life Cycle?<br>By answering the above questions, we will conclude on how a holistic approach to DFT can enhance testability and quality from a chip to a system.</p>
                        </div>
                        <hr>
                        <div class="col-md-4 text-center">
                            <h3>Talk #4</h3>
                            <h4>Larry</h4>
                            <h5>Advantest</h5>
                            <p><b>Title:</b>IoT-Creating a Cost Effective High MultiSite RF Solution</p>
                            <p class="text-left">The Internet of Things is a system, where communication between each other occurs over the internet and are able to transfer and act on data, with minimal interaction. With the on-surge of Internet of Things (IoT) wave, a huge arrays of low cost RF devices need to be tested and brought to market in shortest time. At the same time, the pressure on reducing ASP and COT is always a key factor.<r>
To test these low cost RF devices, there is a need to go for higher multi site count, for example 16 sites.  In order to handle high multi-site test challenges, the ATE needs to have sufficient resources and an efficient way of utilizing them. This paper provides the solution on how to test a 16-site RF SOC device with special features.</p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #5</h3>
                            <h4>Larry</h4>
                            <h5>Advantest</h5>
                            <p><b>Title:</b>Evolutionary Value Added, Accelerate New Product Time-to-Market</p>
                            <p class="text-left">Analog and mixed-signal ICs are critically important in enabling the increasing performance, higher accuracy and longer reliability of today's smart electronics. Our new monolithic test solution eliminates the high cost, complex set up and long lead times required when using several kinds of measurement instruments to test these devices.
Designed for use in both engineering and volume-production environments, the EVA100 solution provides features for seamless & quick time-to-market for IoT devices while achieving highly precise measurements & improving testing efficiency.</p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #6</h3>
                            <h4>Shridhar</h4>
                            <h5>Intel</h5>
                            <p><b>Title:</b>High Performance CPU Design and associated HVM/Test Challenges</p>
                            <p class="text-left">Speaker will provide basics around building high performance CPU and will cover non-traditional challenges associated with Testing and Productizing SoCs. Unlike traditional ASICs, high end chips have aggressive Power Management states (varying P-States, C-States). And this problem gets compounded further when with on-die Voltage Regulators. There would be mention about growing pains in building SoCs on evolving process node and associated design resilience to work around varying material type over time.</p>
                        </div>
                        <hr>
                        <div class="col-md-4 text-center">
                            <h3>Talk #6</h3>
                            <h4>Jeanne Trinko Mechler</h4>
                            <h5>GLOBALFOUNDRIES</h5>
                            <p><b>Title:</b>DFT design challenges for next generation 7nm FinFET applications</p>
                            <p class="text-left">Jeanne Trinko Mechler, is a fellow in the GLOBALFOUNDRIES ASIC worldwide design organization.  After 30 years of chip design experience working for the IBM Systems & Technology Group in Essex Junction, VT, she joined GLOBALFOUNDRIES in 2015.  She holds patents and has published papers in the areas of design for test, reliability, failure analysis, and SOC design. She has completed more than 35 custom logic designs and is currently working on 7nm and 14nm FinFET chip design.  She specializes in networking chips and is an author of the engineering textbook High Speed SerDes Devices and Applications.  She received the M.S. and B.S. in electrical engineering from the University of Vermont in 1989 and 1985 respectively, and the M.S. in engineering management from the National Technological University in 1992.  </p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #7</h3>
                            <h4>Prashant/Ashish</h4>
                            <h5>TI</h5>
                            <p><b>Title:</b>Functional Safety</p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #8</h3>
                            <h4>Krishna C</h4>
                            <h5>Cadence</h5>
                        </div>
                        <hr>
                        <div class="col-md-4 text-center">
                            <h3>Talk #9</h3>
                            <h4>Jeanne Trinko Mechler</h4>
                            <h5>GLOBALFOUNDRIES</h5>
                            <p><b>Title:</b>DFT design challenges for next generation 7nm FinFET applications</p>
                            <p class="text-left">Jeanne Trinko Mechler, is a fellow in the GLOBALFOUNDRIES ASIC worldwide design organization.  After 30 years of chip design experience working for the IBM Systems & Technology Group in Essex Junction, VT, she joined GLOBALFOUNDRIES in 2015.  She holds patents and has published papers in the areas of design for test, reliability, failure analysis, and SOC design. She has completed more than 35 custom logic designs and is currently working on 7nm and 14nm FinFET chip design.  She specializes in networking chips and is an author of the engineering textbook High Speed SerDes Devices and Applications.  She received the M.S. and B.S. in electrical engineering from the University of Vermont in 1989 and 1985 respectively, and the M.S. in engineering management from the National Technological University in 1992.  </p>
                        </div>
                        <div class="col-md-4 text-center">
                            <h3>Talk #10</h3>
                            <h4>Shridhar</h4>
                            <h5>Intel</h5>
                            <p><b>Title:</b>Processor DFT</p>
                        </div>
                    </div>
                </div>
                <div class="container padding-vert-30" id="base">
                    <div class="row">
                        <div class="col-md-6">
                            <h1>ITC (INDIA)</h1>

                            <div class="clearfix"></div>
                        </div>

                        <div class="col-md-3">
                            <h3 class="margin-bottom-10">Contact Details</h3>

                            <p>Organizing Committee, &nbsp;ITC-India 2017</p>

                            <p>Bangalore, Karnataka</p>

                            <p>India</p>

                            <p>Email:&nbsp;<a href="mailto:navin.bishnoi@globalfoundries.com">navin.bishnoi@globalfoundries.com</a></p>

                            <p></p>
                        </div>

                        <div class="col-md-3">
                            <h3 class="margin-bottom-10"></h3>

                            <ul class="menu">
                                <li><a class="fa-tasks" href="#">Home</a></li>
                                <li><a class="fa-tasks" href="#">About Us</a></li>
                                <li><a class="fa-tasks" href="#aboutconference">About Conference</a></li>
                            </ul>

                            <div class="clearfix"></div>
                        </div>

                        <div class="clearfix"></div>
                    </div>
                </div>

                <div class="container" id="footermenu">
                    <div class="row">
                        <ul class="list-unstyled list-inline">
                            <li><span style="font-size:10px;"><a href="https://in.linkedin.com/in/shubhampandey96" target="_blank">Developed By:Shubham Pandey </a></span></li>
                        </ul>

                        <div class="clearfix"></div>
                    </div>
                </div>
            </div>
        </div>

        <div class="container padding-vert-30">
            <div class="row">
                <div id="copyright">
                    <p>Park Plaza Bangalore
                        <br /> Outer Ring Rd, Marathahalli Village
                        <br /> Marathahalli, Bengaluru, Karnataka 560037</p>
                </div>
            </div>
        </div>
    </div>
    <!-- JS -->
    <script type="text/javascript" src="assets/js/jquery.min.js" type="text/javascript"></script>
    <script type="text/javascript" src="assets/js/bootstrap.min.js" type="text/javascript"></script>
    <script type="text/javascript" src="assets/js/scripts.js"></script>
    <!-- Isotope - Portfolio Sorting -->
    <script type="text/javascript" src="assets/js/jquery.isotope.js" type="text/javascript"></script>
    <!-- Mobile Menu - Slicknav -->
    <script type="text/javascript" src="assets/js/jquery.slicknav.js" type="text/javascript"></script>
    <!-- Animate on Scroll-->
    <script type="text/javascript" src="assets/js/jquery.visible.js" charset="utf-8"></script>
    <!-- Modernizr -->
    <script src="assets/js/modernizr.custom.js" type="text/javascript"></script>
    <!-- End JS -->
</body>

</html>