module NV_NVDLA_BDMA_reg(reg_rd_data, reg_offset, reg_wr_data, reg_wr_en, nvdla_core_clk, nvdla_core_rstn, nvdla_bdma_cfg_cmd_0_dst_ram_type, nvdla_bdma_cfg_cmd_0_src_ram_type, nvdla_bdma_cfg_dst_addr_high_0_v8, nvdla_bdma_cfg_dst_addr_low_0_v32, nvdla_bdma_cfg_dst_line_0_stride, nvdla_bdma_cfg_dst_surf_0_stride, nvdla_bdma_cfg_launch0_0_grp0_launch, nvdla_bdma_cfg_launch0_0_grp0_launch_trigger, nvdla_bdma_cfg_launch1_0_grp1_launch, nvdla_bdma_cfg_launch1_0_grp1_launch_trigger, nvdla_bdma_cfg_line_0_size, nvdla_bdma_cfg_line_repeat_0_number, nvdla_bdma_cfg_op_0_en, nvdla_bdma_cfg_op_0_en_trigger, nvdla_bdma_cfg_src_addr_high_0_v8, nvdla_bdma_cfg_src_addr_low_0_v32, nvdla_bdma_cfg_src_line_0_stride, nvdla_bdma_cfg_src_surf_0_stride, nvdla_bdma_cfg_status_0_stall_count_en, nvdla_bdma_cfg_surf_repeat_0_number, nvdla_bdma_status_0_free_slot, nvdla_bdma_status_0_grp0_busy, nvdla_bdma_status_0_grp1_busy, nvdla_bdma_status_0_idle, nvdla_bdma_status_grp0_read_stall_0_count, nvdla_bdma_status_grp0_write_stall_0_count, nvdla_bdma_status_grp1_read_stall_0_count, nvdla_bdma_status_grp1_write_stall_0_count);
  wire _000_;
  wire _001_;
  wire [31:0] _002_;
  wire [26:0] _003_;
  wire [26:0] _004_;
  wire [26:0] _005_;
  wire _006_;
  wire _007_;
  wire [12:0] _008_;
  wire [23:0] _009_;
  wire _010_;
  wire [31:0] _011_;
  wire [26:0] _012_;
  wire [26:0] _013_;
  wire [26:0] _014_;
  wire _015_;
  wire [23:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  output nvdla_bdma_cfg_cmd_0_dst_ram_type;
  reg nvdla_bdma_cfg_cmd_0_dst_ram_type;
  wire [1:0] nvdla_bdma_cfg_cmd_0_out;
  output nvdla_bdma_cfg_cmd_0_src_ram_type;
  reg nvdla_bdma_cfg_cmd_0_src_ram_type;
  wire nvdla_bdma_cfg_cmd_0_wren;
  wire [31:0] nvdla_bdma_cfg_dst_addr_high_0_out;
  output [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8;
  reg [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8;
  wire nvdla_bdma_cfg_dst_addr_high_0_wren;
  wire [31:0] nvdla_bdma_cfg_dst_addr_low_0_out;
  output [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32;
  reg [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32;
  wire nvdla_bdma_cfg_dst_addr_low_0_wren;
  wire [31:0] nvdla_bdma_cfg_dst_line_0_out;
  output [26:0] nvdla_bdma_cfg_dst_line_0_stride;
  reg [26:0] nvdla_bdma_cfg_dst_line_0_stride;
  wire nvdla_bdma_cfg_dst_line_0_wren;
  wire [31:0] nvdla_bdma_cfg_dst_surf_0_out;
  output [26:0] nvdla_bdma_cfg_dst_surf_0_stride;
  reg [26:0] nvdla_bdma_cfg_dst_surf_0_stride;
  wire nvdla_bdma_cfg_dst_surf_0_wren;
  output nvdla_bdma_cfg_launch0_0_grp0_launch;
  reg nvdla_bdma_cfg_launch0_0_grp0_launch;
  output nvdla_bdma_cfg_launch0_0_grp0_launch_trigger;
  wire [31:0] nvdla_bdma_cfg_launch0_0_out;
  wire nvdla_bdma_cfg_launch0_0_wren;
  output nvdla_bdma_cfg_launch1_0_grp1_launch;
  reg nvdla_bdma_cfg_launch1_0_grp1_launch;
  output nvdla_bdma_cfg_launch1_0_grp1_launch_trigger;
  wire [31:0] nvdla_bdma_cfg_launch1_0_out;
  wire nvdla_bdma_cfg_launch1_0_wren;
  wire [31:0] nvdla_bdma_cfg_line_0_out;
  output [12:0] nvdla_bdma_cfg_line_0_size;
  reg [12:0] nvdla_bdma_cfg_line_0_size;
  wire nvdla_bdma_cfg_line_0_wren;
  output [23:0] nvdla_bdma_cfg_line_repeat_0_number;
  reg [23:0] nvdla_bdma_cfg_line_repeat_0_number;
  wire [31:0] nvdla_bdma_cfg_line_repeat_0_out;
  wire nvdla_bdma_cfg_line_repeat_0_wren;
  output nvdla_bdma_cfg_op_0_en;
  reg nvdla_bdma_cfg_op_0_en;
  output nvdla_bdma_cfg_op_0_en_trigger;
  wire [31:0] nvdla_bdma_cfg_op_0_out;
  wire nvdla_bdma_cfg_op_0_wren;
  wire [31:0] nvdla_bdma_cfg_src_addr_high_0_out;
  output [31:0] nvdla_bdma_cfg_src_addr_high_0_v8;
  reg [31:0] nvdla_bdma_cfg_src_addr_high_0_v8;
  wire nvdla_bdma_cfg_src_addr_high_0_wren;
  wire [31:0] nvdla_bdma_cfg_src_addr_low_0_out;
  output [26:0] nvdla_bdma_cfg_src_addr_low_0_v32;
  reg [26:0] nvdla_bdma_cfg_src_addr_low_0_v32;
  wire nvdla_bdma_cfg_src_addr_low_0_wren;
  wire [31:0] nvdla_bdma_cfg_src_line_0_out;
  output [26:0] nvdla_bdma_cfg_src_line_0_stride;
  reg [26:0] nvdla_bdma_cfg_src_line_0_stride;
  wire nvdla_bdma_cfg_src_line_0_wren;
  wire [31:0] nvdla_bdma_cfg_src_surf_0_out;
  output [26:0] nvdla_bdma_cfg_src_surf_0_stride;
  reg [26:0] nvdla_bdma_cfg_src_surf_0_stride;
  wire nvdla_bdma_cfg_src_surf_0_wren;
  wire [31:0] nvdla_bdma_cfg_status_0_out;
  output nvdla_bdma_cfg_status_0_stall_count_en;
  reg nvdla_bdma_cfg_status_0_stall_count_en;
  wire nvdla_bdma_cfg_status_0_wren;
  output [23:0] nvdla_bdma_cfg_surf_repeat_0_number;
  reg [23:0] nvdla_bdma_cfg_surf_repeat_0_number;
  wire [31:0] nvdla_bdma_cfg_surf_repeat_0_out;
  wire nvdla_bdma_cfg_surf_repeat_0_wren;
  input [7:0] nvdla_bdma_status_0_free_slot;
  input nvdla_bdma_status_0_grp0_busy;
  input nvdla_bdma_status_0_grp1_busy;
  input nvdla_bdma_status_0_idle;
  wire [10:0] nvdla_bdma_status_0_out;
  input [31:0] nvdla_bdma_status_grp0_read_stall_0_count;
  wire [31:0] nvdla_bdma_status_grp0_read_stall_0_out;
  input [31:0] nvdla_bdma_status_grp0_write_stall_0_count;
  wire [31:0] nvdla_bdma_status_grp0_write_stall_0_out;
  input [31:0] nvdla_bdma_status_grp1_read_stall_0_count;
  wire [31:0] nvdla_bdma_status_grp1_read_stall_0_out;
  input [31:0] nvdla_bdma_status_grp1_write_stall_0_count;
  wire [31:0] nvdla_bdma_status_grp1_write_stall_0_out;
  input nvdla_core_clk;
  input nvdla_core_rstn;
  input [11:0] reg_offset;
  wire [11:0] reg_offset_rd_int;
  wire [31:0] reg_offset_wr;
  output [31:0] reg_rd_data;
  input [31:0] reg_wr_data;
  input reg_wr_en;
  assign nvdla_bdma_cfg_cmd_0_wren = _017_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren = _018_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren = _019_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_line_0_wren = _020_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_surf_0_wren = _021_ & reg_wr_en;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger = _022_ & reg_wr_en;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger = _023_ & reg_wr_en;
  assign nvdla_bdma_cfg_line_0_wren = _024_ & reg_wr_en;
  assign nvdla_bdma_cfg_line_repeat_0_wren = _025_ & reg_wr_en;
  assign nvdla_bdma_cfg_op_0_en_trigger = _026_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_addr_high_0_wren = _027_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_addr_low_0_wren = _028_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_line_0_wren = _029_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_surf_0_wren = _030_ & reg_wr_en;
  assign nvdla_bdma_cfg_status_0_wren = _031_ & reg_wr_en;
  assign nvdla_bdma_cfg_surf_repeat_0_wren = _032_ & reg_wr_en;
  assign _017_ = reg_offset == 5'b10100;
  assign _018_ = reg_offset == 4'b1100;
  assign _019_ = reg_offset == 4'b1000;
  assign _020_ = reg_offset == 6'b100000;
  assign _021_ = reg_offset == 6'b101100;
  assign _022_ = reg_offset == 6'b110100;
  assign _023_ = reg_offset == 6'b111000;
  assign _024_ = reg_offset == 5'b10000;
  assign _025_ = reg_offset == 5'b11000;
  assign _026_ = reg_offset == 6'b110000;
  assign _027_ = reg_offset == 3'b100;
  wire [31:0] fangyuan0;
  assign fangyuan0 = { 20'b00000000000000000000, reg_offset };

  assign _028_ = ! fangyuan0;
  assign _029_ = reg_offset == 5'b11100;
  assign _030_ = reg_offset == 6'b101000;
  assign _031_ = reg_offset == 6'b111100;
  assign _032_ = reg_offset == 6'b100100;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_cmd_0_dst_ram_type <= 1'b0;
    else
      nvdla_bdma_cfg_cmd_0_dst_ram_type <= _000_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_cmd_0_src_ram_type <= 1'b0;
    else
      nvdla_bdma_cfg_cmd_0_src_ram_type <= _001_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_addr_high_0_v8 <= 32'd0;
    else
      nvdla_bdma_cfg_dst_addr_high_0_v8 <= _002_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_addr_low_0_v32 <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_addr_low_0_v32 <= _003_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_line_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_line_0_stride <= _004_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_surf_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_surf_0_stride <= _005_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_launch0_0_grp0_launch <= 1'b0;
    else
      nvdla_bdma_cfg_launch0_0_grp0_launch <= _006_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_launch1_0_grp1_launch <= 1'b0;
    else
      nvdla_bdma_cfg_launch1_0_grp1_launch <= _007_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_line_0_size <= 13'b0000000000000;
    else
      nvdla_bdma_cfg_line_0_size <= _008_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_line_repeat_0_number <= 24'b000000000000000000000000;
    else
      nvdla_bdma_cfg_line_repeat_0_number <= _009_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_op_0_en <= 1'b0;
    else
      nvdla_bdma_cfg_op_0_en <= _010_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_addr_high_0_v8 <= 32'd0;
    else
      nvdla_bdma_cfg_src_addr_high_0_v8 <= _011_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_addr_low_0_v32 <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_addr_low_0_v32 <= _012_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_line_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_line_0_stride <= _013_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_surf_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_surf_0_stride <= _014_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_status_0_stall_count_en <= 1'b0;
    else
      nvdla_bdma_cfg_status_0_stall_count_en <= _015_;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_surf_repeat_0_number <= 24'b000000000000000000000000;
    else
      nvdla_bdma_cfg_surf_repeat_0_number <= _016_;
  assign _016_ = nvdla_bdma_cfg_surf_repeat_0_wren ? reg_wr_data[23:0] : nvdla_bdma_cfg_surf_repeat_0_number;
  assign _015_ = nvdla_bdma_cfg_status_0_wren ? reg_wr_data[0] : nvdla_bdma_cfg_status_0_stall_count_en;
  assign _014_ = nvdla_bdma_cfg_src_surf_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_surf_0_stride;
  assign _013_ = nvdla_bdma_cfg_src_line_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_line_0_stride;
  assign _012_ = nvdla_bdma_cfg_src_addr_low_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_addr_low_0_v32;
  assign _011_ = nvdla_bdma_cfg_src_addr_high_0_wren ? reg_wr_data : nvdla_bdma_cfg_src_addr_high_0_v8;
  assign _010_ = nvdla_bdma_cfg_op_0_en_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_op_0_en;
  assign _009_ = nvdla_bdma_cfg_line_repeat_0_wren ? reg_wr_data[23:0] : nvdla_bdma_cfg_line_repeat_0_number;
  assign _008_ = nvdla_bdma_cfg_line_0_wren ? reg_wr_data[12:0] : nvdla_bdma_cfg_line_0_size;
  assign _007_ = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_launch1_0_grp1_launch;
  assign _006_ = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_launch0_0_grp0_launch;
  assign _005_ = nvdla_bdma_cfg_dst_surf_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_surf_0_stride;
  assign _004_ = nvdla_bdma_cfg_dst_line_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_line_0_stride;
  assign _003_ = nvdla_bdma_cfg_dst_addr_low_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_addr_low_0_v32;
  assign _002_ = nvdla_bdma_cfg_dst_addr_high_0_wren ? reg_wr_data : nvdla_bdma_cfg_dst_addr_high_0_v8;
  assign _001_ = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data[0] : nvdla_bdma_cfg_cmd_0_src_ram_type;
  assign _000_ = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data[1] : nvdla_bdma_cfg_cmd_0_dst_ram_type;
  wire [671:0] fangyuan1;
  assign fangyuan1 = { 30'b000000000000000000000000000000, nvdla_bdma_cfg_cmd_0_dst_ram_type, nvdla_bdma_cfg_cmd_0_src_ram_type, nvdla_bdma_cfg_dst_addr_high_0_v8, nvdla_bdma_cfg_dst_addr_low_0_v32, 5'b00000, nvdla_bdma_cfg_dst_line_0_stride, 5'b00000, nvdla_bdma_cfg_dst_surf_0_stride, 36'b000000000000000000000000000000000000, nvdla_bdma_cfg_launch0_0_grp0_launch, 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch1_0_grp1_launch, 19'b0000000000000000000, nvdla_bdma_cfg_line_0_size, 8'b00000000, nvdla_bdma_cfg_line_repeat_0_number, 31'b0000000000000000000000000000000, nvdla_bdma_cfg_op_0_en, nvdla_bdma_cfg_src_addr_high_0_v8, nvdla_bdma_cfg_src_addr_low_0_v32, 5'b00000, nvdla_bdma_cfg_src_line_0_stride, 5'b00000, nvdla_bdma_cfg_src_surf_0_stride, 36'b000000000000000000000000000000000000, nvdla_bdma_cfg_status_0_stall_count_en, 8'b00000000, nvdla_bdma_cfg_surf_repeat_0_number, 21'b000000000000000000000, nvdla_bdma_status_0_grp1_busy, nvdla_bdma_status_0_grp0_busy, nvdla_bdma_status_0_idle, nvdla_bdma_status_0_free_slot, nvdla_bdma_status_grp0_read_stall_0_count, nvdla_bdma_status_grp0_write_stall_0_count, nvdla_bdma_status_grp1_read_stall_0_count, nvdla_bdma_status_grp1_write_stall_0_count };
  wire [20:0] fangyuan2;
  assign fangyuan2 = { _017_, _018_, _019_, _020_, _021_, _022_, _023_, _024_, _025_, _026_, _027_, _038_, _029_, _030_, _031_, _032_, _037_, _036_, _035_, _034_, _033_ };

  always @(32'd0 or fangyuan1 or fangyuan2) begin
    casez (fangyuan2)
      21'b????????????????????1 :
        reg_rd_data = fangyuan1 [31:0] ;
      21'b???????????????????1? :
        reg_rd_data = fangyuan1 [63:32] ;
      21'b??????????????????1?? :
        reg_rd_data = fangyuan1 [95:64] ;
      21'b?????????????????1??? :
        reg_rd_data = fangyuan1 [127:96] ;
      21'b????????????????1???? :
        reg_rd_data = fangyuan1 [159:128] ;
      21'b???????????????1????? :
        reg_rd_data = fangyuan1 [191:160] ;
      21'b??????????????1?????? :
        reg_rd_data = fangyuan1 [223:192] ;
      21'b?????????????1??????? :
        reg_rd_data = fangyuan1 [255:224] ;
      21'b????????????1???????? :
        reg_rd_data = fangyuan1 [287:256] ;
      21'b???????????1????????? :
        reg_rd_data = fangyuan1 [319:288] ;
      21'b??????????1?????????? :
        reg_rd_data = fangyuan1 [351:320] ;
      21'b?????????1??????????? :
        reg_rd_data = fangyuan1 [383:352] ;
      21'b????????1???????????? :
        reg_rd_data = fangyuan1 [415:384] ;
      21'b???????1????????????? :
        reg_rd_data = fangyuan1 [447:416] ;
      21'b??????1?????????????? :
        reg_rd_data = fangyuan1 [479:448] ;
      21'b?????1??????????????? :
        reg_rd_data = fangyuan1 [511:480] ;
      21'b????1???????????????? :
        reg_rd_data = fangyuan1 [543:512] ;
      21'b???1????????????????? :
        reg_rd_data = fangyuan1 [575:544] ;
      21'b??1?????????????????? :
        reg_rd_data = fangyuan1 [607:576] ;
      21'b?1??????????????????? :
        reg_rd_data = fangyuan1 [639:608] ;
      21'b1???????????????????? :
        reg_rd_data = fangyuan1 [671:640] ;
      default:
        reg_rd_data = 32'd0 ;
    endcase
  end
  assign _033_ = reg_offset == 7'b1010000;
  assign _034_ = reg_offset == 7'b1001100;
  assign _035_ = reg_offset == 7'b1001000;
  assign _036_ = reg_offset == 7'b1000100;
  assign _037_ = reg_offset == 7'b1000000;
  assign _038_ = ! reg_offset;
  assign nvdla_bdma_cfg_cmd_0_out = { nvdla_bdma_cfg_cmd_0_dst_ram_type, nvdla_bdma_cfg_cmd_0_src_ram_type };
  assign nvdla_bdma_cfg_dst_addr_high_0_out = nvdla_bdma_cfg_dst_addr_high_0_v8;
  assign nvdla_bdma_cfg_dst_addr_low_0_out = { nvdla_bdma_cfg_dst_addr_low_0_v32, 5'b00000 };
  assign nvdla_bdma_cfg_dst_line_0_out = { nvdla_bdma_cfg_dst_line_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_dst_surf_0_out = { nvdla_bdma_cfg_dst_surf_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_launch0_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch0_0_grp0_launch };
  assign nvdla_bdma_cfg_launch0_0_wren = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger;
  assign nvdla_bdma_cfg_launch1_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch1_0_grp1_launch };
  assign nvdla_bdma_cfg_launch1_0_wren = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger;
  assign nvdla_bdma_cfg_line_0_out = { 19'b0000000000000000000, nvdla_bdma_cfg_line_0_size };
  assign nvdla_bdma_cfg_line_repeat_0_out = { 8'b00000000, nvdla_bdma_cfg_line_repeat_0_number };
  assign nvdla_bdma_cfg_op_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_op_0_en };
  assign nvdla_bdma_cfg_op_0_wren = nvdla_bdma_cfg_op_0_en_trigger;
  assign nvdla_bdma_cfg_src_addr_high_0_out = nvdla_bdma_cfg_src_addr_high_0_v8;
  assign nvdla_bdma_cfg_src_addr_low_0_out = { nvdla_bdma_cfg_src_addr_low_0_v32, 5'b00000 };
  assign nvdla_bdma_cfg_src_line_0_out = { nvdla_bdma_cfg_src_line_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_src_surf_0_out = { nvdla_bdma_cfg_src_surf_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_status_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_status_0_stall_count_en };
  assign nvdla_bdma_cfg_surf_repeat_0_out = { 8'b00000000, nvdla_bdma_cfg_surf_repeat_0_number };
  assign nvdla_bdma_status_0_out = { nvdla_bdma_status_0_grp1_busy, nvdla_bdma_status_0_grp0_busy, nvdla_bdma_status_0_idle, nvdla_bdma_status_0_free_slot };
  assign nvdla_bdma_status_grp0_read_stall_0_out = nvdla_bdma_status_grp0_read_stall_0_count;
  assign nvdla_bdma_status_grp0_write_stall_0_out = nvdla_bdma_status_grp0_write_stall_0_count;
  assign nvdla_bdma_status_grp1_read_stall_0_out = nvdla_bdma_status_grp1_read_stall_0_count;
  assign nvdla_bdma_status_grp1_write_stall_0_out = nvdla_bdma_status_grp1_write_stall_0_count;
  assign reg_offset_rd_int = reg_offset;
  assign reg_offset_wr = { 20'b00000000000000000000, reg_offset };
endmodule
