GPG:DBG:CTR
GPG:DBG:DEF
GPG:DBG:GPGTOP
GPG:DBG:OSTATE
GPG:DBG:PTR
GPG:DBG:RSTATE
GPG:DBG:STATE
GPG:DBG:UNTIL
GPG:ENABLE
GPG:MODE
GPG_CLK
GPG_CLK:DX
GPG_CLK:SENSE
GPG_SYNC
GPG_SYNC:DX
GPG_SYNC:SENSE
GPG_TRG
GPG_TRG:DX
GPG_TRG:SENSE
HN
IOC_READY
MODEL
NCHAN
OVERSAMPLING
Qstats
SERIAL
SIG:CLK_EXT:ACTIVE
SIG:CLK_EXT:COUNT
SIG:CLK_EXT:FREQ
SIG:CLK_EXT:RESET
SIG:CLK_MB:ACTIVE
SIG:CLK_MB:COUNT
SIG:CLK_MB:FIN
SIG:CLK_MB:FREQ
SIG:CLK_MB:READY
SIG:CLK_MB:RESET
SIG:CLK_MB:SET
SIG:CLK_S1:ACTIVE
SIG:CLK_S1:COUNT
SIG:CLK_S1:FREQ
SIG:CLK_S1:RESET
SIG:CLK_S2:ACTIVE
SIG:CLK_S2:COUNT
SIG:CLK_S2:FREQ
SIG:CLK_S2:RESET
SIG:EVENT_SRC:0
SIG:EVENT_SRC:1
SIG:EVENT_SRC:2
SIG:EVENT_SRC:3
SIG:EVENT_SRC:4
SIG:EVENT_SRC:5
SIG:EVENT_SRC:6
SIG:EVENT_SRC:7
SIG:EVT_EXT:ACTIVE
SIG:EVT_EXT:COUNT
SIG:EVT_EXT:FREQ
SIG:EVT_EXT:RESET
SIG:EVT_MB:ACTIVE
SIG:EVT_MB:COUNT
SIG:EVT_MB:FREQ
SIG:EVT_MB:RESET
SIG:EVT_S1:ACTIVE
SIG:EVT_S1:COUNT
SIG:EVT_S1:FREQ
SIG:EVT_S1:RESET
SIG:EVT_S2:ACTIVE
SIG:EVT_S2:COUNT
SIG:EVT_S2:FREQ
SIG:EVT_S2:RESET
SIG:FP:CLKOUT
SIG:FP:GPIO
SIG:FP:SYNC
SIG:FP:TRG
SIG:FP:TRGOUT
SIG:SRC:CLK:0
SIG:SRC:CLK:1
SIG:SRC:SYNC:0
SIG:SRC:SYNC:1
SIG:SRC:TRG:0
SIG:SRC:TRG:1
SIG:SYNC_BUS:IN:CLK
SIG:SYNC_BUS:IN:GPIO
SIG:SYNC_BUS:IN:SYNC
SIG:SYNC_BUS:IN:TRG
SIG:SYNC_BUS:OUT:CABLE_DET
SIG:SYNC_BUS_OUT:CLK
SIG:SYNC_BUS_OUT:GPIO
SIG:SYNC_BUS_OUT:SYNC
SIG:SYNC_BUS_OUT:TRG
SIG:SYNC_OUT:CLK
SIG:SYNC_OUT:CLK:DX
SIG:SYNC_OUT:GPIO
SIG:SYNC_OUT:GPIO:DX
SIG:SYNC_OUT:SYNC
SIG:SYNC_OUT:SYNC:DX
SIG:SYNC_OUT:TRG
SIG:SYNC_OUT:TRG:DX
SIG:SYN_EXT:ACTIVE
SIG:SYN_EXT:COUNT
SIG:SYN_EXT:FREQ
SIG:SYN_EXT:RESET
SIG:SYN_MB:ACTIVE
SIG:SYN_MB:COUNT
SIG:SYN_MB:FREQ
SIG:SYN_MB:RESET
SIG:SYN_S1:ACTIVE
SIG:SYN_S1:COUNT
SIG:SYN_S1:FREQ
SIG:SYN_S1:RESET
SIG:SYN_S2:ACTIVE
SIG:SYN_S2:COUNT
SIG:SYN_S2:FREQ
SIG:SYN_S2:RESET
SIG:TRG_EXT:ACTIVE
SIG:TRG_EXT:COUNT
SIG:TRG_EXT:FREQ
SIG:TRG_EXT:RESET
SIG:TRG_MB:ACTIVE
SIG:TRG_MB:COUNT
SIG:TRG_MB:FREQ
SIG:TRG_MB:RESET
SIG:TRG_S1:ACTIVE
SIG:TRG_S1:COUNT
SIG:TRG_S1:FREQ
SIG:TRG_S1:RESET
SIG:TRG_S2:ACTIVE
SIG:TRG_S2:COUNT
SIG:TRG_S2:FREQ
SIG:TRG_S2:RESET
SIG:USER_FPCLK
SIG:ZCLK_SRC
SITELIST
SS
SYS:CLK:FPMUX
SYS:CLK:_FP_CLK_OE
SYS:CLK:_FP_OE
SYS:CLK:_OSC_X_CLK_OE
SYS:CLK:_OSC_X_OE
SYS:CLK:_ZCLK_OE
TIM_CTRL_LOCK
TRANSIENT
TRANSIENT:DELAYMS
TRANSIENT:OSAM
TRANSIENT:POST
TRANSIENT:PRE
TRANSIENT:REPEAT
TRANSIENT:SET_ABORT
TRANSIENT:SET_ARM
TRANSIENT:SOFT_TRIGGER
TRANS_ACT:FIND_EV:CUR
TRANS_ACT:FIND_EV:NBU
TRANS_ACT:FIND_EV:STA
TRANS_ACT:POST
TRANS_ACT:POST:MDSPUTCH
TRANS_ACT:PRE
TRANS_ACT:STATE
TRANS_ACT:STATE_NOT_IDLE
TRANS_ACT:TOTSAM
acqcmd
aggregator
bq_max
bq_overruns
bufferlen
data32
data_engine_0
data_engine_1
decimate
di4_0
di4_1
di4_2
di4_3
distributor
do4_0
do4_1
do4_2
do4_3
dssb
evt_src_d0
evt_src_d1
evt_src_d2
evt_src_d3
evt_src_d4
evt_src_d5
evt_src_d6
evt_src_d7
fit_rtm_translen_to_buffer
fpctl_gpio
fpctl_sync
fpctl_trg
fpga_version
get.site
gpg_clk
gpg_debug
gpg_enable
gpg_mode
gpg_sync
gpg_top_count
gpg_trg
ifconfig_eth0
live_mode
live_post
live_pre
mb_clk
reboot
run0
run0_ready
set.site
set.sync_role
set_abort
set_arm
shot
shot_complete
sig_src_route_clk_d0
sig_src_route_clk_d1
sig_src_route_sync_d0
sig_src_route_sync_d1
sig_src_route_trg_d0
sig_src_route_trg_d1
sites
soft_transient
soft_trigger
software_version
spad
spad0
spad1
spad2
spad3
spad4
spad5
spad6
spad7
ssb
state
stats
streamtonowhered
sync_in_clk
sync_in_gpio
sync_in_sync
sync_in_trg
sync_out_cable_det
sync_out_clk
sync_out_gpio
sync_out_src_clk
sync_out_src_clk_dx
sync_out_src_gpio
sync_out_src_gpio_dx
sync_out_src_sync
sync_out_src_sync_dx
sync_out_src_trg
sync_out_src_trg_dx
sync_out_sync
sync_out_trg
transient
transient_state
zclk_sel
prompt
help
help2
