Here are two Projects I've done using SystemVerilog.
