// Seed: 4070225572
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  wor  id_3
);
  reg id_5;
  always id_5 = #1 1;
  wire id_6;
  final $display(id_1, id_3 == 1, 1, 0 - 1, id_3, id_1, id_3, id_3 && 1, 1);
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    output supply1 id_3,
    input wand id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_5 = 0;
  id_7(
      .id_0(1 * 1 - id_1), .id_1(1), .id_2(1), .id_3(id_3)
  );
endmodule
