INFO: [VRFC 10-163] Analyzing VHDL file "C:/training/dsgnVHDL/labs/FSM/KC705/VHDL/FSM.srcs/sources_1/new/UART_tx_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_tx_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/training/dsgnVHDL/labs/FSM/KC705/VHDL/FSM.srcs/sim_1/imports/VHDL/UART_tx_ctrl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_tx_ctrl_tb
