<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___a_p_b2___clock___enable___disable" kind="group">
    <compoundname>RCC_APB2_Clock_Enable_Disable</compoundname>
    <title>APB2 Clock Enable Disable</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga045c3af72300d80014bbd1bdc9d40797" prot="public" static="no">
        <name>__HAL_RCC_AFIO_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="495" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga1fde58d775fd2458002df817a68f486e" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="503" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="503" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga5ad43f3f4d8163d40f7d402ef75d27c5" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="511" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga5ebfeb136612f370950f52306d29b6fd" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="519" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga74340ce0f556e370aafc2b8ecdf2dd31" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="527" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaa28c08d39ba2ec206a131f0861d7c1a1" prot="public" static="no">
        <name>__HAL_RCC_ADC1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="535" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="535" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gad693d7300ed7134b60bb1a645e762358" prot="public" static="no">
        <name>__HAL_RCC_TIM1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="543" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga856c7460aa481976644736c703c6702d" prot="public" static="no">
        <name>__HAL_RCC_SPI1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="551" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga932afe7cea6c567ad63e0f83308b9d3e" prot="public" static="no">
        <name>__HAL_RCC_USART1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, <ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="559" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="559" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga56e350288f38c91c0c4cdb38ffa84f5e" prot="public" static="no">
        <name>__HAL_RCC_AFIO_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6" kindref="member">RCC_APB2ENR_AFIOEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="567" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="567" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga7083e491e6a1e165d064d199304bd2f0" prot="public" static="no">
        <name>__HAL_RCC_GPIOA_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27" kindref="member">RCC_APB2ENR_IOPAEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="568" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="568" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga60be1be419b57dafbbb93df67d68a424" prot="public" static="no">
        <name>__HAL_RCC_GPIOB_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9" kindref="member">RCC_APB2ENR_IOPBEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="569" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga0fc90c25d35f9b5b5f66961505de1cd4" prot="public" static="no">
        <name>__HAL_RCC_GPIOC_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c" kindref="member">RCC_APB2ENR_IOPCEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="570" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaeaefe364dafdc0c22353969595421422" prot="public" static="no">
        <name>__HAL_RCC_GPIOD_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83" kindref="member">RCC_APB2ENR_IOPDEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="571" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1ga80a9e4852bac07d3d9cc6390a361302a" prot="public" static="no">
        <name>__HAL_RCC_ADC1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42" kindref="member">RCC_APB2ENR_ADC1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="572" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaa9eacfb8ee244074ec63dae0b9f621c2" prot="public" static="no">
        <name>__HAL_RCC_TIM1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc" kindref="member">RCC_APB2ENR_TIM1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="574" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gaf2ccb5c6b63a60deb6463cbc629c10fe" prot="public" static="no">
        <name>__HAL_RCC_SPI1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f" kindref="member">RCC_APB2ENR_SPI1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="575" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="575" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b2___clock___enable___disable_1gae0050944298552e9f02f56ec8634f5a6" prot="public" static="no">
        <name>__HAL_RCC_USART1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB2ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3" kindref="member">RCC_APB2ENR_USART1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="576" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="576" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Enable or disable the High Speed APB (APB2) peripheral clock. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="note"><para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</simplesect>
</para>
    </detaileddescription>
  </compounddef>
</doxygen>
