# compile vhdl design source files
vhdl xil_defaultlib  "../../../registerFile.srcs/sources_1/new/fileRegister.vhd"
vhdl xil_defaultlib  "../../../registerFile.srcs/sim_1/new/fileRegister_tb.vhd"

# Do not sort compile order
nosort
