-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Dec  7 16:43:22 2022
-- Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/tmp/CLEFIA/CLEFIA.gen/sources_1/bd/design_1/ip/design_1_clefia_0_0/design_1_clefia_0_0_sim_netlist.vhdl
-- Design      : design_1_clefia_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_fu_26_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln117_reg_107_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \idx_fu_26_reg[3]_0\ : out STD_LOGIC;
    \idx_fu_26_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[102]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ByteCpy_1_fu_338_dst_ce0 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    grp_ByteCpy_1_fu_338_dst_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_112_2_fu_366_a_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_fu_394_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__5\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__5_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__6\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0_i_6__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__6_2\ : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_ap_done : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy : entity is "clefia_ByteCpy";
end design_1_clefia_0_0_clefia_ByteCpy;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln117_fu_76_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \ap_CS_fsm[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_src_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \idx_fu_26[0]_i_1__3_n_0\ : STD_LOGIC;
  signal idx_fu_26_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_fu_26_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^zext_ln117_reg_107_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[102]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[103]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__46\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1__0\ : label is "soft_lutpair67";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \dst2_02_fu_46_reg_i_12__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \idx_fu_26[1]_i_1__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \idx_fu_26[2]_i_1__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \idx_fu_26[3]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \idx_fu_26[4]_i_2__2\ : label is "soft_lutpair65";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \idx_fu_26_reg[2]_0\(2 downto 0) <= \^idx_fu_26_reg[2]_0\(2 downto 0);
  \zext_ln117_reg_107_reg[3]_0\(3 downto 0) <= \^zext_ln117_reg_107_reg[3]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[102]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => q0_reg(5),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q0_reg(6),
      O => D(2)
    );
\ap_CS_fsm[103]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0_reg(6),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_fu_394_ap_start_reg,
      I3 => \^q\(1),
      O => \ap_CS_fsm[1]_i_1__46_n_0\
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => q0_reg(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q0_reg(1),
      O => D(0)
    );
\ap_CS_fsm[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0_reg(1),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__7_n_0\,
      I1 => \^q\(0),
      O => \ap_CS_fsm[2]_i_1__39_n_0\
    );
\ap_CS_fsm[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFBF"
    )
        port map (
      I0 => grp_ByteCpy_fu_394_src_address0(3),
      I1 => q0_reg(3),
      I2 => idx_fu_26_reg(4),
      I3 => \^idx_fu_26_reg[2]_0\(0),
      I4 => \^idx_fu_26_reg[2]_0\(2),
      I5 => \^idx_fu_26_reg[2]_0\(1),
      O => \ap_CS_fsm[2]_i_2__7_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__46_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__39_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dst2_02_fu_46_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__7_n_0\,
      I1 => \^q\(0),
      I2 => grp_ByteCpy_fu_394_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^ap_cs_fsm_reg[1]_0\
    );
grp_ByteCpy_fu_394_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFF0"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__7_n_0\,
      I1 => \^q\(0),
      I2 => q0_reg(5),
      I3 => q0_reg(0),
      I4 => q0_reg(2),
      I5 => grp_ByteCpy_fu_394_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_1\
    );
\idx_fu_26[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(0),
      O => \idx_fu_26[0]_i_1__3_n_0\
    );
\idx_fu_26[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(1),
      I1 => \^idx_fu_26_reg[2]_0\(0),
      O => add_ln117_fu_76_p2(1)
    );
\idx_fu_26[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(2),
      I1 => \^idx_fu_26_reg[2]_0\(0),
      I2 => \^idx_fu_26_reg[2]_0\(1),
      O => add_ln117_fu_76_p2(2)
    );
\idx_fu_26[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => grp_ByteCpy_fu_394_src_address0(3),
      I1 => \^idx_fu_26_reg[2]_0\(1),
      I2 => \^idx_fu_26_reg[2]_0\(0),
      I3 => \^idx_fu_26_reg[2]_0\(2),
      O => add_ln117_fu_76_p2(3)
    );
\idx_fu_26[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_fu_394_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_26[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idx_fu_26_reg(4),
      I1 => \^idx_fu_26_reg[2]_0\(2),
      I2 => \^idx_fu_26_reg[2]_0\(0),
      I3 => \^idx_fu_26_reg[2]_0\(1),
      I4 => grp_ByteCpy_fu_394_src_address0(3),
      O => add_ln117_fu_76_p2(4)
    );
\idx_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => \idx_fu_26[0]_i_1__3_n_0\,
      Q => \^idx_fu_26_reg[2]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => add_ln117_fu_76_p2(1),
      Q => \^idx_fu_26_reg[2]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => add_ln117_fu_76_p2(2),
      Q => \^idx_fu_26_reg[2]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => add_ln117_fu_76_p2(3),
      Q => grp_ByteCpy_fu_394_src_address0(3),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => add_ln117_fu_76_p2(4),
      Q => idx_fu_26_reg(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => q0_reg(3),
      I2 => \q0_reg[7]_0\,
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^q\(0),
      I1 => q0_reg(3),
      I2 => grp_ByteCpy_1_fu_338_dst_ce0,
      I3 => \q0_reg[7]\,
      O => E(0)
    );
\q0_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F554F44FFFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => q0_reg(6),
      I2 => q0_reg_0,
      I3 => grp_ByteXor_11151_fu_384_ap_done,
      I4 => q0_reg(1),
      I5 => q0_reg_1,
      O => \ap_CS_fsm_reg[102]\
    );
\ram_reg_0_15_0_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8A8080808A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_6__6_1\,
      I1 => grp_ByteCpy_fu_394_src_address0(3),
      I2 => q0_reg(6),
      I3 => \ram_reg_0_15_0_0_i_6__6_2\,
      I4 => \ram_reg_0_15_0_0_i_6__6\,
      I5 => \ram_reg_0_15_0_0_i_6__6_0\(0),
      O => \idx_fu_26_reg[3]_1\
    );
\ram_reg_0_15_0_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A20202A2A2A20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_6__5\,
      I1 => grp_ByteCpy_fu_394_src_address0(3),
      I2 => q0_reg(1),
      I3 => \ram_reg_0_15_0_0_i_6__5_0\,
      I4 => \ram_reg_0_15_0_0_i_6__6\,
      I5 => \ram_reg_0_15_0_0_i_6__6_0\(0),
      O => \idx_fu_26_reg[3]_0\
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(0),
      I1 => q0_reg(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(0),
      O => ct_address0(0)
    );
\ram_reg_0_15_0_0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[3]_0\(0),
      I1 => q0_reg(3),
      I2 => \q0_reg[7]_1\(0),
      I3 => q0_reg(4),
      I4 => grp_ByteXor_112_2_fu_366_a_address0(0),
      O => rin_address0(0)
    );
\ram_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(1),
      I1 => q0_reg(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(1),
      O => ct_address0(1)
    );
\ram_reg_0_15_0_0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[3]_0\(1),
      I1 => q0_reg(3),
      I2 => \q0_reg[7]_1\(1),
      I3 => q0_reg(4),
      I4 => grp_ByteXor_112_2_fu_366_a_address0(1),
      O => rin_address0(1)
    );
\ram_reg_0_15_0_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^idx_fu_26_reg[2]_0\(2),
      I1 => q0_reg(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(2),
      O => ct_address0(2)
    );
\ram_reg_0_15_0_0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[3]_0\(2),
      I1 => q0_reg(3),
      I2 => \q0_reg[7]_1\(2),
      I3 => q0_reg(4),
      I4 => grp_ByteXor_112_2_fu_366_a_address0(2),
      O => rin_address0(2)
    );
\ram_reg_0_15_0_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_fu_394_src_address0(3),
      I1 => q0_reg(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(3),
      O => ct_address0(3)
    );
\ram_reg_0_15_0_0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[3]_0\(3),
      I1 => q0_reg(3),
      I2 => \q0_reg[7]_1\(3),
      I3 => q0_reg(4),
      I4 => grp_ByteXor_112_2_fu_366_a_address0(3),
      O => rin_address0(3)
    );
\zext_ln117_reg_107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => \^idx_fu_26_reg[2]_0\(0),
      Q => \^zext_ln117_reg_107_reg[3]_0\(0),
      R => '0'
    );
\zext_ln117_reg_107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => \^idx_fu_26_reg[2]_0\(1),
      Q => \^zext_ln117_reg_107_reg[3]_0\(1),
      R => '0'
    );
\zext_ln117_reg_107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => \^idx_fu_26_reg[2]_0\(2),
      Q => \^zext_ln117_reg_107_reg[3]_0\(2),
      R => '0'
    );
\zext_ln117_reg_107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__39_n_0\,
      D => grp_ByteCpy_fu_394_src_address0(3),
      Q => \^zext_ln117_reg_107_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteCpy_1_fu_338_dst_ce0 : out STD_LOGIC;
    grp_ByteCpy_1_fu_338_dst_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_Clefia_enc_shift0_reg[0]\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Clefia_enc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ByteCpy_1_fu_338_ap_ce : in STD_LOGIC;
    grp_ByteCpy_1_fu_338_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg : in STD_LOGIC;
    \int_Clefia_enc_shift0[1]_i_2_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_pt_shift0_reg[1]\ : in STD_LOGIC;
    \int_pt_shift0_reg[1]_0\ : in STD_LOGIC;
    \int_pt_shift0_reg[0]\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]_0\ : in STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_ce0 : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    grp_ByteCpy_2_fu_516_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_1_fu_524_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteCpy_2_fu_516_Clefia_enc_ce0 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_1 : entity is "clefia_ByteCpy_1";
end design_1_clefia_0_0_clefia_ByteCpy_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_1 is
  signal Clefia_enc_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal \^grp_bytecpy_1_fu_338_dst_ce0\ : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_pt_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ByteCpy_1_fu_338_pt_ce0 : STD_LOGIC;
  signal \int_Clefia_enc_shift0[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_Clefia_enc_shift0[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_Clefia_enc_shift0[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_4_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_5_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_6_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_5_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_6_n_0 : STD_LOGIC;
  signal mem_reg_i_121_n_0 : STD_LOGIC;
  signal mem_reg_i_61_n_0 : STD_LOGIC;
  signal \q0[7]_i_4_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_18_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_19_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_20_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_21_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_22_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_23_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_24_n_0 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_pt_shift0[0]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_pt_shift0[0]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_pt_shift0[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_pt_shift0[1]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_pt_shift0[1]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_5 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_6 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of mem_reg_i_121 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \q0[31]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \q0[7]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q0[7]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_19 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_22 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_24 : label is "soft_lutpair58";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[8]_0\(1 downto 0) <= \^ap_cs_fsm_reg[8]_0\(1 downto 0);
  grp_ByteCpy_1_fu_338_dst_ce0 <= \^grp_bytecpy_1_fu_338_dst_ce0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEECCCCCCCC"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => \^q\(0),
      I2 => ap_start,
      I3 => \q0_reg[7]\(0),
      I4 => grp_ByteCpy_1_fu_338_ap_start_reg,
      I5 => grp_ByteCpy_1_fu_338_ap_ce,
      O => ap_NS_fsm_0(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm_0(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => \^q\(1),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_ByteCpy_1_fu_338_ap_ce,
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_ap_start_reg,
      I1 => \q0_reg[7]\(0),
      I2 => ap_start,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA80008AAA8000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => grp_ByteCpy_1_fu_338_ap_ce,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^q\(0),
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
grp_ByteCpy_1_fu_338_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => grp_ByteCpy_1_fu_338_ap_ce,
      I3 => \q0_reg[7]\(1),
      I4 => grp_ByteCpy_1_fu_338_ap_start_reg,
      O => \ap_CS_fsm_reg[15]_0\
    );
\int_Clefia_enc_shift0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Clefia_enc_address0(0),
      I1 => \int_Clefia_enc_shift0[1]_i_2_n_0\,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      I4 => \int_Clefia_enc_shift0_reg[0]_0\,
      O => \int_Clefia_enc_shift0_reg[0]\
    );
\int_Clefia_enc_shift0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Clefia_enc_address0(1),
      I1 => \int_Clefia_enc_shift0[1]_i_2_n_0\,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      I4 => \int_Clefia_enc_shift0_reg[1]_1\,
      O => \int_Clefia_enc_shift0_reg[1]\
    );
\int_Clefia_enc_shift0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFF8000000"
    )
        port map (
      I0 => \int_Clefia_enc_shift0[1]_i_3_n_0\,
      I1 => mem_reg_i_61_n_0,
      I2 => \int_Clefia_enc_shift0[1]_i_4_n_0\,
      I3 => mem_reg,
      I4 => mem_reg_0,
      I5 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      O => \int_Clefia_enc_shift0[1]_i_2_n_0\
    );
\int_Clefia_enc_shift0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => mem_reg,
      I1 => ap_NS_fsm(0),
      I2 => ap_NS_fsm(1),
      I3 => \int_Clefia_enc_shift0[1]_i_2_0\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^q\(0),
      O => \int_Clefia_enc_shift0[1]_i_3_n_0\
    );
\int_Clefia_enc_shift0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A0A0A0A0"
    )
        port map (
      I0 => \^q\(0),
      I1 => mem_reg,
      I2 => ap_NS_fsm(0),
      I3 => ap_NS_fsm(1),
      I4 => \int_Clefia_enc_shift0[1]_i_2_0\,
      I5 => grp_ByteCpy_1_fu_338_ap_start_reg,
      O => \int_Clefia_enc_shift0[1]_i_4_n_0\
    );
\int_pt_shift0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      I1 => grp_ByteCpy_1_fu_338_pt_ce0,
      I2 => \int_pt_shift0_reg[1]\,
      I3 => \q0_reg[7]\(0),
      I4 => \int_pt_shift0_reg[0]\,
      O => \ap_CS_fsm_reg[0]_1\
    );
\int_pt_shift0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
        port map (
      I0 => \int_pt_shift0[0]_i_3_n_0\,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \int_pt_shift0[0]_i_4_n_0\,
      I3 => \int_pt_shift0[0]_i_5_n_0\,
      I4 => \int_pt_shift0[0]_i_6_n_0\,
      I5 => ap_CS_fsm_pp0_stage12,
      O => grp_ByteCpy_1_fu_338_pt_address0(0)
    );
\int_pt_shift0[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => \^q\(1),
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \int_pt_shift0[0]_i_6_n_0\,
      O => \int_pt_shift0[0]_i_3_n_0\
    );
\int_pt_shift0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002232"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage13,
      O => \int_pt_shift0[0]_i_4_n_0\
    );
\int_pt_shift0[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage7,
      O => \int_pt_shift0[0]_i_5_n_0\
    );
\int_pt_shift0[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage8,
      O => \int_pt_shift0[0]_i_6_n_0\
    );
\int_pt_shift0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_address0(1),
      I1 => grp_ByteCpy_1_fu_338_pt_ce0,
      I2 => \int_pt_shift0_reg[1]\,
      I3 => \q0_reg[7]\(0),
      I4 => \int_pt_shift0_reg[1]_0\,
      O => \ap_CS_fsm_reg[0]_0\
    );
\int_pt_shift0[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \int_pt_shift0[1]_i_3_n_0\,
      O => grp_ByteCpy_1_fu_338_pt_address0(1)
    );
\int_pt_shift0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA000000AE"
    )
        port map (
      I0 => \int_pt_shift0[1]_i_4_n_0\,
      I1 => \int_pt_shift0[1]_i_5_n_0\,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => ap_CS_fsm_pp0_stage9,
      O => \int_pt_shift0[1]_i_3_n_0\
    );
\int_pt_shift0[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage11,
      O => \int_pt_shift0[1]_i_4_n_0\
    );
\int_pt_shift0[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => \int_pt_shift0[1]_i_5_n_0\
    );
mem_reg_0_3_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => mem_reg_0_3_0_0_i_4_n_0,
      O => \^ap_cs_fsm_reg[8]_0\(0)
    );
mem_reg_0_3_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_5_n_0,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage14,
      O => \^ap_cs_fsm_reg[8]_0\(1)
    );
mem_reg_0_3_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => mem_reg_0_3_0_0_i_6_n_0,
      O => mem_reg_0_3_0_0_i_4_n_0
    );
mem_reg_0_3_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage11,
      O => mem_reg_0_3_0_0_i_5_n_0
    );
mem_reg_0_3_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_CS_fsm_pp0_stage5,
      O => mem_reg_0_3_0_0_i_6_n_0
    );
mem_reg_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage2,
      O => mem_reg_i_121_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_ce0,
      I1 => mem_reg,
      I2 => mem_reg_0,
      I3 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      I4 => \int_Clefia_enc_shift0_reg[1]_0\,
      I5 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      O => Clefia_enc_ce0
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20000000000000"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      I1 => mem_reg_0,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      I4 => Clefia_enc_address0(0),
      I5 => Clefia_enc_address0(1),
      O => WEBWE(3)
    );
\mem_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F2000000000"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      I1 => mem_reg_0,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      I4 => Clefia_enc_address0(0),
      I5 => Clefia_enc_address0(1),
      O => WEBWE(2)
    );
\mem_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F200000"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      I1 => mem_reg_0,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      I4 => Clefia_enc_address0(0),
      I5 => Clefia_enc_address0(1),
      O => WEBWE(1)
    );
\mem_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F20"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      I1 => mem_reg_0,
      I2 => \int_Clefia_enc_shift0_reg[1]_0\,
      I3 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      I4 => Clefia_enc_address0(0),
      I5 => Clefia_enc_address0(1),
      O => WEBWE(0)
    );
mem_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00F0000000"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => grp_ByteCpy_1_fu_338_ap_start_reg,
      I2 => mem_reg_i_61_n_0,
      I3 => grp_ByteCpy_1_fu_338_ap_ce,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^q\(0),
      O => grp_ByteCpy_1_fu_338_pt_ce0
    );
mem_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      I1 => mem_reg_0,
      I2 => grp_ByteCpy_2_fu_516_Clefia_enc_address0(0),
      I3 => \int_Clefia_enc_shift0_reg[1]_0\,
      I4 => grp_ByteXor_1_fu_524_Clefia_enc_address0(0),
      O => Clefia_enc_address0(0)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]_0\(1),
      I1 => mem_reg_0,
      I2 => grp_ByteCpy_2_fu_516_Clefia_enc_address0(2),
      I3 => \int_Clefia_enc_shift0_reg[1]_0\,
      I4 => grp_ByteXor_1_fu_524_Clefia_enc_address0(2),
      O => ADDRBWRADDR(0)
    );
mem_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_address0(1),
      I1 => mem_reg_0,
      I2 => grp_ByteCpy_2_fu_516_Clefia_enc_address0(1),
      I3 => \int_Clefia_enc_shift0_reg[1]_0\,
      I4 => grp_ByteXor_1_fu_524_Clefia_enc_address0(1),
      O => Clefia_enc_address0(1)
    );
mem_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_5_n_0,
      I1 => mem_reg_i_121_n_0,
      I2 => mem_reg_0_3_0_0_i_6_n_0,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^q\(1),
      O => mem_reg_i_61_n_0
    );
\q0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteCpy_1_fu_338_pt_ce0,
      I1 => \int_pt_shift0_reg[1]\,
      I2 => \q0_reg[7]\(0),
      O => E(0)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => mem_reg_i_61_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => grp_ByteCpy_1_fu_338_ap_ce,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^q\(0),
      O => \^grp_bytecpy_1_fu_338_dst_ce0\
    );
\q0[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF55FFFFFFFFFF"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => mem_reg_i_61_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => grp_ByteCpy_1_fu_338_ap_ce,
      I4 => \q0[7]_i_4_n_0\,
      I5 => \int_pt_shift0_reg[1]\,
      O => \ap_CS_fsm_reg[18]\
    );
\q0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^q\(0),
      O => \q0[7]_i_4_n_0\
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_18_n_0,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_0_15_0_0_i_19_n_0,
      I5 => ram_reg_0_15_0_0_i_20_n_0,
      O => grp_ByteCpy_1_fu_338_dst_address0(1)
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_21_n_0,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \q0[7]_i_4_n_0\,
      O => grp_ByteCpy_1_fu_338_dst_address0(2)
    );
ram_reg_0_15_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888FFF88888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => mem_reg_0_3_0_0_i_5_n_0,
      O => grp_ByteCpy_1_fu_338_dst_address0(3)
    );
ram_reg_0_15_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010101000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage11,
      O => ram_reg_0_15_0_0_i_16_n_0
    );
ram_reg_0_15_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_22_n_0,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ram_reg_0_15_0_0_i_23_n_0,
      O => ram_reg_0_15_0_0_i_17_n_0
    );
ram_reg_0_15_0_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage7,
      O => ram_reg_0_15_0_0_i_18_n_0
    );
ram_reg_0_15_0_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage14,
      O => ram_reg_0_15_0_0_i_19_n_0
    );
ram_reg_0_15_0_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5F5D5D5D5D5"
    )
        port map (
      I0 => \q0[7]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => ram_reg_0_15_0_0_i_24_n_0,
      O => ram_reg_0_15_0_0_i_20_n_0
    );
ram_reg_0_15_0_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ram_reg_0_15_0_0_i_24_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => mem_reg_0_3_0_0_i_6_n_0,
      O => ram_reg_0_15_0_0_i_21_n_0
    );
ram_reg_0_15_0_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage13,
      O => ram_reg_0_15_0_0_i_22_n_0
    );
ram_reg_0_15_0_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage5,
      I5 => ap_CS_fsm_pp0_stage7,
      O => ram_reg_0_15_0_0_i_23_n_0
    );
ram_reg_0_15_0_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      O => ram_reg_0_15_0_0_i_24_n_0
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \^grp_bytecpy_1_fu_338_dst_ce0\,
      I2 => \q0_reg[7]_1\(0),
      I3 => \q0_reg[7]\(2),
      O => \p_0_in__2\
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDFDFDFDFD"
    )
        port map (
      I0 => \q0[7]_i_4_n_0\,
      I1 => ram_reg_0_15_0_0_i_16_n_0,
      I2 => ram_reg_0_15_0_0_i_17_n_0,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_enable_reg_pp0_iter0,
      O => grp_ByteCpy_1_fu_338_dst_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_114 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_26_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[296]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_1_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \zext_ln117_reg_107_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[174]\ : out STD_LOGIC;
    \zext_ln117_reg_107_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[118]\ : out STD_LOGIC;
    grp_ByteCpy_114_fu_471_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[172]\ : in STD_LOGIC;
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    icmp_ln398_fu_888_p2 : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    src_ce0 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    con192_ce0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    con192_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_2\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    b_ce0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_114_fu_471_ap_start_reg_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_114 : entity is "clefia_ByteCpy_114";
end design_1_clefia_0_0_clefia_ByteCpy_114;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_114 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln117_fu_76_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ap_CS_fsm[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[297]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[296]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_fu_26[0]_i_1__2_n_0\ : STD_LOGIC;
  signal idx_fu_26_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^idx_fu_26_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q0[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \^zext_ln117_reg_107_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__37\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[119]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ap_CS_fsm[120]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[173]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__42\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[296]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ap_CS_fsm[297]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[297]_i_2\ : label is "soft_lutpair115";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_114_fu_471_ap_start_reg_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \idx_fu_26[0]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \idx_fu_26[1]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \idx_fu_26[2]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \idx_fu_26[3]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \idx_fu_26[4]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q0[7]_i_2__13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ram_reg_i_43__1\ : label is "soft_lutpair114";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[296]\(0) <= \^ap_cs_fsm_reg[296]\(0);
  \idx_fu_26_reg[4]_0\(4 downto 0) <= \^idx_fu_26_reg[4]_0\(4 downto 0);
  \zext_ln117_reg_107_reg[4]_0\(4 downto 0) <= \^zext_ln117_reg_107_reg[4]_0\(4 downto 0);
\ap_CS_fsm[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_fsm[297]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg(1),
      I1 => \ap_CS_fsm[297]_i_2_n_0\,
      I2 => ram_reg(2),
      O => D(0)
    );
\ap_CS_fsm[120]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg(2),
      I1 => \ap_CS_fsm[297]_i_2_n_0\,
      O => D(1)
    );
\ap_CS_fsm[172]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => ram_reg(0),
      I1 => \ap_CS_fsm_reg[172]\,
      I2 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I3 => icmp_ln398_fu_888_p2,
      I4 => ram_reg(3),
      I5 => \ap_CS_fsm[297]_i_2_n_0\,
      O => D(2)
    );
\ap_CS_fsm[173]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg(3),
      I1 => \ap_CS_fsm[297]_i_2_n_0\,
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_114_fu_471_ap_start_reg,
      I3 => \^q\(1),
      O => \ap_CS_fsm[1]_i_1__42_n_0\
    );
\ap_CS_fsm[296]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg(9),
      I1 => \ap_CS_fsm[297]_i_2_n_0\,
      I2 => ram_reg(10),
      O => D(4)
    );
\ap_CS_fsm[297]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg(10),
      I1 => \ap_CS_fsm[297]_i_2_n_0\,
      O => D(5)
    );
\ap_CS_fsm[297]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0,
      I1 => grp_ByteCpy_114_fu_471_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[297]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_0\,
      I1 => \^idx_fu_26_reg[4]_0\(2),
      I2 => \^idx_fu_26_reg[4]_0\(0),
      I3 => \^idx_fu_26_reg[4]_0\(1),
      I4 => \^q\(0),
      O => \ap_CS_fsm[2]_i_1__35_n_0\
    );
\ap_CS_fsm[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBDDDF"
    )
        port map (
      I0 => idx_fu_26_reg(5),
      I1 => \^idx_fu_26_reg[4]_0\(4),
      I2 => ram_reg(2),
      I3 => ram_reg(10),
      I4 => \^idx_fu_26_reg[4]_0\(3),
      O => \ap_CS_fsm[2]_i_2__5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__42_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__35_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
grp_ByteCpy_114_fu_471_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5DFFFFFF0C"
    )
        port map (
      I0 => grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0,
      I1 => icmp_ln398_fu_888_p2,
      I2 => grp_ByteCpy_114_fu_471_ap_start_reg_reg,
      I3 => ram_reg(1),
      I4 => ram_reg(9),
      I5 => grp_ByteCpy_114_fu_471_ap_start_reg,
      O => \ap_CS_fsm_reg[118]\
    );
grp_ByteCpy_114_fu_471_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm[2]_i_2__5_n_0\,
      I2 => \^idx_fu_26_reg[4]_0\(2),
      I3 => \^idx_fu_26_reg[4]_0\(0),
      I4 => \^idx_fu_26_reg[4]_0\(1),
      O => grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0
    );
\idx_fu_26[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_26_reg[4]_0\(0),
      O => \idx_fu_26[0]_i_1__2_n_0\
    );
\idx_fu_26[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_26_reg[4]_0\(1),
      I1 => \^idx_fu_26_reg[4]_0\(0),
      O => add_ln117_fu_76_p2(1)
    );
\idx_fu_26[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^idx_fu_26_reg[4]_0\(2),
      I1 => \^idx_fu_26_reg[4]_0\(0),
      I2 => \^idx_fu_26_reg[4]_0\(1),
      O => add_ln117_fu_76_p2(2)
    );
\idx_fu_26[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^idx_fu_26_reg[4]_0\(3),
      I1 => \^idx_fu_26_reg[4]_0\(1),
      I2 => \^idx_fu_26_reg[4]_0\(0),
      I3 => \^idx_fu_26_reg[4]_0\(2),
      O => add_ln117_fu_76_p2(3)
    );
\idx_fu_26[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^idx_fu_26_reg[4]_0\(4),
      I1 => \^idx_fu_26_reg[4]_0\(2),
      I2 => \^idx_fu_26_reg[4]_0\(0),
      I3 => \^idx_fu_26_reg[4]_0\(1),
      I4 => \^idx_fu_26_reg[4]_0\(3),
      O => add_ln117_fu_76_p2(4)
    );
\idx_fu_26[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_114_fu_471_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_26[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => idx_fu_26_reg(5),
      I1 => \^idx_fu_26_reg[4]_0\(3),
      I2 => \^idx_fu_26_reg[4]_0\(1),
      I3 => \^idx_fu_26_reg[4]_0\(0),
      I4 => \^idx_fu_26_reg[4]_0\(2),
      I5 => \^idx_fu_26_reg[4]_0\(4),
      O => add_ln117_fu_76_p2(5)
    );
\idx_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \idx_fu_26[0]_i_1__2_n_0\,
      Q => \^idx_fu_26_reg[4]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => add_ln117_fu_76_p2(1),
      Q => \^idx_fu_26_reg[4]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => add_ln117_fu_76_p2(2),
      Q => \^idx_fu_26_reg[4]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => add_ln117_fu_76_p2(3),
      Q => \^idx_fu_26_reg[4]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => add_ln117_fu_76_p2(4),
      Q => \^idx_fu_26_reg[4]_0\(4),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => add_ln117_fu_76_p2(5),
      Q => idx_fu_26_reg(5),
      R => ap_NS_fsm1
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \q0[7]_i_2__13_n_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[7]_2\,
      I3 => src_ce0,
      O => E(0)
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => ram_reg(10),
      I1 => \^q\(1),
      I2 => \q0_reg[7]_3\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
      I4 => \q0_reg[7]_4\,
      I5 => con192_ce0,
      O => \^ap_cs_fsm_reg[296]\(0)
    );
\q0[7]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => \q0_reg[7]_0\,
      I2 => \^q\(0),
      I3 => ram_reg(2),
      O => \q0[7]_i_2__13_n_0\
    );
\ram_reg_0_31_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80008000800080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[296]\(0),
      I1 => \q1_reg[7]\(0),
      I2 => \q1_reg[7]_0\(0),
      I3 => \q0_reg[7]_3\,
      I4 => \^q\(1),
      I5 => ram_reg(10),
      O => \p_0_in__4\
    );
\ram_reg_0_31_0_0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(0),
      I1 => \q0_reg[7]_3\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(0),
      I3 => \q0_reg[7]_4\,
      I4 => con192_address0(0),
      O => lk_1_address0(0)
    );
\ram_reg_0_31_0_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(1),
      I1 => \q0_reg[7]_3\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(1),
      I3 => \q0_reg[7]_4\,
      I4 => con192_address0(1),
      O => lk_1_address0(1)
    );
\ram_reg_0_31_0_0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(2),
      I1 => \q0_reg[7]_3\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(2),
      I3 => \q0_reg[7]_4\,
      I4 => con192_address0(2),
      O => lk_1_address0(2)
    );
\ram_reg_0_31_0_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(3),
      I1 => \q0_reg[7]_3\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(3),
      I3 => \q0_reg[7]_4\,
      I4 => con192_address0(3),
      O => lk_1_address0(3)
    );
\ram_reg_0_31_0_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B8FF"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(4),
      I1 => \q0_reg[7]_3\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4),
      I3 => \q0_reg[7]_4\,
      I4 => \q1_reg[7]_1\(0),
      I5 => \q1_reg[7]_2\,
      O => lk_1_address0(4)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg(3),
      I2 => ram_reg(6),
      I3 => ram_reg(7),
      I4 => ram_reg(4),
      I5 => ram_reg(5),
      O => WEBWE(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB8FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg(3),
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => b_ce0,
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \^zext_ln117_reg_107_reg[4]_0\(0),
      I1 => ram_reg(3),
      I2 => ram_reg_3(0),
      I3 => ram_reg(11),
      I4 => ram_reg(8),
      I5 => ram_reg_4(0),
      O => \zext_ln117_reg_107_reg[0]_0\
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => ram_reg(5),
      I1 => ram_reg(4),
      I2 => \^zext_ln117_reg_107_reg[4]_0\(1),
      I3 => ram_reg(3),
      O => \ap_CS_fsm_reg[174]\
    );
\zext_ln117_reg_107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \^idx_fu_26_reg[4]_0\(0),
      Q => \^zext_ln117_reg_107_reg[4]_0\(0),
      R => '0'
    );
\zext_ln117_reg_107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \^idx_fu_26_reg[4]_0\(1),
      Q => \^zext_ln117_reg_107_reg[4]_0\(1),
      R => '0'
    );
\zext_ln117_reg_107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \^idx_fu_26_reg[4]_0\(2),
      Q => \^zext_ln117_reg_107_reg[4]_0\(2),
      R => '0'
    );
\zext_ln117_reg_107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \^idx_fu_26_reg[4]_0\(3),
      Q => \^zext_ln117_reg_107_reg[4]_0\(3),
      R => '0'
    );
\zext_ln117_reg_107_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__35_n_0\,
      D => \^idx_fu_26_reg[4]_0\(4),
      Q => \^zext_ln117_reg_107_reg[4]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_115 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_22_reg[3]_0\ : out STD_LOGIC;
    \idx_fu_22_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_fu_22_reg[4]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ByteCpy_115_fu_445_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    b_ce1 : in STD_LOGIC;
    grp_ByteCpy_115_fu_445_ap_start_reg_reg : in STD_LOGIC;
    icmp_ln401_fu_894_p2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_115 : entity is "clefia_ByteCpy_115";
end design_1_clefia_0_0_clefia_ByteCpy_115;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_115 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln117_fu_67_p2__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ap_CS_fsm[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_src_ce0 : STD_LOGIC;
  signal \idx_fu_22[0]_i_1__0_n_0\ : STD_LOGIC;
  signal idx_fu_22_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^idx_fu_22_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_reg_i_32__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[178]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[179]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[179]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__41\ : label is "soft_lutpair120";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \idx_fu_22[1]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \idx_fu_22[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \idx_fu_22[3]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \idx_fu_22[4]_i_1__1\ : label is "soft_lutpair119";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \idx_fu_22_reg[4]_0\(4 downto 0) <= \^idx_fu_22_reg[4]_0\(4 downto 0);
\ap_CS_fsm[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => grp_ByteCpy_115_fu_445_src_ce0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg(3),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => ram_reg(4),
      O => D(0)
    );
\ap_CS_fsm[179]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg(4),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      O => D(1)
    );
\ap_CS_fsm[179]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_0\,
      I1 => grp_ByteCpy_115_fu_445_src_ce0,
      I2 => grp_ByteCpy_115_fu_445_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[1]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteCpy_115_fu_445_src_ce0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_115_fu_445_ap_start_reg,
      I3 => \^q\(0),
      O => \ap_CS_fsm[1]_i_1__41_n_0\
    );
\ap_CS_fsm[2]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_0\,
      I1 => grp_ByteCpy_115_fu_445_src_ce0,
      O => \ap_CS_fsm[2]_i_1__34_n_0\
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(0),
      I1 => \^idx_fu_22_reg[4]_0\(1),
      I2 => \^idx_fu_22_reg[4]_0\(2),
      I3 => \^idx_fu_22_reg[4]_0\(4),
      I4 => \^idx_fu_22_reg[4]_0\(3),
      I5 => idx_fu_22_reg(5),
      O => \ap_CS_fsm[2]_i_2__4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__41_n_0\,
      Q => grp_ByteCpy_115_fu_445_src_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__34_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
grp_ByteCpy_115_fu_445_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBBFFFFF000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_0\,
      I1 => grp_ByteCpy_115_fu_445_src_ce0,
      I2 => grp_ByteCpy_115_fu_445_ap_start_reg_reg,
      I3 => icmp_ln401_fu_894_p2,
      I4 => ram_reg(3),
      I5 => grp_ByteCpy_115_fu_445_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_2\
    );
\idx_fu_22[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(0),
      O => \idx_fu_22[0]_i_1__0_n_0\
    );
\idx_fu_22[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(1),
      I1 => \^idx_fu_22_reg[4]_0\(0),
      O => \add_ln117_fu_67_p2__0\(1)
    );
\idx_fu_22[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(2),
      I1 => \^idx_fu_22_reg[4]_0\(0),
      I2 => \^idx_fu_22_reg[4]_0\(1),
      O => \add_ln117_fu_67_p2__0\(2)
    );
\idx_fu_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(3),
      I1 => \^idx_fu_22_reg[4]_0\(1),
      I2 => \^idx_fu_22_reg[4]_0\(0),
      I3 => \^idx_fu_22_reg[4]_0\(2),
      O => \add_ln117_fu_67_p2__0\(3)
    );
\idx_fu_22[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(4),
      I1 => \^idx_fu_22_reg[4]_0\(2),
      I2 => \^idx_fu_22_reg[4]_0\(0),
      I3 => \^idx_fu_22_reg[4]_0\(1),
      I4 => \^idx_fu_22_reg[4]_0\(3),
      O => \add_ln117_fu_67_p2__0\(4)
    );
\idx_fu_22[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_115_fu_445_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_22[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => idx_fu_22_reg(5),
      I1 => \^idx_fu_22_reg[4]_0\(3),
      I2 => \^idx_fu_22_reg[4]_0\(1),
      I3 => \^idx_fu_22_reg[4]_0\(0),
      I4 => \^idx_fu_22_reg[4]_0\(2),
      I5 => \^idx_fu_22_reg[4]_0\(4),
      O => \add_ln117_fu_67_p2__0\(5)
    );
\idx_fu_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \idx_fu_22[0]_i_1__0_n_0\,
      Q => \^idx_fu_22_reg[4]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \add_ln117_fu_67_p2__0\(1),
      Q => \^idx_fu_22_reg[4]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \add_ln117_fu_67_p2__0\(2),
      Q => \^idx_fu_22_reg[4]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \add_ln117_fu_67_p2__0\(3),
      Q => \^idx_fu_22_reg[4]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \add_ln117_fu_67_p2__0\(4),
      Q => \^idx_fu_22_reg[4]_0\(4),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \add_ln117_fu_67_p2__0\(5),
      Q => idx_fu_22_reg(5),
      R => ap_NS_fsm1
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \ram_reg_i_32__0_n_0\,
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => b_address0(0),
      I4 => ram_reg(1),
      I5 => ram_reg(2),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F088"
    )
        port map (
      I0 => grp_ByteCpy_115_fu_445_src_ce0,
      I1 => ram_reg(4),
      I2 => b_ce1,
      I3 => ram_reg(6),
      I4 => ram_reg(5),
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0232FEFE"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(4),
      I1 => ram_reg(6),
      I2 => ram_reg(5),
      I3 => ram_reg_1,
      I4 => ram_reg_0(1),
      O => \idx_fu_22_reg[4]_1\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FE32CE"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(3),
      I1 => ram_reg(6),
      I2 => ram_reg(5),
      I3 => ram_reg_0(1),
      I4 => ram_reg_1,
      O => \idx_fu_22_reg[3]_0\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^idx_fu_22_reg[4]_0\(2),
      I1 => ram_reg_4,
      I2 => ram_reg_0(0),
      I3 => ram_reg(0),
      I4 => ram_reg_5(0),
      I5 => ram_reg_6,
      O => \ram_reg_i_32__0_n_0\
    );
\zext_ln117_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \^idx_fu_22_reg[4]_0\(0),
      Q => \zext_ln117_reg_93_reg[4]_0\(0),
      R => '0'
    );
\zext_ln117_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \^idx_fu_22_reg[4]_0\(1),
      Q => \zext_ln117_reg_93_reg[4]_0\(1),
      R => '0'
    );
\zext_ln117_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \^idx_fu_22_reg[4]_0\(2),
      Q => \zext_ln117_reg_93_reg[4]_0\(2),
      R => '0'
    );
\zext_ln117_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \^idx_fu_22_reg[4]_0\(3),
      Q => \zext_ln117_reg_93_reg[4]_0\(3),
      R => '0'
    );
\zext_ln117_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__34_n_0\,
      D => \^idx_fu_22_reg[4]_0\(4),
      Q => \zext_ln117_reg_93_reg[4]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_116 is
  port (
    rout_1_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rout_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_116_fu_510_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_22_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC;
    grp_ByteCpy_2_fu_516_src_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ByteCpy_116_fu_510_ap_start_reg : in STD_LOGIC;
    \q1_reg[7]_2\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_116 : entity is "clefia_ByteCpy_116";
end design_1_clefia_0_0_clefia_ByteCpy_116;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_116 is
  signal add_ln117_fu_67_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \^grp_bytecpy_116_fu_510_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_dst_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_22_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_fu_22_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[116]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[117]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[117]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1__0\ : label is "soft_lutpair28";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_116_fu_510_ap_start_reg_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \idx_fu_22[1]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \idx_fu_22[2]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \idx_fu_22[3]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \idx_fu_22[4]_i_2__2\ : label is "soft_lutpair26";
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  grp_ByteCpy_116_fu_510_ap_start_reg_reg <= \^grp_bytecpy_116_fu_510_ap_start_reg_reg\;
  \idx_fu_22_reg[3]_0\(3 downto 0) <= \^idx_fu_22_reg[3]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[116]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \q1_reg[7]_1\(2),
      I1 => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\,
      I2 => \q1_reg[7]_1\(3),
      O => D(2)
    );
\ap_CS_fsm[117]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[7]_1\(3),
      I1 => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\,
      O => D(3)
    );
\ap_CS_fsm[117]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0,
      I1 => grp_ByteCpy_116_fu_510_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\
    );
\ap_CS_fsm[1]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_116_fu_510_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => \ap_CS_fsm[1]_i_1__47_n_0\
    );
\ap_CS_fsm[2]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(3),
      I1 => idx_fu_22_reg(4),
      I2 => \^idx_fu_22_reg[3]_0\(2),
      I3 => \^idx_fu_22_reg[3]_0\(0),
      I4 => \^idx_fu_22_reg[3]_0\(1),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm[2]_i_1__40_n_0\
    );
\ap_CS_fsm[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \q1_reg[7]_1\(0),
      I1 => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\,
      I2 => \q1_reg[7]_1\(1),
      O => D(0)
    );
\ap_CS_fsm[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[7]_1\(1),
      I1 => \^grp_bytecpy_116_fu_510_ap_start_reg_reg\,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__47_n_0\,
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__40_n_0\,
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
grp_ByteCpy_116_fu_510_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \q1_reg[7]_1\(0),
      I1 => \q1_reg[7]_1\(2),
      I2 => grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0,
      I3 => grp_ByteCpy_116_fu_510_ap_start_reg,
      O => \ap_CS_fsm_reg[39]\
    );
grp_ByteCpy_116_fu_510_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(3),
      I1 => idx_fu_22_reg(4),
      I2 => \^idx_fu_22_reg[3]_0\(2),
      I3 => \^idx_fu_22_reg[3]_0\(0),
      I4 => \^idx_fu_22_reg[3]_0\(1),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0
    );
\idx_fu_22[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(0),
      O => add_ln117_fu_67_p2(0)
    );
\idx_fu_22[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(0),
      I1 => \^idx_fu_22_reg[3]_0\(1),
      O => add_ln117_fu_67_p2(1)
    );
\idx_fu_22[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(2),
      I1 => \^idx_fu_22_reg[3]_0\(1),
      I2 => \^idx_fu_22_reg[3]_0\(0),
      O => add_ln117_fu_67_p2(2)
    );
\idx_fu_22[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^idx_fu_22_reg[3]_0\(3),
      I1 => \^idx_fu_22_reg[3]_0\(0),
      I2 => \^idx_fu_22_reg[3]_0\(1),
      I3 => \^idx_fu_22_reg[3]_0\(2),
      O => add_ln117_fu_67_p2(3)
    );
\idx_fu_22[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_116_fu_510_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_22[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idx_fu_22_reg(4),
      I1 => \^idx_fu_22_reg[3]_0\(2),
      I2 => \^idx_fu_22_reg[3]_0\(1),
      I3 => \^idx_fu_22_reg[3]_0\(0),
      I4 => \^idx_fu_22_reg[3]_0\(3),
      O => add_ln117_fu_67_p2(4)
    );
\idx_fu_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => add_ln117_fu_67_p2(0),
      Q => \^idx_fu_22_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => add_ln117_fu_67_p2(1),
      Q => \^idx_fu_22_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => add_ln117_fu_67_p2(2),
      Q => \^idx_fu_22_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => add_ln117_fu_67_p2(3),
      Q => \^idx_fu_22_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => add_ln117_fu_67_p2(4),
      Q => idx_fu_22_reg(4),
      R => ap_NS_fsm1
    );
\ram_reg_0_15_0_0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(0),
      I1 => \q1_reg[7]_2\,
      O => rout_address0(0)
    );
\ram_reg_0_15_0_0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(0),
      I1 => \q1_reg[7]\,
      O => rout_1_address0(0)
    );
\ram_reg_0_15_0_0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(1),
      I1 => \q1_reg[7]_0\,
      I2 => \q1_reg[7]_1\(4),
      I3 => grp_ByteCpy_2_fu_516_src_address0(0),
      O => rout_address0(1)
    );
\ram_reg_0_15_0_0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(1),
      I1 => \q1_reg[7]\,
      I2 => grp_ByteCpy_2_fu_516_src_address0(0),
      O => rout_1_address0(1)
    );
\ram_reg_0_15_0_0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(2),
      I1 => \q1_reg[7]_0\,
      I2 => \q1_reg[7]_1\(4),
      I3 => grp_ByteCpy_2_fu_516_src_address0(1),
      O => rout_address0(2)
    );
\ram_reg_0_15_0_0_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_510_dst_address0(2),
      I1 => \q1_reg[7]\,
      I2 => grp_ByteCpy_2_fu_516_src_address0(1),
      O => rout_1_address0(2)
    );
\zext_ln117_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => \^idx_fu_22_reg[3]_0\(0),
      Q => grp_ByteCpy_116_fu_510_dst_address0(0),
      R => '0'
    );
\zext_ln117_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => \^idx_fu_22_reg[3]_0\(1),
      Q => grp_ByteCpy_116_fu_510_dst_address0(1),
      R => '0'
    );
\zext_ln117_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => \^idx_fu_22_reg[3]_0\(2),
      Q => grp_ByteCpy_116_fu_510_dst_address0(2),
      R => '0'
    );
\zext_ln117_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__40_n_0\,
      D => \^idx_fu_22_reg[3]_0\(3),
      Q => Q(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_116_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_in__7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[435]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_2_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[434]\ : out STD_LOGIC;
    grp_ByteCpy_116_fu_842_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    src_ce0 : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    src_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_119_fu_827_src_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_8\ : in STD_LOGIC;
    \q0_reg[7]_9\ : in STD_LOGIC;
    con128_ce0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_lk_ce0 : in STD_LOGIC;
    con128_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDoubleSwap_fu_877_lk_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_116_11 : entity is "clefia_ByteCpy_116";
end design_1_clefia_0_0_clefia_ByteCpy_116_11;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_116_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln117_fu_67_p2__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[436]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[435]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_842_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_116_fu_842_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_842_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_fu_22_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__39\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ap_CS_fsm[435]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_CS_fsm[436]_i_1\ : label is "soft_lutpair123";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_116_fu_842_ap_start_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \idx_fu_22[1]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \idx_fu_22[2]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \idx_fu_22[3]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \idx_fu_22[4]_i_2__0\ : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[435]\(0) <= \^ap_cs_fsm_reg[435]\(0);
\ap_CS_fsm[0]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCC"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_ap_start_reg,
      I1 => \ap_CS_fsm[436]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_116_fu_842_ap_start_reg,
      I3 => grp_ByteCpy_116_fu_842_dst_we0,
      O => \ap_CS_fsm[1]_i_1__44_n_0\
    );
\ap_CS_fsm[2]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(3),
      I1 => idx_fu_22_reg(4),
      I2 => grp_ByteCpy_116_fu_842_src_address0(2),
      I3 => grp_ByteCpy_116_fu_842_src_address0(0),
      I4 => grp_ByteCpy_116_fu_842_src_address0(1),
      I5 => \^q\(0),
      O => \ap_CS_fsm[2]_i_1__37_n_0\
    );
\ap_CS_fsm[435]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \q0_reg[7]\(0),
      I1 => \ap_CS_fsm[436]_i_2_n_0\,
      I2 => grp_ByteCpy_116_fu_842_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \q0_reg[7]\(1),
      O => D(0)
    );
\ap_CS_fsm[436]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \q0_reg[7]\(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_116_fu_842_ap_start_reg,
      I3 => \ap_CS_fsm[436]_i_2_n_0\,
      O => D(1)
    );
\ap_CS_fsm[436]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteCpy_116_fu_842_src_address0(3),
      I2 => idx_fu_22_reg(4),
      I3 => grp_ByteCpy_116_fu_842_src_address0(2),
      I4 => grp_ByteCpy_116_fu_842_src_address0(0),
      I5 => grp_ByteCpy_116_fu_842_src_address0(1),
      O => \ap_CS_fsm[436]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__44_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__37_n_0\,
      Q => grp_ByteCpy_116_fu_842_dst_we0,
      R => SR(0)
    );
grp_ByteCpy_116_fu_842_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \q0_reg[7]\(0),
      I1 => \ap_CS_fsm[436]_i_2_n_0\,
      I2 => grp_ByteCpy_116_fu_842_ap_start_reg,
      O => \ap_CS_fsm_reg[434]\
    );
\idx_fu_22[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(0),
      O => \add_ln117_fu_67_p2__1\(0)
    );
\idx_fu_22[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(0),
      I1 => grp_ByteCpy_116_fu_842_src_address0(1),
      O => \add_ln117_fu_67_p2__1\(1)
    );
\idx_fu_22[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(2),
      I1 => grp_ByteCpy_116_fu_842_src_address0(1),
      I2 => grp_ByteCpy_116_fu_842_src_address0(0),
      O => \add_ln117_fu_67_p2__1\(2)
    );
\idx_fu_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(3),
      I1 => grp_ByteCpy_116_fu_842_src_address0(0),
      I2 => grp_ByteCpy_116_fu_842_src_address0(1),
      I3 => grp_ByteCpy_116_fu_842_src_address0(2),
      O => \add_ln117_fu_67_p2__1\(3)
    );
\idx_fu_22[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_116_fu_842_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_22[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idx_fu_22_reg(4),
      I1 => grp_ByteCpy_116_fu_842_src_address0(2),
      I2 => grp_ByteCpy_116_fu_842_src_address0(1),
      I3 => grp_ByteCpy_116_fu_842_src_address0(0),
      I4 => grp_ByteCpy_116_fu_842_src_address0(3),
      O => \add_ln117_fu_67_p2__1\(4)
    );
\idx_fu_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => \add_ln117_fu_67_p2__1\(0),
      Q => grp_ByteCpy_116_fu_842_src_address0(0),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => \add_ln117_fu_67_p2__1\(1),
      Q => grp_ByteCpy_116_fu_842_src_address0(1),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => \add_ln117_fu_67_p2__1\(2),
      Q => grp_ByteCpy_116_fu_842_src_address0(2),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => \add_ln117_fu_67_p2__1\(3),
      Q => grp_ByteCpy_116_fu_842_src_address0(3),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => \add_ln117_fu_67_p2__1\(4),
      Q => idx_fu_22_reg(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => src_ce0,
      O => E(0)
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \q0_reg[7]\(1),
      I1 => grp_ByteCpy_116_fu_842_dst_we0,
      I2 => \q0_reg[7]_9\,
      I3 => con128_ce0,
      I4 => \q0_reg[7]_8\,
      I5 => grp_ClefiaDoubleSwap_fu_877_lk_ce0,
      O => \^ap_cs_fsm_reg[435]\(0)
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80008000800080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[435]\(0),
      I1 => \q1_reg[7]\(0),
      I2 => \q1_reg[7]_0\(0),
      I3 => \q0_reg[7]_8\,
      I4 => grp_ByteCpy_116_fu_842_dst_we0,
      I5 => \q0_reg[7]\(1),
      O => \p_0_in__7\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(0),
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[7]_1\,
      I4 => src_address0(0),
      O => fout_address0(0)
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_dst_address0(0),
      I1 => \q0_reg[7]_9\,
      I2 => con128_address0(0),
      I3 => \q0_reg[7]_8\,
      I4 => grp_ClefiaDoubleSwap_fu_877_lk_address0(0),
      O => lk_2_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(1),
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_1\,
      I4 => src_address0(1),
      O => fout_address0(1)
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_dst_address0(1),
      I1 => \q0_reg[7]_9\,
      I2 => con128_address0(1),
      I3 => \q0_reg[7]_8\,
      I4 => grp_ClefiaDoubleSwap_fu_877_lk_address0(1),
      O => lk_2_address0(1)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(2),
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_4\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_5\(0),
      I5 => grp_ByteCpy_119_fu_827_src_offset(0),
      O => fout_address0(2)
    );
\ram_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_dst_address0(2),
      I1 => \q0_reg[7]_9\,
      I2 => con128_address0(2),
      I3 => \q0_reg[7]_8\,
      I4 => grp_ClefiaDoubleSwap_fu_877_lk_address0(2),
      O => lk_2_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_src_address0(3),
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_6\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_7\,
      O => fout_address0(3)
    );
\ram_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteCpy_116_fu_842_dst_address0(3),
      I1 => \q0_reg[7]_9\,
      I2 => con128_address0(3),
      I3 => \q0_reg[7]_8\,
      I4 => grp_ClefiaDoubleSwap_fu_877_lk_address0(3),
      O => lk_2_address0(3)
    );
\zext_ln117_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => grp_ByteCpy_116_fu_842_src_address0(0),
      Q => grp_ByteCpy_116_fu_842_dst_address0(0),
      R => '0'
    );
\zext_ln117_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => grp_ByteCpy_116_fu_842_src_address0(1),
      Q => grp_ByteCpy_116_fu_842_dst_address0(1),
      R => '0'
    );
\zext_ln117_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => grp_ByteCpy_116_fu_842_src_address0(2),
      Q => grp_ByteCpy_116_fu_842_dst_address0(2),
      R => '0'
    );
\zext_ln117_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__37_n_0\,
      D => grp_ByteCpy_116_fu_842_src_address0(3),
      Q => grp_ByteCpy_116_fu_842_dst_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_117 is
  port (
    \ap_return_preg_reg[4]\ : out STD_LOGIC;
    \ap_return_preg_reg[3]\ : out STD_LOGIC;
    \ap_return_preg_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[91]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_117_fu_366_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    t_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \retval_0_reg_425_reg[2]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[3]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[4]\ : out STD_LOGIC;
    lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[332]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_0_in__3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_569_reg[4]\ : in STD_LOGIC;
    \reg_569_reg[2]\ : in STD_LOGIC;
    \reg_569_reg[4]_0\ : in STD_LOGIC;
    shl_ln1_fu_916_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_569_reg[3]\ : in STD_LOGIC;
    \reg_569_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[332]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[93]\ : in STD_LOGIC;
    \reg_569_reg[2]_1\ : in STD_LOGIC;
    icmp_ln401_reg_908 : in STD_LOGIC;
    \reg_569_reg[2]_2\ : in STD_LOGIC;
    \reg_569_reg[2]_3\ : in STD_LOGIC;
    grp_ByteCpy_117_fu_366_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_5__3\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_5__3_0\ : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_3__2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : in STD_LOGIC;
    grp_ByteXor_112_fu_453_ap_ready : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_113_fu_597_a_offset1 : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    con256_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_117 : entity is "clefia_ByteCpy_117";
end design_1_clefia_0_0_clefia_ByteCpy_117;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_117 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln117_7_fu_88_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln117_7_reg_122 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln117_fu_77_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[171]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \ap_return_preg[4]_i_2_n_0\ : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_src_ce0 : STD_LOGIC;
  signal \^grp_clefiadoubleswap_1_fu_637_lk_address0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grp_clefiadoubleswap_1_fu_637_lk_ce0\ : STD_LOGIC;
  signal idx_fu_26_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_26_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ram_reg_0_31_0_0_i_22__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__11\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[123]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_CS_fsm[124]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_CS_fsm[131]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ap_CS_fsm[132]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ap_CS_fsm[139]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[140]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[147]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_CS_fsm[148]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_CS_fsm[155]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[156]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[163]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_CS_fsm[164]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_CS_fsm[171]_i_9\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[300]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[301]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[308]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[309]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[316]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_CS_fsm[317]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_CS_fsm[324]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_CS_fsm[325]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_CS_fsm[332]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_CS_fsm[333]_i_1\ : label is "soft_lutpair232";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_117_fu_366_ap_start_reg_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \idx_fu_26[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \idx_fu_26[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \idx_fu_26[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \idx_fu_26[4]_i_2\ : label is "soft_lutpair230";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[10]\(1 downto 0) <= \^ap_cs_fsm_reg[10]\(1 downto 0);
  \ap_CS_fsm_reg[11]\ <= \^ap_cs_fsm_reg[11]\;
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0) <= \^grp_clefiadoubleswap_1_fu_637_lk_address0\(4 downto 0);
  grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 <= \^grp_clefiadoubleswap_1_fu_637_lk_ce0\;
\add_ln117_7_reg_122[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_26_reg__0\(4),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      O => add_ln117_7_fu_88_p2(4)
    );
\add_ln117_7_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => idx_fu_26_reg(0),
      Q => add_ln117_7_reg_122(0),
      R => '0'
    );
\add_ln117_7_reg_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => idx_fu_26_reg(1),
      Q => add_ln117_7_reg_122(1),
      R => '0'
    );
\add_ln117_7_reg_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => idx_fu_26_reg(2),
      Q => add_ln117_7_reg_122(2),
      R => '0'
    );
\add_ln117_7_reg_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => idx_fu_26_reg(3),
      Q => add_ln117_7_reg_122(3),
      R => '0'
    );
\add_ln117_7_reg_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_7_fu_88_p2(4),
      Q => add_ln117_7_reg_122(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCC"
    )
        port map (
      I0 => grp_ByteCpy_117_fu_366_ap_start_reg,
      I1 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I2 => grp_ByteCpy_117_fu_366_src_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I1 => grp_ByteCpy_117_fu_366_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      O => \^ap_cs_fsm_reg[10]\(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => grp_ByteCpy_117_fu_366_src_ce0,
      I1 => idx_fu_26_reg(2),
      I2 => \idx_fu_26_reg__0\(4),
      I3 => idx_fu_26_reg(3),
      I4 => idx_fu_26_reg(1),
      I5 => idx_fu_26_reg(0),
      O => \ap_CS_fsm[0]_i_2__3_n_0\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(10),
      I1 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I2 => grp_ByteCpy_117_fu_366_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      O => \^ap_cs_fsm_reg[10]\(1)
    );
\ap_CS_fsm[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(2),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(3),
      O => \ap_CS_fsm_reg[332]\(0)
    );
\ap_CS_fsm[124]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(3),
      O => \ap_CS_fsm_reg[332]\(1)
    );
\ap_CS_fsm[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(4),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(5),
      O => \ap_CS_fsm_reg[332]\(2)
    );
\ap_CS_fsm[132]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(5),
      O => \ap_CS_fsm_reg[332]\(3)
    );
\ap_CS_fsm[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(6),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(7),
      O => \ap_CS_fsm_reg[332]\(4)
    );
\ap_CS_fsm[140]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(7),
      O => \ap_CS_fsm_reg[332]\(5)
    );
\ap_CS_fsm[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(8),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(9),
      O => \ap_CS_fsm_reg[332]\(6)
    );
\ap_CS_fsm[148]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(9),
      O => \ap_CS_fsm_reg[332]\(7)
    );
\ap_CS_fsm[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(10),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(11),
      O => \ap_CS_fsm_reg[332]\(8)
    );
\ap_CS_fsm[156]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(11),
      O => \ap_CS_fsm_reg[332]\(9)
    );
\ap_CS_fsm[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(12),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(13),
      O => \ap_CS_fsm_reg[332]\(10)
    );
\ap_CS_fsm[164]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(13),
      O => \ap_CS_fsm_reg[332]\(11)
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_return_preg[4]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg[332]_0\(0),
      I3 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[171]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEAEEEA0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      I2 => \ap_CS_fsm[171]_i_9_n_0\,
      I3 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I4 => \ap_CS_fsm_reg[17]_1\,
      I5 => grp_ByteXor_112_fu_453_ap_ready,
      O => \^ap_cs_fsm_reg[11]\
    );
\ap_CS_fsm[171]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_117_fu_366_ap_start_reg,
      O => \ap_CS_fsm[171]_i_9_n_0\
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2020202020"
    )
        port map (
      I0 => Q(1),
      I1 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I2 => \ap_CS_fsm_reg[332]_0\(0),
      I3 => \ap_CS_fsm_reg[17]\,
      I4 => \^ap_cs_fsm_reg[11]\,
      I5 => \ap_CS_fsm_reg[332]_0\(14),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteCpy_117_fu_366_src_ce0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_117_fu_366_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm[1]_i_1__40_n_0\
    );
\ap_CS_fsm[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => idx_fu_26_reg(2),
      I1 => \idx_fu_26_reg__0\(4),
      I2 => idx_fu_26_reg(3),
      I3 => idx_fu_26_reg(1),
      I4 => idx_fu_26_reg(0),
      I5 => grp_ByteCpy_117_fu_366_src_ce0,
      O => \ap_CS_fsm[2]_i_1__33_n_0\
    );
\ap_CS_fsm[300]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(15),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(16),
      O => \ap_CS_fsm_reg[332]\(12)
    );
\ap_CS_fsm[301]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(16),
      O => \ap_CS_fsm_reg[332]\(13)
    );
\ap_CS_fsm[308]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(17),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(18),
      O => \ap_CS_fsm_reg[332]\(14)
    );
\ap_CS_fsm[309]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(18),
      O => \ap_CS_fsm_reg[332]\(15)
    );
\ap_CS_fsm[316]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(19),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(20),
      O => \ap_CS_fsm_reg[332]\(16)
    );
\ap_CS_fsm[317]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(20),
      O => \ap_CS_fsm_reg[332]\(17)
    );
\ap_CS_fsm[324]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(21),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(22),
      O => \ap_CS_fsm_reg[332]\(18)
    );
\ap_CS_fsm[325]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(22),
      O => \ap_CS_fsm_reg[332]\(19)
    );
\ap_CS_fsm[332]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[332]_0\(23),
      I1 => \^ap_cs_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(24),
      O => \ap_CS_fsm_reg[332]\(20)
    );
\ap_CS_fsm[333]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => \ap_CS_fsm_reg[332]_0\(24),
      O => \ap_CS_fsm_reg[332]\(21)
    );
\ap_CS_fsm[92]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFAAAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I2 => \ap_CS_fsm_reg[332]_0\(0),
      I3 => \ap_return_preg[4]_i_2_n_0\,
      I4 => \ap_CS_fsm_reg[93]\,
      I5 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[93]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11510000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[93]\,
      I1 => \ap_return_preg[4]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg[332]_0\(0),
      I3 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I4 => Q(3),
      O => D(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__40_n_0\,
      Q => grp_ByteCpy_117_fu_366_src_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__33_n_0\,
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \reg_569_reg[2]_0\,
      I1 => \reg_569_reg[2]\,
      I2 => \ap_return_preg[4]_i_2_n_0\,
      I3 => ap_return_preg(0),
      O => \retval_0_reg_425_reg[2]\
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \reg_569_reg[3]\,
      I1 => \reg_569_reg[2]\,
      I2 => \ap_return_preg[4]_i_2_n_0\,
      I3 => ap_return_preg(1),
      O => \retval_0_reg_425_reg[3]\
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \reg_569_reg[4]\,
      I1 => \reg_569_reg[2]\,
      I2 => \ap_return_preg[4]_i_2_n_0\,
      I3 => ap_return_preg(2),
      O => \retval_0_reg_425_reg[4]\
    );
\ap_return_preg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040404FFFFFFFF"
    )
        port map (
      I0 => \reg_569_reg[2]_1\,
      I1 => icmp_ln401_reg_908,
      I2 => \reg_569_reg[2]_2\,
      I3 => \^ap_cs_fsm_reg[10]\(0),
      I4 => \reg_569_reg[2]_3\,
      I5 => \ap_CS_fsm_reg[332]_0\(14),
      O => \ap_return_preg[4]_i_2_n_0\
    );
grp_ByteCpy_117_fu_366_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(10),
      I1 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I2 => grp_ByteCpy_117_fu_366_ap_start_reg,
      O => \ap_CS_fsm_reg[10]_0\
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__3_n_0\,
      I1 => grp_ByteCpy_117_fu_366_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0,
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      O => grp_ByteCpy_117_fu_366_ap_start_reg_reg
    );
grp_ClefiaKeySet_fu_347_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \ap_return_preg[4]_i_2_n_0\,
      I3 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      O => \ap_CS_fsm_reg[91]\
    );
\idx_fu_26[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_26_reg(0),
      O => add_ln117_fu_77_p2(0)
    );
\idx_fu_26[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_26_reg(1),
      I1 => idx_fu_26_reg(0),
      O => add_ln117_fu_77_p2(1)
    );
\idx_fu_26[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_26_reg(1),
      I1 => idx_fu_26_reg(0),
      I2 => idx_fu_26_reg(2),
      O => add_ln117_fu_77_p2(2)
    );
\idx_fu_26[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_26_reg(3),
      I1 => idx_fu_26_reg(1),
      I2 => idx_fu_26_reg(0),
      I3 => idx_fu_26_reg(2),
      O => add_ln117_fu_77_p2(3)
    );
\idx_fu_26[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_117_fu_366_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_26[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \idx_fu_26_reg__0\(4),
      I1 => idx_fu_26_reg(2),
      I2 => idx_fu_26_reg(0),
      I3 => idx_fu_26_reg(1),
      I4 => idx_fu_26_reg(3),
      O => add_ln117_fu_77_p2(4)
    );
\idx_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_fu_77_p2(0),
      Q => idx_fu_26_reg(0),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_fu_77_p2(1),
      Q => idx_fu_26_reg(1),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_fu_77_p2(2),
      Q => idx_fu_26_reg(2),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_fu_77_p2(3),
      Q => idx_fu_26_reg(3),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__33_n_0\,
      D => add_ln117_fu_77_p2(4),
      Q => \idx_fu_26_reg__0\(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_ce0\,
      I1 => \q0_reg[7]_0\,
      I2 => \ap_CS_fsm_reg[332]_0\(1),
      I3 => \q0_reg[7]_2\(0),
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[7]_3\(0),
      O => \^e\(0)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      I3 => ram_reg_0,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_ce0\
    );
ram_reg_0_31_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_3__2\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2),
      I2 => \ram_reg_0_31_0_0_i_5__3_0\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(1),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      I5 => add_ln117_7_reg_122(0),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(0)
    );
ram_reg_0_31_0_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3031"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_22__0_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(7),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(6),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(5),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(1)
    );
ram_reg_0_31_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_5__3\,
      I1 => add_ln117_7_reg_122(2),
      I2 => \ram_reg_0_31_0_0_i_5__3_0\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(6),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(5),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(7),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(2)
    );
\ram_reg_0_31_0_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFABFFAAFFAA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(5),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(1),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      I3 => ram_reg_0,
      I4 => ram_reg_2,
      I5 => add_ln117_7_reg_122(3),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(3)
    );
\ram_reg_0_31_0_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(1),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      I3 => ram_reg_0,
      I4 => ram_reg_2,
      I5 => add_ln117_7_reg_122(4),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(4)
    );
\ram_reg_0_31_0_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF000D"
    )
        port map (
      I0 => add_ln117_7_reg_122(1),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(1),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(3),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(4),
      O => \ram_reg_0_31_0_0_i_22__0_n_0\
    );
\ram_reg_0_31_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80008000800080"
    )
        port map (
      I0 => \^e\(0),
      I1 => \q0_reg[7]_2\(0),
      I2 => \ap_CS_fsm_reg[332]_0\(1),
      I3 => \q0_reg[7]_0\,
      I4 => \^ap_cs_fsm_reg[2]_0\(0),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      O => \p_0_in__3\
    );
\ram_reg_0_31_0_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(0),
      I1 => \q0_reg[7]_0\,
      I2 => \q1_reg[7]\(0),
      I3 => \q0_reg[7]_1\,
      I4 => con256_address0(0),
      O => lk_address0(0)
    );
\ram_reg_0_31_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(1),
      I1 => \q0_reg[7]_0\,
      I2 => \q1_reg[7]\(1),
      I3 => \q0_reg[7]_1\,
      I4 => con256_address0(1),
      O => lk_address0(1)
    );
\ram_reg_0_31_0_0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(2),
      I1 => \q0_reg[7]_0\,
      I2 => \q1_reg[7]\(2),
      I3 => \q0_reg[7]_1\,
      I4 => con256_address0(2),
      O => lk_address0(2)
    );
\ram_reg_0_31_0_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(3),
      I1 => \q0_reg[7]_0\,
      I2 => \q1_reg[7]\(3),
      I3 => \q0_reg[7]_1\,
      I4 => con256_address0(3),
      O => lk_address0(3)
    );
\ram_reg_0_31_0_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_address0\(4),
      I1 => \q0_reg[7]_0\,
      I2 => \q1_reg[7]\(4),
      I3 => \q0_reg[7]_1\,
      I4 => \q1_reg[7]_0\(0),
      I5 => grp_ByteXor_113_fu_597_a_offset1,
      O => lk_address0(4)
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11),
      I1 => grp_ByteCpy_117_fu_366_src_ce0,
      I2 => WEA(0),
      O => t_ce0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(8),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(9),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(7),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(6),
      I4 => ram_reg_2,
      I5 => idx_fu_26_reg(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF02FFFFFFFF"
    )
        port map (
      I0 => idx_fu_26_reg(2),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(3),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2),
      I3 => ram_reg,
      I4 => ram_reg_0,
      I5 => ram_reg_1,
      O => ADDRARDADDR(2)
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(3),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2),
      I3 => idx_fu_26_reg(1),
      I4 => ram_reg_3,
      O => ADDRARDADDR(1)
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      I1 => idx_fu_26_reg(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(9),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(3),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2),
      O => ADDRARDADDR(0)
    );
\reg_569[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88B8000088B8"
    )
        port map (
      I0 => ap_return_preg(0),
      I1 => \ap_return_preg[4]_i_2_n_0\,
      I2 => \reg_569_reg[2]_0\,
      I3 => \reg_569_reg[2]\,
      I4 => \reg_569_reg[4]_0\,
      I5 => shl_ln1_fu_916_p3(0),
      O => \ap_return_preg_reg[2]\
    );
\reg_569[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBB80000BBB8"
    )
        port map (
      I0 => ap_return_preg(1),
      I1 => \ap_return_preg[4]_i_2_n_0\,
      I2 => \reg_569_reg[3]\,
      I3 => \reg_569_reg[2]\,
      I4 => \reg_569_reg[4]_0\,
      I5 => shl_ln1_fu_916_p3(1),
      O => \ap_return_preg_reg[3]\
    );
\reg_569[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBB80000BBB8"
    )
        port map (
      I0 => ap_return_preg(2),
      I1 => \ap_return_preg[4]_i_2_n_0\,
      I2 => \reg_569_reg[4]\,
      I3 => \reg_569_reg[2]\,
      I4 => \reg_569_reg[4]_0\,
      I5 => shl_ln1_fu_916_p3(2),
      O => \ap_return_preg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_118 is
  port (
    grp_ByteCpy_118_fu_582_src_offset : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 71 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    fout_3_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_32_reg[2]_0\ : out STD_LOGIC;
    \idx_fu_32_reg[2]_1\ : out STD_LOGIC;
    \idx_fu_32_reg[3]_0\ : out STD_LOGIC;
    fin_2_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln117_6_reg_158_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_fu_32_reg[0]_0\ : out STD_LOGIC;
    \idx_fu_32_reg[1]_0\ : out STD_LOGIC;
    \add_ln117_6_reg_158_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[61]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    grp_ByteCpy_118_fu_582_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 72 downto 0 );
    grp_ByteCpy_118_fu_582_ap_start_reg0 : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_13__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_dst_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_src_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_31_0_0_i_7__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_src_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \bytelen_offset_cast_reg_145_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_118 : entity is "clefia_ByteCpy_118";
end design_1_clefia_0_0_clefia_ByteCpy_118;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_118 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln117_6_fu_114_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \add_ln117_6_reg_158[2]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln117_6_reg_158[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^add_ln117_6_reg_158_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln117_fu_98_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[61]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal bytelen_offset_cast_reg_145 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \bytelen_offset_cast_reg_145[4]_i_1_n_0\ : STD_LOGIC;
  signal \bytelen_offset_cast_reg_145[4]_i_6_n_0\ : STD_LOGIC;
  signal \^grp_bytecpy_118_fu_582_src_offset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln116_fu_93_p2 : STD_LOGIC;
  signal idx_fu_320 : STD_LOGIC;
  signal \idx_fu_32[0]_i_1__1_n_0\ : STD_LOGIC;
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \ram_reg_0_31_0_0_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_15__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_8__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[3]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[4]_i_2__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__50\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[285]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[287]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__42\ : label is "soft_lutpair130";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \idx_fu_32[0]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \idx_fu_32[3]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \idx_fu_32[4]_i_2__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_17__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__2\ : label is "soft_lutpair128";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) <= \^add_ln117_6_reg_158_reg[4]_0\(4 downto 0);
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  \ap_CS_fsm_reg[61]\ <= \^ap_cs_fsm_reg[61]\;
  grp_ByteCpy_118_fu_582_src_offset(0) <= \^grp_bytecpy_118_fu_582_src_offset\(0);
\add_ln117_6_reg_158[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I1 => \^q\(2),
      O => \add_ln117_6_reg_158[2]_i_1_n_0\
    );
\add_ln117_6_reg_158[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I2 => idx_fu_32_reg(3),
      O => \add_ln117_6_reg_158[3]_i_1__1_n_0\
    );
\add_ln117_6_reg_158[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => icmp_ln116_fu_93_p2,
      O => idx_fu_320
    );
\add_ln117_6_reg_158[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => idx_fu_32_reg(3),
      I2 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I3 => idx_fu_32_reg(4),
      O => add_ln117_6_fu_114_p2(4)
    );
\add_ln117_6_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^q\(0),
      Q => \^add_ln117_6_reg_158_reg[4]_0\(0),
      R => '0'
    );
\add_ln117_6_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^q\(1),
      Q => \^add_ln117_6_reg_158_reg[4]_0\(1),
      R => '0'
    );
\add_ln117_6_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \add_ln117_6_reg_158[2]_i_1_n_0\,
      Q => \^add_ln117_6_reg_158_reg[4]_0\(2),
      R => '0'
    );
\add_ln117_6_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \add_ln117_6_reg_158[3]_i_1__1_n_0\,
      Q => \^add_ln117_6_reg_158_reg[4]_0\(3),
      R => '0'
    );
\add_ln117_6_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(4),
      Q => \^add_ln117_6_reg_158_reg[4]_0\(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8F8"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_582_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[107]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(32),
      I5 => \q0_reg[7]\(33),
      O => D(32)
    );
\ap_CS_fsm[108]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(33),
      O => D(33)
    );
\ap_CS_fsm[109]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(34),
      I5 => \q0_reg[7]\(35),
      O => D(34)
    );
\ap_CS_fsm[110]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(35),
      O => D(35)
    );
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(0),
      I5 => \q0_reg[7]\(1),
      O => D(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(1),
      O => D(1)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(2),
      I5 => \q0_reg[7]\(3),
      O => D(2)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(3),
      O => D(3)
    );
\ap_CS_fsm[188]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(36),
      I5 => \q0_reg[7]\(37),
      O => D(36)
    );
\ap_CS_fsm[189]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(37),
      O => D(37)
    );
\ap_CS_fsm[190]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(38),
      I5 => \q0_reg[7]\(39),
      O => D(38)
    );
\ap_CS_fsm[191]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(39),
      O => D(39)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[200]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(40),
      I5 => \q0_reg[7]\(41),
      O => D(40)
    );
\ap_CS_fsm[201]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(41),
      O => D(41)
    );
\ap_CS_fsm[202]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(42),
      I5 => \q0_reg[7]\(43),
      O => D(42)
    );
\ap_CS_fsm[203]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(43),
      O => D(43)
    );
\ap_CS_fsm[212]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(44),
      I5 => \q0_reg[7]\(45),
      O => D(44)
    );
\ap_CS_fsm[213]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(45),
      O => D(45)
    );
\ap_CS_fsm[214]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(46),
      I5 => \q0_reg[7]\(47),
      O => D(46)
    );
\ap_CS_fsm[215]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(47),
      O => D(47)
    );
\ap_CS_fsm[224]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(48),
      I5 => \q0_reg[7]\(49),
      O => D(48)
    );
\ap_CS_fsm[225]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(49),
      O => D(49)
    );
\ap_CS_fsm[226]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(50),
      I5 => \q0_reg[7]\(51),
      O => D(50)
    );
\ap_CS_fsm[227]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(51),
      O => D(51)
    );
\ap_CS_fsm[236]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(52),
      I5 => \q0_reg[7]\(53),
      O => D(52)
    );
\ap_CS_fsm[237]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(53),
      O => D(53)
    );
\ap_CS_fsm[238]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(54),
      I5 => \q0_reg[7]\(55),
      O => D(54)
    );
\ap_CS_fsm[239]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(55),
      O => D(55)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(4),
      I5 => \q0_reg[7]\(5),
      O => D(4)
    );
\ap_CS_fsm[248]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(56),
      I5 => \q0_reg[7]\(57),
      O => D(56)
    );
\ap_CS_fsm[249]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(57),
      O => D(57)
    );
\ap_CS_fsm[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(5),
      O => D(5)
    );
\ap_CS_fsm[250]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(58),
      I5 => \q0_reg[7]\(59),
      O => D(58)
    );
\ap_CS_fsm[251]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(59),
      O => D(59)
    );
\ap_CS_fsm[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(6),
      I5 => \q0_reg[7]\(7),
      O => D(6)
    );
\ap_CS_fsm[260]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(60),
      I5 => \q0_reg[7]\(61),
      O => D(60)
    );
\ap_CS_fsm[261]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(61),
      O => D(61)
    );
\ap_CS_fsm[262]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(62),
      I5 => \q0_reg[7]\(63),
      O => D(62)
    );
\ap_CS_fsm[263]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(63),
      O => D(63)
    );
\ap_CS_fsm[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(7),
      O => D(7)
    );
\ap_CS_fsm[272]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(64),
      I5 => \q0_reg[7]\(65),
      O => D(64)
    );
\ap_CS_fsm[273]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(65),
      O => D(65)
    );
\ap_CS_fsm[274]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(66),
      I5 => \q0_reg[7]\(67),
      O => D(66)
    );
\ap_CS_fsm[275]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(67),
      O => D(67)
    );
\ap_CS_fsm[284]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(68),
      I5 => \q0_reg[7]\(69),
      O => D(68)
    );
\ap_CS_fsm[285]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(69),
      O => D(69)
    );
\ap_CS_fsm[286]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(70),
      I5 => \q0_reg[7]\(71),
      O => D(70)
    );
\ap_CS_fsm[287]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(71),
      O => D(71)
    );
\ap_CS_fsm[2]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000010"
    )
        port map (
      I0 => idx_fu_32_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => bytelen_offset_cast_reg_145(4),
      I5 => idx_fu_32_reg(4),
      O => icmp_ln116_fu_93_p2
    );
\ap_CS_fsm[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(8),
      I5 => \q0_reg[7]\(9),
      O => D(8)
    );
\ap_CS_fsm[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(9),
      O => D(9)
    );
\ap_CS_fsm[37]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(10),
      I5 => \q0_reg[7]\(11),
      O => D(10)
    );
\ap_CS_fsm[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(11),
      O => D(11)
    );
\ap_CS_fsm[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(12),
      I5 => \q0_reg[7]\(13),
      O => D(12)
    );
\ap_CS_fsm[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(13),
      O => D(13)
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(14),
      I5 => \q0_reg[7]\(15),
      O => D(14)
    );
\ap_CS_fsm[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(15),
      O => D(15)
    );
\ap_CS_fsm[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(16),
      I5 => \q0_reg[7]\(17),
      O => D(16)
    );
\ap_CS_fsm[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(17),
      O => D(17)
    );
\ap_CS_fsm[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(18),
      I5 => \q0_reg[7]\(19),
      O => D(18)
    );
\ap_CS_fsm[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(19),
      O => D(19)
    );
\ap_CS_fsm[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(20),
      I5 => \q0_reg[7]\(21),
      O => D(20)
    );
\ap_CS_fsm[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(21),
      O => D(21)
    );
\ap_CS_fsm[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(22),
      I5 => \q0_reg[7]\(23),
      O => D(22)
    );
\ap_CS_fsm[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(23),
      O => D(23)
    );
\ap_CS_fsm[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(24),
      I5 => \q0_reg[7]\(25),
      O => D(24)
    );
\ap_CS_fsm[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(25),
      O => D(25)
    );
\ap_CS_fsm[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(26),
      I5 => \q0_reg[7]\(27),
      O => D(26)
    );
\ap_CS_fsm[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(27),
      O => D(27)
    );
\ap_CS_fsm[95]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(28),
      I5 => \q0_reg[7]\(29),
      O => D(28)
    );
\ap_CS_fsm[96]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(29),
      O => D(29)
    );
\ap_CS_fsm[97]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7077FFFF0000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(30),
      I5 => \q0_reg[7]\(31),
      O => D(30)
    );
\ap_CS_fsm[98]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \q0_reg[7]\(31),
      O => D(31)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => SR(0)
    );
\bytelen_offset_cast_reg_145[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I1 => ap_CS_fsm_state1,
      I2 => bytelen_offset_cast_reg_145(4),
      O => \bytelen_offset_cast_reg_145[4]_i_1_n_0\
    );
\bytelen_offset_cast_reg_145[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bytelen_offset_cast_reg_145_reg[4]_0\,
      I1 => \^ap_cs_fsm_reg[61]\,
      O => \^grp_bytecpy_118_fu_582_src_offset\(0)
    );
\bytelen_offset_cast_reg_145[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[7]\(19),
      I1 => \q0_reg[7]\(23),
      I2 => \q0_reg[7]\(11),
      I3 => \bytelen_offset_cast_reg_145[4]_i_6_n_0\,
      O => \^ap_cs_fsm_reg[61]\
    );
\bytelen_offset_cast_reg_145[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0_reg[7]\(27),
      I1 => \q0_reg[7]\(3),
      I2 => \q0_reg[7]\(7),
      I3 => \q0_reg[7]\(35),
      I4 => \q0_reg[7]\(15),
      I5 => \q0_reg[7]\(31),
      O => \bytelen_offset_cast_reg_145[4]_i_6_n_0\
    );
\bytelen_offset_cast_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bytelen_offset_cast_reg_145[4]_i_1_n_0\,
      Q => bytelen_offset_cast_reg_145(4),
      R => '0'
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => icmp_ln116_fu_93_p2,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => grp_ByteCpy_118_fu_582_ap_start_reg0,
      I3 => grp_ByteCpy_118_fu_582_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\idx_fu_32[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \idx_fu_32[0]_i_1__1_n_0\
    );
\idx_fu_32[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => add_ln117_fu_98_p2(1)
    );
\idx_fu_32[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => add_ln117_fu_98_p2(2)
    );
\idx_fu_32[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => idx_fu_32_reg(3),
      O => add_ln117_fu_98_p2(3)
    );
\idx_fu_32[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_582_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm1
    );
\idx_fu_32[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => idx_fu_32_reg(3),
      I4 => idx_fu_32_reg(4),
      O => add_ln117_fu_98_p2(4)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \idx_fu_32[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(1),
      Q => \^q\(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(2),
      Q => \^q\(2),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(3),
      Q => idx_fu_32_reg(3),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(4),
      Q => idx_fu_32_reg(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888C000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \q0_reg[7]_4\,
      I2 => \q0_reg[7]\(72),
      I3 => \q0_reg[7]_6\(0),
      I4 => \q0_reg[7]_3\,
      I5 => \q0_reg[7]_5\,
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_0_31_0_0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_13__2\(1),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_dst_address0(1),
      O => \idx_fu_32_reg[1]_0\
    );
\ram_reg_0_31_0_0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^add_ln117_6_reg_158_reg[4]_0\(1),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_7__4_0\(1),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_src_address0(1),
      O => \ram_reg_0_31_0_0_i_10__3_n_0\
    );
\ram_reg_0_31_0_0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I2 => \q0_reg[7]_3\,
      I3 => \ram_reg_0_31_0_0_i_13__2\(2),
      I4 => \q0_reg[7]_4\,
      I5 => grp_ClefiaF0Xor_1_fu_663_dst_address0(2),
      O => \idx_fu_32_reg[2]_0\
    );
\ram_reg_0_31_0_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^add_ln117_6_reg_158_reg[4]_0\(2),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_7__4_0\(2),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_src_address0(2),
      O => \ram_reg_0_31_0_0_i_12__2_n_0\
    );
\ram_reg_0_31_0_0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^add_ln117_6_reg_158_reg[4]_0\(3),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_7__4_0\(3),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_src_address0(3),
      O => \add_ln117_6_reg_158_reg[3]_0\
    );
\ram_reg_0_31_0_0_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^add_ln117_6_reg_158_reg[4]_0\(4),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_7__4_0\(4),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_src_address0(4),
      O => \ram_reg_0_31_0_0_i_15__3_n_0\
    );
\ram_reg_0_31_0_0_i_17__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I2 => idx_fu_32_reg(3),
      I3 => \q0_reg[7]_3\,
      I4 => \ram_reg_0_31_0_0_i_13__2\(3),
      O => \idx_fu_32_reg[2]_1\
    );
\ram_reg_0_31_0_0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => idx_fu_32_reg(3),
      I1 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I2 => \^q\(2),
      I3 => idx_fu_32_reg(4),
      I4 => \q0_reg[7]_3\,
      I5 => \ram_reg_0_31_0_0_i_13__2\(4),
      O => \idx_fu_32_reg[3]_0\
    );
\ram_reg_0_31_0_0_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_8__2_n_0\,
      I1 => grp_ClefiaF1Xor_fu_702_src_address0(0),
      O => fin_2_address0(0),
      S => \q0_reg[7]_5\
    );
\ram_reg_0_31_0_0_i_4__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_10__3_n_0\,
      I1 => grp_ClefiaF1Xor_fu_702_src_address0(1),
      O => fin_2_address0(1),
      S => \q0_reg[7]_5\
    );
\ram_reg_0_31_0_0_i_5__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_12__2_n_0\,
      I1 => grp_ClefiaF1Xor_fu_702_src_address0(2),
      O => fin_2_address0(2),
      S => \q0_reg[7]_5\
    );
ram_reg_0_31_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \^q\(2),
      I3 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I4 => idx_fu_32_reg(3),
      O => fout_3_address0(0)
    );
\ram_reg_0_31_0_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => \q0_reg[7]_1\,
      I2 => idx_fu_32_reg(3),
      I3 => \^grp_bytecpy_118_fu_582_src_offset\(0),
      I4 => \^q\(2),
      I5 => idx_fu_32_reg(4),
      O => fout_3_address0(1)
    );
\ram_reg_0_31_0_0_i_7__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_15__3_n_0\,
      I1 => grp_ClefiaF1Xor_fu_702_src_address0(3),
      O => fin_2_address0(3),
      S => \q0_reg[7]_5\
    );
\ram_reg_0_31_0_0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^add_ln117_6_reg_158_reg[4]_0\(0),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_7__4_0\(0),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_src_address0(0),
      O => \ram_reg_0_31_0_0_i_8__2_n_0\
    );
\ram_reg_0_31_0_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[7]_3\,
      I2 => \ram_reg_0_31_0_0_i_13__2\(0),
      I3 => \q0_reg[7]_4\,
      I4 => grp_ClefiaF0Xor_1_fu_663_dst_address0(0),
      O => \idx_fu_32_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_11831 is
  port (
    rin_1_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_569_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_NS_fsm19_out : out STD_LOGIC;
    \reg_569_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_NS_fsm122_out : out STD_LOGIC;
    \zext_ln117_reg_93_reg[0]_0\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[98]\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[1]_0\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[114]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_ByteCpy_1_fu_338_dst_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_112_2_fu_366_a_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_606_p220_in : in STD_LOGIC;
    icmp_ln197_fu_876_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[38]\ : in STD_LOGIC;
    icmp_ln234_fu_1199_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[114]_0\ : in STD_LOGIC;
    grp_ByteCpy_11831_fu_378_ap_start_reg : in STD_LOGIC;
    shl_ln1_fu_916_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec12_i_i14_in_fu_186_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dec12_i_i_in_fu_178_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ByteXor_11151_fu_384_a_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_5\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_11831 : entity is "clefia_ByteCpy_11831";
end design_1_clefia_0_0_clefia_ByteCpy_11831;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_11831 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln117_fu_67_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[114]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_ns_fsm122_out\ : STD_LOGIC;
  signal \^ap_ns_fsm19_out\ : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx_fu_22_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^zext_ln117_reg_93_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[114]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[98]_i_1\ : label is "soft_lutpair37";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \dec12_i_i14_in_fu_186[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dec12_i_i14_in_fu_186[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dec12_i_i14_in_fu_186[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dec12_i_i14_in_fu_186[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dec12_i_i_in_fu_178[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dec12_i_i_in_fu_178[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dec12_i_i_in_fu_178[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dec12_i_i_in_fu_178[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of grp_ByteCpy_11831_fu_378_ap_start_reg_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \idx_fu_22[1]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \idx_fu_22[2]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \idx_fu_22[3]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \idx_fu_22[4]_i_2__1\ : label is "soft_lutpair31";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  ap_NS_fsm122_out <= \^ap_ns_fsm122_out\;
  ap_NS_fsm19_out <= \^ap_ns_fsm19_out\;
  \zext_ln117_reg_93_reg[3]_0\(3 downto 0) <= \^zext_ln117_reg_93_reg[3]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm[114]_i_3_n_0\,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[114]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => grp_fu_606_p220_in,
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg[114]\(9),
      I3 => \ap_CS_fsm_reg[114]\(13),
      I4 => icmp_ln234_fu_1199_p2,
      I5 => \ap_CS_fsm_reg[114]_0\,
      O => D(3)
    );
\ap_CS_fsm[114]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0,
      I1 => grp_ByteCpy_11831_fu_378_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[114]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_11831_fu_378_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => \ap_CS_fsm[1]_i_1__45_n_0\
    );
\ap_CS_fsm[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(2),
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg[114]\(3),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => idx_fu_22_reg(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm[2]_i_1__38_n_0\
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => grp_fu_606_p220_in,
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg[114]\(3),
      I3 => \ap_CS_fsm_reg[114]\(7),
      I4 => icmp_ln197_fu_876_p2,
      I5 => \ap_CS_fsm_reg[38]\,
      O => D(1)
    );
\ap_CS_fsm[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(8),
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg[114]\(9),
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__45_n_0\,
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__38_n_0\,
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
\dec12_i_i14_in_fu_186[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dec12_i_i14_in_fu_186_reg[4]\(0),
      I1 => \^ap_ns_fsm19_out\,
      O => \reg_569_reg[4]\(0)
    );
\dec12_i_i14_in_fu_186[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(2),
      I1 => \^ap_ns_fsm19_out\,
      I2 => \dec12_i_i14_in_fu_186_reg[4]\(1),
      O => \reg_569_reg[4]\(1)
    );
\dec12_i_i14_in_fu_186[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(0),
      I1 => \^ap_ns_fsm19_out\,
      I2 => \dec12_i_i14_in_fu_186_reg[4]\(2),
      O => \reg_569_reg[4]\(2)
    );
\dec12_i_i14_in_fu_186[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(9),
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => shl_ln1_fu_916_p3(1),
      I3 => shl_ln1_fu_916_p3(0),
      I4 => shl_ln1_fu_916_p3(2),
      O => \^ap_ns_fsm19_out\
    );
\dec12_i_i14_in_fu_186[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(1),
      I1 => \^ap_ns_fsm19_out\,
      I2 => \dec12_i_i14_in_fu_186_reg[4]\(3),
      O => \reg_569_reg[4]\(3)
    );
\dec12_i_i14_in_fu_186[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(2),
      I1 => \^ap_ns_fsm19_out\,
      I2 => \dec12_i_i14_in_fu_186_reg[4]\(4),
      O => \reg_569_reg[4]\(4)
    );
\dec12_i_i_in_fu_178[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dec12_i_i_in_fu_178_reg[4]\(0),
      I1 => \^ap_ns_fsm122_out\,
      O => \reg_569_reg[4]_0\(0)
    );
\dec12_i_i_in_fu_178[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(2),
      I1 => \^ap_ns_fsm122_out\,
      I2 => \dec12_i_i_in_fu_178_reg[4]\(1),
      O => \reg_569_reg[4]_0\(1)
    );
\dec12_i_i_in_fu_178[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(0),
      I1 => \^ap_ns_fsm122_out\,
      I2 => \dec12_i_i_in_fu_178_reg[4]\(2),
      O => \reg_569_reg[4]_0\(2)
    );
\dec12_i_i_in_fu_178[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(3),
      I1 => \ap_CS_fsm[114]_i_3_n_0\,
      I2 => shl_ln1_fu_916_p3(1),
      I3 => shl_ln1_fu_916_p3(0),
      I4 => shl_ln1_fu_916_p3(2),
      O => \^ap_ns_fsm122_out\
    );
\dec12_i_i_in_fu_178[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(1),
      I1 => \^ap_ns_fsm122_out\,
      I2 => \dec12_i_i_in_fu_178_reg[4]\(3),
      O => \reg_569_reg[4]_0\(3)
    );
\dec12_i_i_in_fu_178[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(2),
      I1 => \^ap_ns_fsm122_out\,
      I2 => \dec12_i_i_in_fu_178_reg[4]\(4),
      O => \reg_569_reg[4]_0\(4)
    );
grp_ByteCpy_11831_fu_378_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0,
      I1 => \ap_CS_fsm_reg[114]\(2),
      I2 => \ap_CS_fsm_reg[114]\(8),
      I3 => grp_ByteCpy_11831_fu_378_ap_start_reg,
      O => \ap_CS_fsm_reg[21]\
    );
grp_ByteCpy_11831_fu_378_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^q\(2),
      I2 => idx_fu_22_reg(4),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0
    );
\idx_fu_22[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => add_ln117_fu_67_p2(0)
    );
\idx_fu_22[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => add_ln117_fu_67_p2(1)
    );
\idx_fu_22[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => add_ln117_fu_67_p2(2)
    );
\idx_fu_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => add_ln117_fu_67_p2(3)
    );
\idx_fu_22[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_11831_fu_378_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_22[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idx_fu_22_reg(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => add_ln117_fu_67_p2(4)
    );
\idx_fu_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => add_ln117_fu_67_p2(0),
      Q => \^q\(0),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => add_ln117_fu_67_p2(1),
      Q => \^q\(1),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => add_ln117_fu_67_p2(2),
      Q => \^q\(2),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => add_ln117_fu_67_p2(3),
      Q => \^q\(3),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => add_ln117_fu_67_p2(4),
      Q => idx_fu_22_reg(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707FFFFF707F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(9),
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => \q0_reg[7]\,
      I3 => \q0_reg[7]_0\(0),
      I4 => \ap_CS_fsm_reg[114]\(11),
      I5 => \q0_reg[7]_1\(0),
      O => \ap_CS_fsm_reg[98]\
    );
\q0[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707FFFFF707F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(3),
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => \q0_reg[7]_2\,
      I3 => \q0_reg[7]_0\(0),
      I4 => \ap_CS_fsm_reg[114]\(5),
      I5 => \q0_reg[7]_1\(0),
      O => \ap_CS_fsm_reg[22]\
    );
\ram_reg_0_15_0_0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE020000FE02"
    )
        port map (
      I0 => \^zext_ln117_reg_93_reg[3]_0\(1),
      I1 => \ap_CS_fsm_reg[114]\(4),
      I2 => \ap_CS_fsm_reg[114]\(6),
      I3 => grp_ByteXor_11151_fu_384_a_address0(1),
      I4 => \ap_CS_fsm_reg[114]\(5),
      I5 => \ram_reg_0_15_0_0_i_5__5\(1),
      O => \zext_ln117_reg_93_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE020000FE02"
    )
        port map (
      I0 => \^zext_ln117_reg_93_reg[3]_0\(2),
      I1 => \ap_CS_fsm_reg[114]\(4),
      I2 => \ap_CS_fsm_reg[114]\(6),
      I3 => grp_ByteXor_11151_fu_384_a_address0(2),
      I4 => \ap_CS_fsm_reg[114]\(5),
      I5 => \ram_reg_0_15_0_0_i_5__5\(2),
      O => \zext_ln117_reg_93_reg[2]_0\
    );
\ram_reg_0_15_0_0_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00DDDD"
    )
        port map (
      I0 => \ap_CS_fsm_reg[114]\(3),
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_4\(0),
      I4 => \q0_reg[7]_5\,
      O => p_0_in
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[114]\(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(0),
      I3 => \ap_CS_fsm_reg[114]\(0),
      I4 => \ap_CS_fsm_reg[114]\(1),
      I5 => grp_ByteXor_112_2_fu_366_a_address0(0),
      O => rin_1_address0(0)
    );
\ram_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg[114]\(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(1),
      I3 => \ap_CS_fsm_reg[114]\(0),
      I4 => \ap_CS_fsm_reg[114]\(1),
      I5 => grp_ByteXor_112_2_fu_366_a_address0(1),
      O => rin_1_address0(1)
    );
\ram_reg_0_15_0_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ap_CS_fsm_reg[114]\(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(2),
      I3 => \ap_CS_fsm_reg[114]\(0),
      I4 => \ap_CS_fsm_reg[114]\(1),
      I5 => grp_ByteXor_112_2_fu_366_a_address0(2),
      O => rin_1_address0(2)
    );
\ram_reg_0_15_0_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ap_CS_fsm_reg[114]\(3),
      I2 => grp_ByteCpy_1_fu_338_dst_address0(3),
      I3 => \ap_CS_fsm_reg[114]\(0),
      I4 => \ap_CS_fsm_reg[114]\(1),
      I5 => grp_ByteXor_112_2_fu_366_a_address0(3),
      O => rin_1_address0(3)
    );
\ram_reg_0_15_0_0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE020000FE02"
    )
        port map (
      I0 => \^zext_ln117_reg_93_reg[3]_0\(0),
      I1 => \ap_CS_fsm_reg[114]\(10),
      I2 => \ap_CS_fsm_reg[114]\(12),
      I3 => grp_ByteXor_11151_fu_384_a_address0(0),
      I4 => \ap_CS_fsm_reg[114]\(11),
      I5 => \ram_reg_0_15_0_0_i_5__5\(0),
      O => \zext_ln117_reg_93_reg[0]_0\
    );
\zext_ln117_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => \^q\(0),
      Q => \^zext_ln117_reg_93_reg[3]_0\(0),
      R => '0'
    );
\zext_ln117_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => \^q\(1),
      Q => \^zext_ln117_reg_93_reg[3]_0\(1),
      R => '0'
    );
\zext_ln117_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => \^q\(2),
      Q => \^zext_ln117_reg_93_reg[3]_0\(2),
      R => '0'
    );
\zext_ln117_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__38_n_0\,
      D => \^q\(3),
      Q => \^zext_ln117_reg_93_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_118_14 is
  port (
    \ap_CS_fsm_reg[210]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF1Xor_fu_702_src_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \add_ln117_6_reg_158_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln185_reg_429_reg[4]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_ByteCpy_118_fu_110_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_31_0_0_i_7__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_118_14 : entity is "clefia_ByteCpy_118";
end design_1_clefia_0_0_clefia_ByteCpy_118_14;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_118_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln117_6_fu_114_p2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal add_ln117_fu_98_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \add_ln185_reg_429[4]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[210]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_ap_ready : STD_LOGIC;
  signal idx_fu_320 : STD_LOGIC;
  signal \idx_fu_32[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^idx_fu_32_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[3]_i_1__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[4]_i_2__3\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__19\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__2\ : label is "soft_lutpair429";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \grp_ByteCpy_118_fu_110_ap_start_reg_i_1__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \idx_fu_32[3]_i_1__3\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \idx_fu_32[4]_i_2__3\ : label is "soft_lutpair430";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[210]\ <= \^ap_cs_fsm_reg[210]\;
  \idx_fu_32_reg[3]_0\(3 downto 0) <= \^idx_fu_32_reg[3]_0\(3 downto 0);
\add_ln117_6_reg_158[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_6_fu_114_p2(3)
    );
\add_ln117_6_reg_158[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_32_reg[3]_0\(3),
      I2 => \^idx_fu_32_reg[3]_0\(0),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(1),
      I5 => \idx_fu_32_reg__0\(4),
      O => idx_fu_320
    );
\add_ln117_6_reg_158[4]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^ap_cs_fsm_reg[210]\,
      I2 => \idx_fu_32_reg__0\(4),
      O => add_ln117_6_fu_114_p2(4)
    );
\add_ln117_6_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(0),
      Q => \add_ln117_6_reg_158_reg[4]_0\(0),
      R => '0'
    );
\add_ln117_6_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(1),
      Q => \add_ln117_6_reg_158_reg[4]_0\(1),
      R => '0'
    );
\add_ln117_6_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(2),
      Q => \add_ln117_6_reg_158_reg[4]_0\(2),
      R => '0'
    );
\add_ln117_6_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(3),
      Q => \add_ln117_6_reg_158_reg[4]_0\(3),
      R => '0'
    );
\add_ln117_6_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(4),
      Q => \add_ln117_6_reg_158_reg[4]_0\(4),
      R => '0'
    );
\add_ln185_reg_429[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \add_ln185_reg_429_reg[4]\(2),
      I1 => \add_ln185_reg_429_reg[4]\(4),
      I2 => \add_ln185_reg_429_reg[4]\(3),
      I3 => \add_ln185_reg_429_reg[4]\(8),
      I4 => \add_ln185_reg_429[4]_i_2_n_0\,
      O => \^ap_cs_fsm_reg[210]\
    );
\add_ln185_reg_429[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \add_ln185_reg_429_reg[4]\(7),
      I1 => \add_ln185_reg_429_reg[4]\(6),
      I2 => \add_ln185_reg_429_reg[4]\(5),
      I3 => \add_ln185_reg_429_reg[4]\(9),
      I4 => \add_ln185_reg_429_reg[4]\(0),
      I5 => \add_ln185_reg_429_reg[4]\(1),
      O => \add_ln185_reg_429[4]_i_2_n_0\
    );
\ap_CS_fsm[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_ready,
      I1 => ap_CS_fsm_state1,
      I2 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(1),
      I4 => \idx_fu_32_reg__0\(4),
      I5 => \^q\(0),
      O => grp_ByteCpy_118_fu_110_ap_ready
    );
\ap_CS_fsm[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \idx_fu_32_reg__0\(4),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(0),
      I5 => \^idx_fu_32_reg[3]_0\(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__4\(0),
      I1 => \ram_reg_0_31_0_0_i_7__4\(1),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I4 => grp_ByteCpy_118_fu_110_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_ready,
      I1 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => \ram_reg_0_31_0_0_i_7__4\(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SR(0)
    );
\grp_ByteCpy_118_fu_110_ap_start_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__4\(0),
      I1 => grp_ByteCpy_118_fu_110_ap_ready,
      I2 => grp_ByteCpy_118_fu_110_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\idx_fu_32[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      O => \idx_fu_32[0]_i_1__3_n_0\
    );
\idx_fu_32[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      O => add_ln117_fu_98_p2(1)
    );
\idx_fu_32[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      O => add_ln117_fu_98_p2(2)
    );
\idx_fu_32[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(1),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_fu_98_p2(3)
    );
\idx_fu_32[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm1
    );
\idx_fu_32[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(2),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      I4 => \idx_fu_32_reg__0\(4),
      O => add_ln117_fu_98_p2(4)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \idx_fu_32[0]_i_1__3_n_0\,
      Q => \^idx_fu_32_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(1),
      Q => \^idx_fu_32_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(2),
      Q => \^idx_fu_32_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(3),
      Q => \^idx_fu_32_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(4),
      Q => \idx_fu_32_reg__0\(4),
      R => ap_NS_fsm1
    );
\ram_reg_0_31_0_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBB8BB88888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__4_0\(0),
      I1 => \ram_reg_0_31_0_0_i_7__4\(2),
      I2 => \^idx_fu_32_reg[3]_0\(3),
      I3 => \idx_fu_32_reg__0\(4),
      I4 => \ram_reg_0_31_0_0_i_7__4\(1),
      I5 => \^ap_cs_fsm_reg[210]\,
      O => grp_ClefiaF1Xor_fu_702_src_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_118_17 is
  port (
    fin_3_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[45]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \add_ln117_6_reg_158_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0_0_i_7_0 : in STD_LOGIC;
    ram_reg_0_31_0_0_i_7_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0_0_i_7_2 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_src_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_ByteCpy_118_fu_110_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_15__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_31_0_0_i_15__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_118_17 : entity is "clefia_ByteCpy_118";
end design_1_clefia_0_0_clefia_ByteCpy_118_17;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_118_17 is
  signal add_ln117_6_fu_114_p2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal add_ln117_fu_98_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \add_ln185_reg_429[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[45]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_ap_ready : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_src_address0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal idx_fu_320 : STD_LOGIC;
  signal \idx_fu_32[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^idx_fu_32_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ram_reg_0_31_0_0_i_15__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[4]_i_2__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair362";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_118_fu_110_ap_start_reg_i_1 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \idx_fu_32[3]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \idx_fu_32[4]_i_2__0\ : label is "soft_lutpair363";
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  \ap_CS_fsm_reg[45]\ <= \^ap_cs_fsm_reg[45]\;
  \idx_fu_32_reg[3]_0\(3 downto 0) <= \^idx_fu_32_reg[3]_0\(3 downto 0);
\add_ln117_6_reg_158[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_6_fu_114_p2(3)
    );
\add_ln117_6_reg_158[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(3),
      I2 => \^idx_fu_32_reg[3]_0\(0),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(1),
      I5 => \idx_fu_32_reg__0\(4),
      O => idx_fu_320
    );
\add_ln117_6_reg_158[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^ap_cs_fsm_reg[45]\,
      I2 => \idx_fu_32_reg__0\(4),
      O => add_ln117_6_fu_114_p2(4)
    );
\add_ln117_6_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(0),
      Q => \add_ln117_6_reg_158_reg[4]_0\(0),
      R => '0'
    );
\add_ln117_6_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(1),
      Q => \add_ln117_6_reg_158_reg[4]_0\(1),
      R => '0'
    );
\add_ln117_6_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(2),
      Q => \add_ln117_6_reg_158_reg[4]_0\(2),
      R => '0'
    );
\add_ln117_6_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(3),
      Q => \add_ln117_6_reg_158_reg[4]_0\(3),
      R => '0'
    );
\add_ln117_6_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(4),
      Q => \add_ln117_6_reg_158_reg[4]_0\(4),
      R => '0'
    );
\add_ln185_reg_429[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(8),
      I3 => Q(9),
      I4 => \add_ln185_reg_429[4]_i_2__0_n_0\,
      O => \^ap_cs_fsm_reg[45]\
    );
\add_ln185_reg_429[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(7),
      O => \add_ln185_reg_429[4]_i_2__0_n_0\
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_ready,
      I1 => ap_CS_fsm_state1,
      I2 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(1),
      I4 => \idx_fu_32_reg__0\(4),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => grp_ByteCpy_118_fu_110_ap_ready
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \idx_fu_32_reg__0\(4),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(0),
      I5 => \^idx_fu_32_reg[3]_0\(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__1_0\(0),
      I1 => \ram_reg_0_31_0_0_i_15__1_0\(1),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I4 => grp_ByteCpy_118_fu_110_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_ready,
      I1 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => \ram_reg_0_31_0_0_i_15__1_0\(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => SR(0)
    );
grp_ByteCpy_118_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__1_0\(0),
      I1 => grp_ByteCpy_118_fu_110_ap_ready,
      I2 => grp_ByteCpy_118_fu_110_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\idx_fu_32[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      O => \idx_fu_32[0]_i_1__0_n_0\
    );
\idx_fu_32[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      O => add_ln117_fu_98_p2(1)
    );
\idx_fu_32[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      O => add_ln117_fu_98_p2(2)
    );
\idx_fu_32[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(1),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_fu_98_p2(3)
    );
\idx_fu_32[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_110_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm1
    );
\idx_fu_32[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(2),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      I4 => \idx_fu_32_reg__0\(4),
      O => add_ln117_fu_98_p2(4)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \idx_fu_32[0]_i_1__0_n_0\,
      Q => \^idx_fu_32_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(1),
      Q => \^idx_fu_32_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(2),
      Q => \^idx_fu_32_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(3),
      Q => \^idx_fu_32_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(4),
      Q => \idx_fu_32_reg__0\(4),
      R => ap_NS_fsm1
    );
\ram_reg_0_31_0_0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_address0(4),
      I1 => ram_reg_0_31_0_0_i_7_0,
      I2 => ram_reg_0_31_0_0_i_7_1(0),
      I3 => ram_reg_0_31_0_0_i_7_2,
      I4 => grp_ClefiaF0Xor_2_fu_504_src_address0(0),
      O => \ram_reg_0_31_0_0_i_15__1_n_0\
    );
ram_reg_0_31_0_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBB8BB88888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__1_1\(0),
      I1 => \ram_reg_0_31_0_0_i_15__1_0\(2),
      I2 => \^idx_fu_32_reg[3]_0\(3),
      I3 => \idx_fu_32_reg__0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__1_0\(1),
      I5 => \^ap_cs_fsm_reg[45]\,
      O => grp_ClefiaF1Xor_1_fu_543_src_address0(4)
    );
ram_reg_0_31_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__1_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      O => fin_3_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_118_20 is
  port (
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    clefia_s0_ce0_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_src_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \add_ln117_6_reg_158_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0[7]_i_3__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[7]_i_3__2_0\ : in STD_LOGIC;
    \add_ln162_reg_397_reg[4]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_ByteCpy_118_fu_106_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_15__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_118_20 : entity is "clefia_ByteCpy_118";
end design_1_clefia_0_0_clefia_ByteCpy_118_20;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_118_20 is
  signal add_ln117_6_fu_114_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln117_fu_98_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \add_ln162_reg_397[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_dst_we0 : STD_LOGIC;
  signal idx_fu_320 : STD_LOGIC;
  signal \idx_fu_32[0]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_32_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[4]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair331";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_118_fu_106_ap_start_reg_i_1 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \idx_fu_32[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \idx_fu_32[4]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_24 : label is "soft_lutpair330";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  \idx_fu_32_reg[3]_0\(3 downto 0) <= \^idx_fu_32_reg[3]_0\(3 downto 0);
\add_ln117_6_reg_158[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(3),
      I2 => \^idx_fu_32_reg[3]_0\(0),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(1),
      I5 => \idx_fu_32_reg__0\(4),
      O => idx_fu_320
    );
\add_ln117_6_reg_158[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_32_reg__0\(4),
      I1 => \^ap_cs_fsm_reg[7]\,
      O => add_ln117_6_fu_114_p2(4)
    );
\add_ln117_6_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(0),
      Q => \add_ln117_6_reg_158_reg[4]_0\(0),
      R => '0'
    );
\add_ln117_6_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(1),
      Q => \add_ln117_6_reg_158_reg[4]_0\(1),
      R => '0'
    );
\add_ln117_6_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(2),
      Q => \add_ln117_6_reg_158_reg[4]_0\(2),
      R => '0'
    );
\add_ln117_6_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(3),
      Q => \add_ln117_6_reg_158_reg[4]_0\(3),
      R => '0'
    );
\add_ln117_6_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(4),
      Q => \add_ln117_6_reg_158_reg[4]_0\(4),
      R => '0'
    );
\add_ln162_reg_397[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \add_ln162_reg_397_reg[4]\(0),
      I1 => \add_ln162_reg_397_reg[4]\(1),
      I2 => \add_ln162_reg_397_reg[4]\(2),
      I3 => \add_ln162_reg_397_reg[4]\(3),
      I4 => \add_ln162_reg_397[4]_i_2__0_n_0\,
      O => \^ap_cs_fsm_reg[7]\
    );
\add_ln162_reg_397[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \add_ln162_reg_397_reg[4]\(4),
      I1 => \add_ln162_reg_397_reg[4]\(5),
      I2 => \add_ln162_reg_397_reg[4]\(6),
      I3 => \add_ln162_reg_397_reg[4]\(7),
      I4 => \add_ln162_reg_397_reg[4]\(9),
      I5 => \add_ln162_reg_397_reg[4]\(8),
      O => \add_ln162_reg_397[4]_i_2__0_n_0\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => ap_CS_fsm_state1,
      I2 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_106_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \idx_fu_32_reg__0\(4),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(0),
      I5 => \^idx_fu_32_reg[3]_0\(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I4 => grp_ByteCpy_118_fu_106_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(1),
      I4 => \idx_fu_32_reg__0\(4),
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => grp_ByteCpy_118_fu_106_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteCpy_118_fu_106_dst_we0,
      R => SR(0)
    );
grp_ByteCpy_118_fu_106_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ByteCpy_118_fu_106_ap_ready,
      I2 => grp_ByteCpy_118_fu_106_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\idx_fu_32[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      O => \idx_fu_32[0]_i_1_n_0\
    );
\idx_fu_32[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      O => add_ln117_fu_98_p2(1)
    );
\idx_fu_32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      O => add_ln117_fu_98_p2(2)
    );
\idx_fu_32[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(1),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_fu_98_p2(3)
    );
\idx_fu_32[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm1
    );
\idx_fu_32[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(2),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      I4 => \idx_fu_32_reg__0\(4),
      O => add_ln117_fu_98_p2(4)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \idx_fu_32[0]_i_1_n_0\,
      Q => \^idx_fu_32_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(1),
      Q => \^idx_fu_32_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(2),
      Q => \^idx_fu_32_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(3),
      Q => \^idx_fu_32_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(4),
      Q => \idx_fu_32_reg__0\(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_dst_we0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \q0[7]_i_3__2\(0),
      I4 => \q0[7]_i_3__2_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
q0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => Q(1),
      I4 => ap_NS_fsm10_out,
      O => clefia_s0_ce0_0
    );
ram_reg_0_31_0_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__1\(0),
      I1 => Q(2),
      I2 => \idx_fu_32_reg__0\(4),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[7]\,
      O => grp_ClefiaF0Xor_2_fu_504_src_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_118_24 is
  port (
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_dst_offset1 : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_src_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln117_6_reg_158_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteCpy_118_fu_106_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_2__2_0\ : in STD_LOGIC;
    \add_ln162_reg_397_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln162_reg_397_reg[4]_0\ : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_15__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_118_24 : entity is "clefia_ByteCpy_118";
end design_1_clefia_0_0_clefia_ByteCpy_118_24;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_118_24 is
  signal add_ln117_6_fu_114_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln117_fu_98_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_dst_we0 : STD_LOGIC;
  signal \^grp_clefiaf0xor_1_fu_663_dst_offset1\ : STD_LOGIC;
  signal idx_fu_320 : STD_LOGIC;
  signal \idx_fu_32[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^idx_fu_32_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_6_reg_158[4]_i_2__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__15\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair298";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \grp_ByteCpy_118_fu_106_ap_start_reg_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \idx_fu_32[3]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \idx_fu_32[4]_i_2__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_21__0\ : label is "soft_lutpair297";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  grp_ClefiaF0Xor_1_fu_663_dst_offset1 <= \^grp_clefiaf0xor_1_fu_663_dst_offset1\;
  \idx_fu_32_reg[3]_0\(3 downto 0) <= \^idx_fu_32_reg[3]_0\(3 downto 0);
\add_ln117_6_reg_158[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(3),
      I2 => \^idx_fu_32_reg[3]_0\(0),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(1),
      I5 => \idx_fu_32_reg__0\(4),
      O => idx_fu_320
    );
\add_ln117_6_reg_158[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_32_reg__0\(4),
      I1 => \^grp_clefiaf0xor_1_fu_663_dst_offset1\,
      O => add_ln117_6_fu_114_p2(4)
    );
\add_ln117_6_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(0),
      Q => \add_ln117_6_reg_158_reg[4]_0\(0),
      R => '0'
    );
\add_ln117_6_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(1),
      Q => \add_ln117_6_reg_158_reg[4]_0\(1),
      R => '0'
    );
\add_ln117_6_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(2),
      Q => \add_ln117_6_reg_158_reg[4]_0\(2),
      R => '0'
    );
\add_ln117_6_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \^idx_fu_32_reg[3]_0\(3),
      Q => \add_ln117_6_reg_158_reg[4]_0\(3),
      R => '0'
    );
\add_ln117_6_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_6_fu_114_p2(4),
      Q => \add_ln117_6_reg_158_reg[4]_0\(4),
      R => '0'
    );
\add_ln162_reg_397[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \add_ln162_reg_397_reg[4]\(0),
      I1 => \add_ln162_reg_397_reg[4]_0\,
      I2 => \add_ln162_reg_397_reg[4]\(1),
      I3 => \add_ln162_reg_397_reg[4]\(3),
      I4 => \add_ln162_reg_397_reg[4]\(2),
      O => \^grp_clefiaf0xor_1_fu_663_dst_offset1\
    );
\ap_CS_fsm[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => ap_CS_fsm_state1,
      I2 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_106_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \idx_fu_32_reg__0\(4),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(2),
      I4 => \^idx_fu_32_reg[3]_0\(0),
      I5 => \^idx_fu_32_reg[3]_0\(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I4 => grp_ByteCpy_118_fu_106_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteCpy_118_fu_106_dst_we0,
      R => SR(0)
    );
dst2_02_fu_46_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(3),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(1),
      I4 => \idx_fu_32_reg__0\(4),
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => grp_ByteCpy_118_fu_106_ap_ready
    );
dst2_02_fu_46_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_ready,
      I1 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      I3 => Q(1),
      I4 => ap_NS_fsm10_out,
      O => clefia_s0_ce0
    );
\grp_ByteCpy_118_fu_106_ap_start_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ByteCpy_118_fu_106_ap_ready,
      I2 => grp_ByteCpy_118_fu_106_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\idx_fu_32[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      O => \idx_fu_32[0]_i_1__2_n_0\
    );
\idx_fu_32[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      O => add_ln117_fu_98_p2(1)
    );
\idx_fu_32[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(0),
      I1 => \^idx_fu_32_reg[3]_0\(1),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      O => add_ln117_fu_98_p2(2)
    );
\idx_fu_32[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(1),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(2),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      O => add_ln117_fu_98_p2(3)
    );
\idx_fu_32[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm1
    );
\idx_fu_32[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^idx_fu_32_reg[3]_0\(2),
      I1 => \^idx_fu_32_reg[3]_0\(0),
      I2 => \^idx_fu_32_reg[3]_0\(1),
      I3 => \^idx_fu_32_reg[3]_0\(3),
      I4 => \idx_fu_32_reg__0\(4),
      O => add_ln117_fu_98_p2(4)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => \idx_fu_32[0]_i_1__2_n_0\,
      Q => \^idx_fu_32_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(1),
      Q => \^idx_fu_32_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(2),
      Q => \^idx_fu_32_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(3),
      Q => \^idx_fu_32_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_320,
      D => add_ln117_fu_98_p2(4),
      Q => \idx_fu_32_reg__0\(4),
      R => ap_NS_fsm1
    );
\ram_reg_0_31_0_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__3\(0),
      I1 => Q(2),
      I2 => \idx_fu_32_reg__0\(4),
      I3 => Q(1),
      I4 => \^grp_clefiaf0xor_1_fu_663_dst_offset1\,
      O => grp_ClefiaF0Xor_1_fu_663_src_address0(0)
    );
\ram_reg_0_31_0_0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_106_dst_we0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ram_reg_0_31_0_0_i_2__2\(0),
      I4 => \ram_reg_0_31_0_0_i_2__2_0\,
      O => \ap_CS_fsm_reg[2]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_119 is
  port (
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln117_4_reg_152_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[114]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[113]\ : out STD_LOGIC;
    \idx_fu_40_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[116]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[116]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_0\ : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_2\ : out STD_LOGIC;
    \p_0_in__3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_40_reg[1]\ : out STD_LOGIC;
    \idx_fu_40_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[116]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[116]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[35]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln197_reg_1350 : in STD_LOGIC;
    \dec12_i_i_in_fu_178_reg[31]\ : in STD_LOGIC;
    \dec12_i_i14_in_fu_186_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln234_reg_1506 : in STD_LOGIC;
    \dec12_i_i14_in_fu_186_reg[31]_0\ : in STD_LOGIC;
    icmp_ln234_fu_1199_p2 : in STD_LOGIC;
    icmp_ln197_fu_876_p2 : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC;
    idx_fu_40 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC;
    \q0_reg[7]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_11\ : in STD_LOGIC;
    \q0_reg[7]_12\ : in STD_LOGIC;
    \q0_reg[7]_13\ : in STD_LOGIC;
    \q0_reg[7]_14\ : in STD_LOGIC;
    grp_ByteXor_143_fu_475_a_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_17\ : in STD_LOGIC;
    \q0_reg[7]_18\ : in STD_LOGIC;
    \q0_reg[7]_19\ : in STD_LOGIC;
    \q0_reg[7]_20\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_15_0_0_i_6__7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_119_fu_491_ap_start_reg_reg : in STD_LOGIC;
    grp_ByteCpy_119_fu_491_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ByteCpy_119_fu_491_ap_start_reg : in STD_LOGIC;
    grp_ByteCpy_119_fu_491_dst_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec12_i_i14_in_fu_186_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_119 : entity is "clefia_ByteCpy_119";
end design_1_clefia_0_0_clefia_ByteCpy_119;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_119 is
  signal add_ln117_4_fu_108_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \add_ln117_4_reg_152[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \add_ln117_4_reg_152[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \add_ln117_4_reg_152[3]_i_5__0_n_0\ : STD_LOGIC;
  signal add_ln117_fu_92_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_ap_done : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_119_fu_491_dst_ce0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_src_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteCpy_119_fu_491_src_ce0 : STD_LOGIC;
  signal icmp_ln116_fu_87_p2 : STD_LOGIC;
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30[0]_i_1__4_n_0\ : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \q0[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \q0[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \q0[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \q0[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_10__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_10__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_11__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_12__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_12__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_13__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_15__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_8__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_8__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_4_reg_152[3]_i_4__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln117_4_reg_152[3]_i_5__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__43\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[108]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[109]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[112]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_CS_fsm[113]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_CS_fsm[114]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[115]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[115]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__36\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1__0\ : label is "soft_lutpair39";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \dec12_i_i14_in_fu_186[31]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dec12_i_i_in_fu_178[31]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_11__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_12__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_15__4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_7__4\ : label is "soft_lutpair47";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[1]_2\(0) <= \^ap_cs_fsm_reg[1]_2\(0);
\add_ln117_4_reg_152[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_30_reg(2),
      I1 => grp_ByteCpy_119_fu_491_dst_offset(0),
      O => add_ln117_4_fu_108_p2(2)
    );
\add_ln117_4_reg_152[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_ce0,
      I1 => icmp_ln116_fu_87_p2,
      O => idx_fu_300
    );
\add_ln117_4_reg_152[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"676767649898989B"
    )
        port map (
      I0 => idx_fu_30_reg(2),
      I1 => \add_ln117_4_reg_152[3]_i_4__0_n_0\,
      I2 => \add_ln117_4_reg_152[3]_i_5__0_n_0\,
      I3 => Q(7),
      I4 => Q(18),
      I5 => idx_fu_30_reg(3),
      O => \add_ln117_4_reg_152[3]_i_2__1_n_0\
    );
\add_ln117_4_reg_152[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A90000"
    )
        port map (
      I0 => idx_fu_30_reg(3),
      I1 => Q(7),
      I2 => \add_ln117_4_reg_152[3]_i_4__0_n_0\,
      I3 => grp_ByteCpy_119_fu_491_src_address0(0),
      I4 => idx_fu_30_reg(2),
      I5 => grp_ByteCpy_119_fu_491_src_address0(1),
      O => icmp_ln116_fu_87_p2
    );
\add_ln117_4_reg_152[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(20),
      I1 => icmp_ln234_reg_1506,
      I2 => \dec12_i_i14_in_fu_186_reg[31]_0\,
      O => \add_ln117_4_reg_152[3]_i_4__0_n_0\
    );
\add_ln117_4_reg_152[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(9),
      I1 => icmp_ln197_reg_1350,
      I2 => \dec12_i_i_in_fu_178_reg[31]\,
      O => \add_ln117_4_reg_152[3]_i_5__0_n_0\
    );
\add_ln117_4_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => grp_ByteCpy_119_fu_491_src_address0(0),
      Q => grp_ByteCpy_119_fu_491_dst_address0(0),
      R => '0'
    );
\add_ln117_4_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => grp_ByteCpy_119_fu_491_src_address0(1),
      Q => grp_ByteCpy_119_fu_491_dst_address0(1),
      R => '0'
    );
\add_ln117_4_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_4_fu_108_p2(2),
      Q => grp_ByteCpy_119_fu_491_dst_address0(2),
      R => '0'
    );
\add_ln117_4_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \add_ln117_4_reg_152[3]_i_2__1_n_0\,
      Q => grp_ByteCpy_119_fu_491_dst_address0(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_119_fu_491_ap_start_reg,
      I3 => grp_ByteCpy_119_fu_491_src_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(14),
      I1 => grp_ByteCpy_119_fu_491_ap_done,
      I2 => Q(15),
      O => D(6)
    );
\ap_CS_fsm[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_done,
      I1 => Q(15),
      O => D(7)
    );
\ap_CS_fsm[112]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => icmp_ln234_fu_1199_p2,
      I1 => Q(17),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => Q(18),
      O => D(8)
    );
\ap_CS_fsm[113]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_done,
      I1 => Q(18),
      O => D(9)
    );
\ap_CS_fsm[114]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln234_reg_1506,
      I4 => \dec12_i_i14_in_fu_186_reg[31]_0\,
      O => \ap_CS_fsm_reg[113]\
    );
\ap_CS_fsm[115]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4440"
    )
        port map (
      I0 => \dec12_i_i14_in_fu_186_reg[31]\(0),
      I1 => Q(20),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln234_reg_1506,
      I4 => \dec12_i_i14_in_fu_186_reg[31]_0\,
      O => D(10)
    );
\ap_CS_fsm[115]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_ready,
      I1 => grp_ByteCpy_119_fu_491_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => grp_ByteCpy_119_fu_491_ap_done
    );
\ap_CS_fsm[1]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_ce0,
      I1 => grp_ByteCpy_119_fu_491_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_119_fu_491_dst_ce0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008880"
    )
        port map (
      I0 => CO(0),
      I1 => Q(9),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln197_reg_1350,
      I4 => \dec12_i_i_in_fu_178_reg[31]\,
      I5 => SR(0),
      O => E(0)
    );
\ap_CS_fsm[2]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_ce0,
      I1 => grp_ByteCpy_119_fu_491_ap_ready,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln116_fu_87_p2,
      I1 => grp_ByteCpy_119_fu_491_src_ce0,
      O => grp_ByteCpy_119_fu_491_ap_ready
    );
\ap_CS_fsm[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ByteCpy_119_fu_491_ap_done,
      I2 => Q(4),
      O => D(0)
    );
\ap_CS_fsm[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ByteCpy_119_fu_491_ap_done,
      O => D(1)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => icmp_ln197_fu_876_p2,
      I1 => Q(6),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => Q(7),
      O => D(2)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_done,
      I1 => Q(7),
      O => D(3)
    );
\ap_CS_fsm[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln197_reg_1350,
      I4 => \dec12_i_i_in_fu_178_reg[31]\,
      O => \ap_CS_fsm_reg[37]\
    );
\ap_CS_fsm[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4440"
    )
        port map (
      I0 => CO(0),
      I1 => Q(9),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln197_reg_1350,
      I4 => \dec12_i_i_in_fu_178_reg[31]\,
      O => D(4)
    );
\ap_CS_fsm[99]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008880"
    )
        port map (
      I0 => \dec12_i_i14_in_fu_186_reg[31]\(0),
      I1 => Q(20),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln234_reg_1506,
      I4 => \dec12_i_i14_in_fu_186_reg[31]_0\,
      I5 => \dec12_i_i14_in_fu_186_reg[0]\(0),
      O => D(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteCpy_119_fu_491_src_ce0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteCpy_119_fu_491_dst_ce0,
      R => ap_rst_n_inv
    );
\dec12_i_i14_in_fu_186[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => \dec12_i_i14_in_fu_186_reg[31]\(0),
      I1 => Q(20),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln234_reg_1506,
      I4 => \dec12_i_i14_in_fu_186_reg[31]_0\,
      O => \ap_CS_fsm_reg[114]\(0)
    );
\dec12_i_i_in_fu_178[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => CO(0),
      I1 => Q(9),
      I2 => grp_ByteCpy_119_fu_491_ap_done,
      I3 => icmp_ln197_reg_1350,
      I4 => \dec12_i_i_in_fu_178_reg[31]\,
      O => E(1)
    );
grp_ByteCpy_119_fu_491_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFDFCFCFFFC"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_ready,
      I1 => grp_ByteCpy_119_fu_491_ap_start_reg_reg,
      I2 => grp_ByteCpy_119_fu_491_ap_start_reg_reg_0,
      I3 => Q(6),
      I4 => icmp_ln197_fu_876_p2,
      I5 => grp_ByteCpy_119_fu_491_ap_start_reg,
      O => \ap_CS_fsm_reg[35]\
    );
\idx_fu_30[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(0),
      O => \idx_fu_30[0]_i_1__4_n_0\
    );
\idx_fu_30[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(0),
      I1 => grp_ByteCpy_119_fu_491_src_address0(1),
      O => add_ln117_fu_92_p2(1)
    );
\idx_fu_30[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(0),
      I1 => grp_ByteCpy_119_fu_491_src_address0(1),
      I2 => idx_fu_30_reg(2),
      O => add_ln117_fu_92_p2(2)
    );
\idx_fu_30[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(1),
      I1 => grp_ByteCpy_119_fu_491_src_address0(0),
      I2 => idx_fu_30_reg(2),
      I3 => idx_fu_30_reg(3),
      O => add_ln117_fu_92_p2(3)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \idx_fu_30[0]_i_1__4_n_0\,
      Q => grp_ByteCpy_119_fu_491_src_address0(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(1),
      Q => grp_ByteCpy_119_fu_491_src_address0(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(2),
      Q => idx_fu_30_reg(2),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(3),
      Q => idx_fu_30_reg(3),
      R => ap_NS_fsm1
    );
\q0[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAFEEAAEEAAEEAA"
    )
        port map (
      I0 => \q0[7]_i_2__8_n_0\,
      I1 => grp_ByteCpy_119_fu_491_src_ce0,
      I2 => \q0_reg[7]_11\,
      I3 => Q(4),
      I4 => \q0_reg[7]\,
      I5 => \q0_reg[7]_12\,
      O => \^ap_cs_fsm_reg[1]_0\(0)
    );
\q0[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8BBB8"
    )
        port map (
      I0 => \q0_reg[7]_16\(0),
      I1 => Q(10),
      I2 => grp_ByteCpy_119_fu_491_src_ce0,
      I3 => \q0_reg[7]\,
      I4 => \q0[7]_i_2__11_n_0\,
      O => \ap_CS_fsm_reg[1]_1\(0)
    );
\q0[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAFEEEEAAAA"
    )
        port map (
      I0 => \q0[7]_i_2__9_n_0\,
      I1 => grp_ByteCpy_119_fu_491_src_ce0,
      I2 => \q0_reg[7]_17\,
      I3 => \q0_reg[7]_3\,
      I4 => Q(15),
      I5 => \q0_reg[7]_18\,
      O => \^ap_cs_fsm_reg[1]_2\(0)
    );
\q0[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \q0_reg[7]_16\(0),
      I1 => Q(21),
      I2 => grp_ByteCpy_119_fu_491_src_ce0,
      I3 => \q0_reg[7]_3\,
      I4 => \q0[7]_i_2__12_n_0\,
      O => \ap_CS_fsm_reg[1]_3\(0)
    );
\q0[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777444447777777"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_ce0,
      I1 => Q(4),
      I2 => Q(1),
      I3 => \q0_reg[7]_21\(0),
      I4 => \q0_reg[7]_12\,
      I5 => \q0_reg[7]_15\(1),
      O => \q0[7]_i_2__11_n_0\
    );
\q0[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777444447777777"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_ce0,
      I1 => Q(15),
      I2 => Q(12),
      I3 => \q0_reg[7]_21\(0),
      I4 => \q0_reg[7]_18\,
      I5 => \q0_reg[7]_15\(1),
      O => \q0[7]_i_2__12_n_0\
    );
\q0[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FC00AAAA"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_ce0,
      I1 => Q(5),
      I2 => Q(2),
      I3 => \q0_reg[7]_15\(0),
      I4 => \q0_reg[7]\,
      I5 => Q(4),
      O => \q0[7]_i_2__8_n_0\
    );
\q0[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000FC00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_ce0,
      I1 => Q(16),
      I2 => Q(13),
      I3 => \q0_reg[7]_15\(0),
      I4 => Q(15),
      I5 => \q0_reg[7]_3\,
      O => \q0[7]_i_2__9_n_0\
    );
\ram_reg_0_15_0_0_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(1),
      I1 => Q(15),
      I2 => grp_ByteCpy_119_fu_491_dst_address0(1),
      I3 => \q0_reg[7]_3\,
      O => \ram_reg_0_15_0_0_i_10__4_n_0\
    );
\ram_reg_0_15_0_0_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(2),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__7_0\(2),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(2),
      O => \ram_reg_0_15_0_0_i_10__6_n_0\
    );
\ram_reg_0_15_0_0_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(2),
      I1 => Q(15),
      I2 => \ram_reg_0_15_0_0_i_6__7_0\(2),
      I3 => Q(13),
      I4 => Q(16),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(2),
      O => \ram_reg_0_15_0_0_i_10__7_n_0\
    );
\ram_reg_0_15_0_0_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A6"
    )
        port map (
      I0 => idx_fu_30_reg(2),
      I1 => Q(7),
      I2 => grp_ByteCpy_119_fu_491_dst_offset(0),
      I3 => Q(18),
      O => grp_ByteCpy_119_fu_491_src_address0(2)
    );
\ram_reg_0_15_0_0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FC00AAAA"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(1),
      I1 => Q(5),
      I2 => Q(2),
      I3 => grp_ByteXor_143_fu_475_a_address0(1),
      I4 => \q0_reg[7]\,
      I5 => Q(4),
      O => \ram_reg_0_15_0_0_i_11__4_n_0\
    );
\ram_reg_0_15_0_0_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFCAAAA0300"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(3),
      I1 => Q(13),
      I2 => Q(16),
      I3 => \ram_reg_0_15_0_0_i_6__7_0\(3),
      I4 => Q(15),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(3),
      O => \ram_reg_0_15_0_0_i_11__6_n_0\
    );
\ram_reg_0_15_0_0_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(2),
      I1 => Q(15),
      I2 => grp_ByteCpy_119_fu_491_dst_address0(2),
      I3 => \q0_reg[7]_3\,
      O => \ram_reg_0_15_0_0_i_12__4_n_0\
    );
\ram_reg_0_15_0_0_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(3),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__7_0\(3),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(3),
      O => \ram_reg_0_15_0_0_i_12__6_n_0\
    );
\ram_reg_0_15_0_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => \q0_reg[7]\,
      I2 => grp_ByteCpy_119_fu_491_dst_address0(2),
      I3 => Q(4),
      I4 => grp_ByteCpy_119_fu_491_src_address0(2),
      O => \ram_reg_0_15_0_0_i_13__3_n_0\
    );
\ram_reg_0_15_0_0_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9B84647"
    )
        port map (
      I0 => idx_fu_30_reg(2),
      I1 => Q(18),
      I2 => grp_ByteCpy_119_fu_491_dst_offset(0),
      I3 => Q(7),
      I4 => idx_fu_30_reg(3),
      O => \ram_reg_0_15_0_0_i_15__4_n_0\
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2220000"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_ce0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_10\(0),
      I3 => Q(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \p_0_in__1\
    );
\ram_reg_0_15_0_0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB8"
    )
        port map (
      I0 => \q0_reg[7]_16\(0),
      I1 => Q(10),
      I2 => grp_ByteCpy_119_fu_491_src_ce0,
      I3 => \q0_reg[7]\,
      I4 => \q0[7]_i_2__11_n_0\,
      O => \p_0_in__4\
    );
\ram_reg_0_15_0_0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \q0_reg[7]_10\(0),
      I1 => Q(11),
      I2 => \q0_reg[7]_3\,
      I3 => grp_ByteCpy_119_fu_491_dst_ce0,
      I4 => \^ap_cs_fsm_reg[1]_2\(0),
      O => \p_0_in__3\
    );
\ram_reg_0_15_0_0_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B8BB"
    )
        port map (
      I0 => \q0_reg[7]_16\(0),
      I1 => Q(21),
      I2 => grp_ByteCpy_119_fu_491_src_ce0,
      I3 => \q0_reg[7]_3\,
      I4 => \q0[7]_i_2__12_n_0\,
      O => \p_0_in__5\
    );
\ram_reg_0_15_0_0_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_15_0_0_i_9__4_n_0\,
      I1 => \q0_reg[7]_14\,
      O => address0(0),
      S => \q0_reg[7]_5\
    );
\ram_reg_0_15_0_0_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_8__5_n_0\,
      I1 => \q0_reg[7]\,
      I2 => Q(10),
      I3 => \q0_reg[7]_9\(0),
      I4 => grp_ByteCpy_119_fu_491_src_address0(0),
      O => \ap_CS_fsm_reg[40]_1\
    );
\ram_reg_0_15_0_0_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAAEEAAF0AA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_7__4_n_0\,
      I1 => grp_ByteXor_143_fu_475_a_address0(0),
      I2 => \q0_reg[7]_20\,
      I3 => \q0_reg[7]_8\,
      I4 => Q(16),
      I5 => Q(13),
      O => \idx_fu_40_reg[0]\
    );
\ram_reg_0_15_0_0_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_8__6_n_0\,
      I1 => Q(21),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_9\(0),
      I4 => grp_ByteCpy_119_fu_491_src_address0(0),
      O => \ap_CS_fsm_reg[116]_1\
    );
\ram_reg_0_15_0_0_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_9__6_n_0\,
      I1 => Q(21),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_9\(1),
      I4 => grp_ByteCpy_119_fu_491_src_address0(1),
      O => \ap_CS_fsm_reg[116]_2\
    );
\ram_reg_0_15_0_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAEEAAEEAAEEAA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_11__4_n_0\,
      I1 => grp_ByteCpy_119_fu_491_src_address0(1),
      I2 => \q0_reg[7]_13\,
      I3 => Q(4),
      I4 => \q0_reg[7]\,
      I5 => \q0_reg[7]_12\,
      O => address0(1)
    );
\ram_reg_0_15_0_0_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_9__5_n_0\,
      I1 => \q0_reg[7]\,
      I2 => Q(10),
      I3 => \q0_reg[7]_9\(1),
      I4 => grp_ByteCpy_119_fu_491_src_address0(1),
      O => \ap_CS_fsm_reg[40]_2\
    );
\ram_reg_0_15_0_0_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAAEEAAF0AA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_10__4_n_0\,
      I1 => grp_ByteXor_143_fu_475_a_address0(1),
      I2 => \q0_reg[7]_19\,
      I3 => \q0_reg[7]_8\,
      I4 => Q(16),
      I5 => Q(13),
      O => \idx_fu_40_reg[1]\
    );
\ram_reg_0_15_0_0_i_5__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_15_0_0_i_13__3_n_0\,
      I1 => \q0_reg[7]_6\,
      O => address0(2),
      S => \q0_reg[7]_5\
    );
\ram_reg_0_15_0_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABBAABBAAF0AA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_12__4_n_0\,
      I1 => idx_fu_40(0),
      I2 => \q0_reg[7]_7\,
      I3 => \q0_reg[7]_8\,
      I4 => Q(16),
      I5 => Q(13),
      O => \idx_fu_40_reg[2]\
    );
\ram_reg_0_15_0_0_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_10__6_n_0\,
      I1 => \q0_reg[7]\,
      I2 => Q(10),
      I3 => \q0_reg[7]_9\(2),
      I4 => grp_ByteCpy_119_fu_491_src_address0(2),
      O => \ap_CS_fsm_reg[40]\
    );
\ram_reg_0_15_0_0_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_10__7_n_0\,
      I1 => Q(21),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_9\(2),
      I4 => grp_ByteCpy_119_fu_491_src_address0(2),
      O => \ap_CS_fsm_reg[116]\
    );
\ram_reg_0_15_0_0_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088B8BBB8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_15__4_n_0\,
      I1 => Q(4),
      I2 => grp_ByteCpy_119_fu_491_dst_address0(3),
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_1\,
      O => address0(3)
    );
\ram_reg_0_15_0_0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAF30A03"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(3),
      I1 => \q0_reg[7]_2\,
      I2 => Q(15),
      I3 => \q0_reg[7]_3\,
      I4 => \ram_reg_0_15_0_0_i_15__4_n_0\,
      I5 => \q0_reg[7]_4\,
      O => \add_ln117_4_reg_152_reg[3]_0\
    );
\ram_reg_0_15_0_0_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_11__6_n_0\,
      I1 => Q(21),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_9\(3),
      I4 => \ram_reg_0_15_0_0_i_15__4_n_0\,
      O => \ap_CS_fsm_reg[116]_0\
    );
\ram_reg_0_15_0_0_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_12__6_n_0\,
      I1 => \q0_reg[7]\,
      I2 => Q(10),
      I3 => \q0_reg[7]_9\(3),
      I4 => \ram_reg_0_15_0_0_i_15__4_n_0\,
      O => \ap_CS_fsm_reg[40]_0\
    );
\ram_reg_0_15_0_0_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_src_address0(0),
      I1 => Q(15),
      I2 => grp_ByteCpy_119_fu_491_dst_address0(0),
      I3 => \q0_reg[7]_3\,
      O => \ram_reg_0_15_0_0_i_7__4_n_0\
    );
\ram_reg_0_15_0_0_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(0),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__7_0\(0),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(0),
      O => \ram_reg_0_15_0_0_i_8__5_n_0\
    );
\ram_reg_0_15_0_0_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFCAAAA0300"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(0),
      I1 => Q(13),
      I2 => Q(16),
      I3 => \ram_reg_0_15_0_0_i_6__7_0\(0),
      I4 => Q(15),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(0),
      O => \ram_reg_0_15_0_0_i_8__6_n_0\
    );
\ram_reg_0_15_0_0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_a_address0(0),
      I1 => \q0_reg[7]\,
      I2 => grp_ByteCpy_119_fu_491_dst_address0(0),
      I3 => Q(4),
      I4 => grp_ByteCpy_119_fu_491_src_address0(0),
      O => \ram_reg_0_15_0_0_i_9__4_n_0\
    );
\ram_reg_0_15_0_0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(1),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__7_0\(1),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(1),
      O => \ram_reg_0_15_0_0_i_9__5_n_0\
    );
\ram_reg_0_15_0_0_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFCAAAA0300"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_491_dst_address0(1),
      I1 => Q(13),
      I2 => Q(16),
      I3 => \ram_reg_0_15_0_0_i_6__7_0\(1),
      I4 => Q(15),
      I5 => \ram_reg_0_15_0_0_i_6__7_1\(1),
      O => \ram_reg_0_15_0_0_i_9__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_119_12 is
  port (
    grp_ByteCpy_119_fu_827_src_offset : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_fu_30_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \p_0_in__6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteCpy_119_fu_827_ap_start_reg_reg : out STD_LOGIC;
    \add_ln117_4_reg_152_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_119_fu_827_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 44 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_119_fu_827_ap_start_reg0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_119_12 : entity is "clefia_ByteCpy_119";
end design_1_clefia_0_0_clefia_ByteCpy_119_12;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_119_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln117_4_reg_152[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \add_ln117_4_reg_152[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \add_ln117_4_reg_152[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln117_4_reg_152[3]_i_5_n_0\ : STD_LOGIC;
  signal add_ln117_fu_92_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_ready : STD_LOGIC;
  signal \^grp_bytecpy_119_fu_827_src_offset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30[0]_i_1__1_n_0\ : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln117_4_reg_152[3]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__31\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__28\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__25\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[347]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_CS_fsm[348]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_CS_fsm[349]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ap_CS_fsm[350]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ap_CS_fsm[355]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ap_CS_fsm[356]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ap_CS_fsm[357]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_CS_fsm[358]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_CS_fsm[363]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[364]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[365]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_CS_fsm[366]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_CS_fsm[371]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[372]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[373]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[374]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[379]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[380]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[381]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_CS_fsm[382]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_CS_fsm[387]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ap_CS_fsm[388]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ap_CS_fsm[389]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[390]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[395]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ap_CS_fsm[396]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ap_CS_fsm[397]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_CS_fsm[398]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_CS_fsm[403]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_CS_fsm[404]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_CS_fsm[405]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[406]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[411]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[412]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[413]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_CS_fsm[414]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_CS_fsm[419]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[420]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[421]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[422]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[427]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[428]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[429]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[430]_i_1\ : label is "soft_lutpair155";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_119_fu_827_ap_start_reg_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_11__7\ : label is "soft_lutpair159";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  grp_ByteCpy_119_fu_827_src_offset(0) <= \^grp_bytecpy_119_fu_827_src_offset\(0);
\add_ln117_4_reg_152[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^grp_bytecpy_119_fu_827_src_offset\(0),
      I1 => \^q\(2),
      O => \add_ln117_4_reg_152[2]_i_1__0_n_0\
    );
\add_ln117_4_reg_152[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^grp_bytecpy_119_fu_827_src_offset\(0),
      I5 => idx_fu_30_reg(3),
      O => idx_fu_300
    );
\add_ln117_4_reg_152[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^grp_bytecpy_119_fu_827_src_offset\(0),
      I2 => idx_fu_30_reg(3),
      O => \add_ln117_4_reg_152[3]_i_2__0_n_0\
    );
\add_ln117_4_reg_152[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[7]\(7),
      I1 => \q0_reg[7]\(11),
      I2 => \q0_reg[7]\(23),
      I3 => \add_ln117_4_reg_152[3]_i_4_n_0\,
      I4 => \add_ln117_4_reg_152[3]_i_5_n_0\,
      O => \^grp_bytecpy_119_fu_827_src_offset\(0)
    );
\add_ln117_4_reg_152[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[7]\(39),
      I1 => \q0_reg[7]\(15),
      I2 => \q0_reg[7]\(35),
      I3 => \q0_reg[7]\(3),
      O => \add_ln117_4_reg_152[3]_i_4_n_0\
    );
\add_ln117_4_reg_152[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[7]\(27),
      I1 => \q0_reg[7]\(19),
      I2 => \q0_reg[7]\(43),
      I3 => \q0_reg[7]\(31),
      O => \add_ln117_4_reg_152[3]_i_5_n_0\
    );
\add_ln117_4_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^q\(0),
      Q => \add_ln117_4_reg_152_reg[3]_0\(0),
      R => '0'
    );
\add_ln117_4_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^q\(1),
      Q => \add_ln117_4_reg_152_reg[3]_0\(1),
      R => '0'
    );
\add_ln117_4_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \add_ln117_4_reg_152[2]_i_1__0_n_0\,
      Q => \add_ln117_4_reg_152_reg[3]_0\(2),
      R => '0'
    );
\add_ln117_4_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \add_ln117_4_reg_152[3]_i_2__0_n_0\,
      Q => \add_ln117_4_reg_152_reg[3]_0\(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_ByteCpy_119_fu_827_ap_ready,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000400000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^grp_bytecpy_119_fu_827_src_offset\(0),
      I4 => idx_fu_30_reg(3),
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => grp_ByteCpy_119_fu_827_ap_ready
    );
\ap_CS_fsm[347]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(0),
      I4 => \q0_reg[7]\(1),
      O => D(0)
    );
\ap_CS_fsm[348]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(1),
      O => D(1)
    );
\ap_CS_fsm[349]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(2),
      I4 => \q0_reg[7]\(3),
      O => D(2)
    );
\ap_CS_fsm[350]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(3),
      O => D(3)
    );
\ap_CS_fsm[355]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(4),
      I4 => \q0_reg[7]\(5),
      O => D(4)
    );
\ap_CS_fsm[356]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(5),
      O => D(5)
    );
\ap_CS_fsm[357]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(6),
      I4 => \q0_reg[7]\(7),
      O => D(6)
    );
\ap_CS_fsm[358]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(7),
      O => D(7)
    );
\ap_CS_fsm[363]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(8),
      I4 => \q0_reg[7]\(9),
      O => D(8)
    );
\ap_CS_fsm[364]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(9),
      O => D(9)
    );
\ap_CS_fsm[365]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(10),
      I4 => \q0_reg[7]\(11),
      O => D(10)
    );
\ap_CS_fsm[366]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(11),
      O => D(11)
    );
\ap_CS_fsm[371]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(12),
      I4 => \q0_reg[7]\(13),
      O => D(12)
    );
\ap_CS_fsm[372]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(13),
      O => D(13)
    );
\ap_CS_fsm[373]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(14),
      I4 => \q0_reg[7]\(15),
      O => D(14)
    );
\ap_CS_fsm[374]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(15),
      O => D(15)
    );
\ap_CS_fsm[379]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(16),
      I4 => \q0_reg[7]\(17),
      O => D(16)
    );
\ap_CS_fsm[380]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(17),
      O => D(17)
    );
\ap_CS_fsm[381]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(18),
      I4 => \q0_reg[7]\(19),
      O => D(18)
    );
\ap_CS_fsm[382]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(19),
      O => D(19)
    );
\ap_CS_fsm[387]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(20),
      I4 => \q0_reg[7]\(21),
      O => D(20)
    );
\ap_CS_fsm[388]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(21),
      O => D(21)
    );
\ap_CS_fsm[389]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(22),
      I4 => \q0_reg[7]\(23),
      O => D(22)
    );
\ap_CS_fsm[390]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(23),
      O => D(23)
    );
\ap_CS_fsm[395]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(24),
      I4 => \q0_reg[7]\(25),
      O => D(24)
    );
\ap_CS_fsm[396]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(25),
      O => D(25)
    );
\ap_CS_fsm[397]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(26),
      I4 => \q0_reg[7]\(27),
      O => D(26)
    );
\ap_CS_fsm[398]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(27),
      O => D(27)
    );
\ap_CS_fsm[403]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(28),
      I4 => \q0_reg[7]\(29),
      O => D(28)
    );
\ap_CS_fsm[404]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(29),
      O => D(29)
    );
\ap_CS_fsm[405]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(30),
      I4 => \q0_reg[7]\(31),
      O => D(30)
    );
\ap_CS_fsm[406]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(31),
      O => D(31)
    );
\ap_CS_fsm[411]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(32),
      I4 => \q0_reg[7]\(33),
      O => D(32)
    );
\ap_CS_fsm[412]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(33),
      O => D(33)
    );
\ap_CS_fsm[413]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(34),
      I4 => \q0_reg[7]\(35),
      O => D(34)
    );
\ap_CS_fsm[414]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(35),
      O => D(35)
    );
\ap_CS_fsm[419]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(36),
      I4 => \q0_reg[7]\(37),
      O => D(36)
    );
\ap_CS_fsm[420]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(37),
      O => D(37)
    );
\ap_CS_fsm[421]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(38),
      I4 => \q0_reg[7]\(39),
      O => D(38)
    );
\ap_CS_fsm[422]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(39),
      O => D(39)
    );
\ap_CS_fsm[427]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(40),
      I4 => \q0_reg[7]\(41),
      O => D(40)
    );
\ap_CS_fsm[428]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(41),
      O => D(41)
    );
\ap_CS_fsm[429]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(42),
      I4 => \q0_reg[7]\(43),
      O => D(42)
    );
\ap_CS_fsm[430]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \q0_reg[7]\(43),
      O => D(43)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => SR(0)
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_ready,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg0,
      I2 => grp_ByteCpy_119_fu_827_ap_start_reg,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_reg
    );
\idx_fu_30[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \idx_fu_30[0]_i_1__1_n_0\
    );
\idx_fu_30[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => add_ln117_fu_92_p2(1)
    );
\idx_fu_30[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => add_ln117_fu_92_p2(2)
    );
\idx_fu_30[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => idx_fu_30_reg(3),
      O => add_ln117_fu_92_p2(3)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \idx_fu_30[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(1),
      Q => \^q\(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(2),
      Q => \^q\(2),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(3),
      Q => idx_fu_30_reg(3),
      R => ap_NS_fsm1
    );
\ram_reg_0_15_0_0_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^grp_bytecpy_119_fu_827_src_offset\(0),
      I2 => idx_fu_30_reg(3),
      O => \idx_fu_30_reg[2]_0\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E000E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[7]\(44),
      I4 => \q0_reg[7]_2\(0),
      O => \p_0_in__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_119_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_30_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \add_ln117_4_reg_152_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_119_fu_94_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_119_15 : entity is "clefia_ByteCpy_119";
end design_1_clefia_0_0_clefia_ByteCpy_119_15;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_119_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln117_fu_92_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_94_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_119_fu_94_src_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal idx_fu_300 : STD_LOGIC;
  signal \^idx_fu_30_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__28\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__23\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__4\ : label is "soft_lutpair395";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_119_fu_94_ap_start_reg_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__0\ : label is "soft_lutpair398";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \idx_fu_30_reg[3]_0\(3 downto 0) <= \^idx_fu_30_reg[3]_0\(3 downto 0);
\add_ln117_4_reg_152[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_30_reg[3]_0\(0),
      I2 => \^idx_fu_30_reg[3]_0\(2),
      I3 => \^idx_fu_30_reg[3]_0\(1),
      I4 => \^idx_fu_30_reg[3]_0\(3),
      O => idx_fu_300
    );
\add_ln117_4_reg_152[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(3),
      O => grp_ByteCpy_119_fu_94_src_address0(3)
    );
\add_ln117_4_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^idx_fu_30_reg[3]_0\(0),
      Q => \add_ln117_4_reg_152_reg[3]_0\(0),
      R => '0'
    );
\add_ln117_4_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^idx_fu_30_reg[3]_0\(1),
      Q => \add_ln117_4_reg_152_reg[3]_0\(1),
      R => '0'
    );
\add_ln117_4_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^idx_fu_30_reg[3]_0\(2),
      Q => \add_ln117_4_reg_152_reg[3]_0\(2),
      R => '0'
    );
\add_ln117_4_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => grp_ByteCpy_119_fu_94_src_address0(3),
      Q => \add_ln117_4_reg_152_reg[3]_0\(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_94_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_119_fu_94_ap_start_reg,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(0),
      I1 => \^idx_fu_30_reg[3]_0\(2),
      I2 => \^idx_fu_30_reg[3]_0\(1),
      I3 => \^idx_fu_30_reg[3]_0\(3),
      I4 => \^q\(0),
      O => grp_ByteCpy_119_fu_94_ap_ready
    );
\ap_CS_fsm[1]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteCpy_119_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_30_reg[3]_0\(3),
      I2 => \^idx_fu_30_reg[3]_0\(1),
      I3 => \^idx_fu_30_reg[3]_0\(2),
      I4 => \^idx_fu_30_reg[3]_0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_119_fu_94_ap_start_reg,
      I4 => grp_ByteCpy_119_fu_94_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_94_ap_ready,
      I1 => grp_ByteCpy_119_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ap_CS_fsm_reg[3]\(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SR(0)
    );
grp_ByteCpy_119_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => grp_ByteCpy_119_fu_94_ap_ready,
      I2 => grp_ByteCpy_119_fu_94_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\idx_fu_30[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(0),
      O => add_ln117_fu_92_p2(0)
    );
\idx_fu_30[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(0),
      I1 => \^idx_fu_30_reg[3]_0\(1),
      O => add_ln117_fu_92_p2(1)
    );
\idx_fu_30[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(0),
      I1 => \^idx_fu_30_reg[3]_0\(1),
      I2 => \^idx_fu_30_reg[3]_0\(2),
      O => add_ln117_fu_92_p2(2)
    );
\idx_fu_30[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_94_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_30_reg[3]_0\(1),
      I1 => \^idx_fu_30_reg[3]_0\(0),
      I2 => \^idx_fu_30_reg[3]_0\(2),
      I3 => \^idx_fu_30_reg[3]_0\(3),
      O => add_ln117_fu_92_p2(3)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(0),
      Q => \^idx_fu_30_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(1),
      Q => \^idx_fu_30_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(2),
      Q => \^idx_fu_30_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_92_p2(3),
      Q => \^idx_fu_30_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R : entity is "clefia_ByteCpy_120_skey_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
  D(0) <= \^d\(0);
g0_b4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \^d\(0)
    );
g0_b5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => p_0_out(5)
    );
g0_b6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => p_0_out(6)
    );
g0_b7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg[7]_1\(0),
      O => p_0_out(7)
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \^d\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => p_0_out(5),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => p_0_out(6),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => p_0_out(7),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_121 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_22_reg[3]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet_fu_347_ap_start_reg_reg : out STD_LOGIC;
    \zext_ln117_reg_93_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_121_fu_482_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    grp_ByteCpy_121_fu_482_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_121_fu_482_ap_start_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_121 : entity is "clefia_ByteCpy_121";
end design_1_clefia_0_0_clefia_ByteCpy_121;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_121 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln117_fu_67_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__36_n_0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grp_ByteCpy_121_fu_482_src_address0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_ByteCpy_121_fu_482_src_ce0 : STD_LOGIC;
  signal \^idx_fu_22_reg[3]_0\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \idx_fu_22[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idx_fu_22[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idx_fu_22[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \idx_fu_22[4]_i_2\ : label is "soft_lutpair164";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \idx_fu_22_reg[3]_0\ <= \^idx_fu_22_reg[3]_0\;
\ap_CS_fsm[0]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F733"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_ap_start_reg,
      I1 => \^idx_fu_22_reg[3]_0\,
      I2 => grp_ByteCpy_121_fu_482_src_ce0,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(3),
      I1 => \grp_ByteCpy_121_fu_482_src_address0__0\(4),
      I2 => grp_ByteCpy_121_fu_482_src_address0(2),
      I3 => grp_ByteCpy_121_fu_482_src_address0(0),
      I4 => grp_ByteCpy_121_fu_482_src_address0(1),
      I5 => grp_ByteCpy_121_fu_482_src_ce0,
      O => \^idx_fu_22_reg[3]_0\
    );
\ap_CS_fsm[1]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_ce0,
      I1 => \^q\(0),
      I2 => grp_ByteCpy_121_fu_482_ap_start_reg,
      I3 => \^q\(1),
      O => \ap_CS_fsm[1]_i_1__43_n_0\
    );
\ap_CS_fsm[2]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(3),
      I1 => \grp_ByteCpy_121_fu_482_src_address0__0\(4),
      I2 => grp_ByteCpy_121_fu_482_src_address0(2),
      I3 => grp_ByteCpy_121_fu_482_src_address0(0),
      I4 => grp_ByteCpy_121_fu_482_src_address0(1),
      I5 => grp_ByteCpy_121_fu_482_src_ce0,
      O => \ap_CS_fsm[2]_i_1__36_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__43_n_0\,
      Q => grp_ByteCpy_121_fu_482_src_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__36_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
grp_ByteCpy_121_fu_482_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I1 => grp_ByteCpy_121_fu_482_ap_start_reg_reg(0),
      I2 => grp_ByteCpy_121_fu_482_ap_start_reg_reg_0,
      I3 => \^idx_fu_22_reg[3]_0\,
      I4 => grp_ByteCpy_121_fu_482_ap_start_reg,
      O => grp_ClefiaKeySet_fu_347_ap_start_reg_reg
    );
\idx_fu_22[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(0),
      O => add_ln117_fu_67_p2(0)
    );
\idx_fu_22[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(0),
      I1 => grp_ByteCpy_121_fu_482_src_address0(1),
      O => add_ln117_fu_67_p2(1)
    );
\idx_fu_22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(2),
      I1 => grp_ByteCpy_121_fu_482_src_address0(1),
      I2 => grp_ByteCpy_121_fu_482_src_address0(0),
      O => add_ln117_fu_67_p2(2)
    );
\idx_fu_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => grp_ByteCpy_121_fu_482_src_address0(3),
      I1 => grp_ByteCpy_121_fu_482_src_address0(0),
      I2 => grp_ByteCpy_121_fu_482_src_address0(1),
      I3 => grp_ByteCpy_121_fu_482_src_address0(2),
      O => add_ln117_fu_67_p2(3)
    );
\idx_fu_22[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteCpy_121_fu_482_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_22[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \grp_ByteCpy_121_fu_482_src_address0__0\(4),
      I1 => grp_ByteCpy_121_fu_482_src_address0(2),
      I2 => grp_ByteCpy_121_fu_482_src_address0(1),
      I3 => grp_ByteCpy_121_fu_482_src_address0(0),
      I4 => grp_ByteCpy_121_fu_482_src_address0(3),
      O => add_ln117_fu_67_p2(4)
    );
\idx_fu_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => add_ln117_fu_67_p2(0),
      Q => grp_ByteCpy_121_fu_482_src_address0(0),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => add_ln117_fu_67_p2(1),
      Q => grp_ByteCpy_121_fu_482_src_address0(1),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => add_ln117_fu_67_p2(2),
      Q => grp_ByteCpy_121_fu_482_src_address0(2),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => add_ln117_fu_67_p2(3),
      Q => grp_ByteCpy_121_fu_482_src_address0(3),
      R => ap_NS_fsm1
    );
\idx_fu_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => add_ln117_fu_67_p2(4),
      Q => \grp_ByteCpy_121_fu_482_src_address0__0\(4),
      R => ap_NS_fsm1
    );
\zext_ln117_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => grp_ByteCpy_121_fu_482_src_address0(0),
      Q => \zext_ln117_reg_93_reg[3]_0\(0),
      R => '0'
    );
\zext_ln117_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => grp_ByteCpy_121_fu_482_src_address0(1),
      Q => \zext_ln117_reg_93_reg[3]_0\(1),
      R => '0'
    );
\zext_ln117_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => grp_ByteCpy_121_fu_482_src_address0(2),
      Q => \zext_ln117_reg_93_reg[3]_0\(2),
      R => '0'
    );
\zext_ln117_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__36_n_0\,
      D => grp_ByteCpy_121_fu_482_src_address0(3),
      Q => \zext_ln117_reg_93_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteCpy_2_fu_516_Clefia_enc_ce0 : out STD_LOGIC;
    reg_3631 : out STD_LOGIC;
    reg_3571 : out STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteCpy_2_fu_516_src_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteCpy_2_fu_516_src_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clefia_dec_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[128]\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[140]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[117]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[123]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[12]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rout_1_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rout_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[117]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__7\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ByteCpy_2_fu_516_ap_start_reg : in STD_LOGIC;
    grp_ByteCpy_2_fu_516_src_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg : in STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_ce0 : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    \src_load_15_reg_476[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_ByteXor_1_fu_524_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_1\ : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_2_fu_516_ap_start_reg_reg : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_375_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_369_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_363_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_357_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_2 : entity is "clefia_ByteCpy_2";
end design_1_clefia_0_0_clefia_ByteCpy_2;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[123]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[128]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[12]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^grp_bytecpy_2_fu_516_clefia_enc_ce0\ : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_Clefia_enc_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_2_fu_516_src_ce1 : STD_LOGIC;
  signal mem_reg_i_100_n_0 : STD_LOGIC;
  signal mem_reg_i_101_n_0 : STD_LOGIC;
  signal mem_reg_i_104_n_0 : STD_LOGIC;
  signal mem_reg_i_105_n_0 : STD_LOGIC;
  signal mem_reg_i_106_n_0 : STD_LOGIC;
  signal mem_reg_i_109_n_0 : STD_LOGIC;
  signal mem_reg_i_110_n_0 : STD_LOGIC;
  signal mem_reg_i_111_n_0 : STD_LOGIC;
  signal mem_reg_i_114_n_0 : STD_LOGIC;
  signal mem_reg_i_115_n_0 : STD_LOGIC;
  signal mem_reg_i_116_n_0 : STD_LOGIC;
  signal mem_reg_i_123_n_0 : STD_LOGIC;
  signal mem_reg_i_124_n_0 : STD_LOGIC;
  signal mem_reg_i_126_n_0 : STD_LOGIC;
  signal mem_reg_i_127_n_0 : STD_LOGIC;
  signal mem_reg_i_128_n_0 : STD_LOGIC;
  signal mem_reg_i_129_n_0 : STD_LOGIC;
  signal mem_reg_i_130_n_0 : STD_LOGIC;
  signal mem_reg_i_131_n_0 : STD_LOGIC;
  signal mem_reg_i_132_n_0 : STD_LOGIC;
  signal mem_reg_i_140_n_0 : STD_LOGIC;
  signal mem_reg_i_141_n_0 : STD_LOGIC;
  signal mem_reg_i_142_n_0 : STD_LOGIC;
  signal mem_reg_i_38_n_0 : STD_LOGIC;
  signal \mem_reg_i_39__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_40_n_0 : STD_LOGIC;
  signal mem_reg_i_41_n_0 : STD_LOGIC;
  signal mem_reg_i_43_n_0 : STD_LOGIC;
  signal mem_reg_i_67_n_0 : STD_LOGIC;
  signal mem_reg_i_68_n_0 : STD_LOGIC;
  signal mem_reg_i_69_n_0 : STD_LOGIC;
  signal mem_reg_i_70_n_0 : STD_LOGIC;
  signal mem_reg_i_72_n_0 : STD_LOGIC;
  signal mem_reg_i_75_n_0 : STD_LOGIC;
  signal mem_reg_i_76_n_0 : STD_LOGIC;
  signal mem_reg_i_77_n_0 : STD_LOGIC;
  signal mem_reg_i_78_n_0 : STD_LOGIC;
  signal mem_reg_i_79_n_0 : STD_LOGIC;
  signal mem_reg_i_80_n_0 : STD_LOGIC;
  signal mem_reg_i_81_n_0 : STD_LOGIC;
  signal mem_reg_i_84_n_0 : STD_LOGIC;
  signal mem_reg_i_85_n_0 : STD_LOGIC;
  signal mem_reg_i_86_n_0 : STD_LOGIC;
  signal mem_reg_i_89_n_0 : STD_LOGIC;
  signal mem_reg_i_90_n_0 : STD_LOGIC;
  signal mem_reg_i_91_n_0 : STD_LOGIC;
  signal mem_reg_i_94_n_0 : STD_LOGIC;
  signal mem_reg_i_95_n_0 : STD_LOGIC;
  signal mem_reg_i_96_n_0 : STD_LOGIC;
  signal mem_reg_i_99_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_12__3_n_0\ : STD_LOGIC;
  signal reg_357 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^reg_3571\ : STD_LOGIC;
  signal reg_3573 : STD_LOGIC;
  signal \reg_357[7]_i_1_n_0\ : STD_LOGIC;
  signal reg_363 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^reg_3631\ : STD_LOGIC;
  signal reg_36326_out : STD_LOGIC;
  signal \reg_363[7]_i_1_n_0\ : STD_LOGIC;
  signal reg_369 : STD_LOGIC;
  signal \reg_369_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_369_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_375 : STD_LOGIC;
  signal \reg_375_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_375_reg_n_0_[7]\ : STD_LOGIC;
  signal src_load_11_reg_446 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_11_reg_4460 : STD_LOGIC;
  signal src_load_13_reg_461 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_15_reg_476 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_15_reg_4760 : STD_LOGIC;
  signal \src_load_15_reg_476[7]_i_4_n_0\ : STD_LOGIC;
  signal src_load_9_reg_431 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__44\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__37\ : label is "soft_lutpair61";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of mem_reg_i_132 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of mem_reg_i_38 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of mem_reg_i_67 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of mem_reg_i_69 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q0[7]_i_1__15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[7]_i_1__16\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q1[7]_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q1[7]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_363[7]_i_3\ : label is "soft_lutpair59";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[123]\ <= \^ap_cs_fsm_reg[123]\;
  \ap_CS_fsm_reg[128]\ <= \^ap_cs_fsm_reg[128]\;
  \ap_CS_fsm_reg[12]_0\(2 downto 0) <= \^ap_cs_fsm_reg[12]_0\(2 downto 0);
  grp_ByteCpy_2_fu_516_Clefia_enc_ce0 <= \^grp_bytecpy_2_fu_516_clefia_enc_ce0\;
  reg_3571 <= \^reg_3571\;
  reg_3631 <= \^reg_3631\;
\ap_CS_fsm[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage15,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA8800A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
grp_ByteCpy_2_fu_516_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF77F700FF00F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \src_load_15_reg_476[7]_i_3_0\(0),
      I3 => grp_ByteCpy_2_fu_516_ap_start_reg_reg,
      I4 => \src_load_15_reg_476[7]_i_3_0\(1),
      I5 => grp_ByteCpy_2_fu_516_ap_start_reg,
      O => \ap_CS_fsm_reg[15]_0\
    );
\int_Clefia_dec_shift0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FCBBFFB8308800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[12]_0\(0),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_address0(0),
      I3 => \^ap_cs_fsm_reg[128]\,
      I4 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      I5 => \int_Clefia_dec_shift0_reg[0]_0\,
      O => \int_Clefia_dec_shift0_reg[0]\
    );
mem_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[3]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[3]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(3),
      O => mem_reg_i_100_n_0
    );
mem_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(3),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(3),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(3),
      O => mem_reg_i_101_n_0
    );
mem_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(2),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(2),
      I4 => reg_363(2),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_104_n_0
    );
mem_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[2]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[2]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(2),
      O => mem_reg_i_105_n_0
    );
mem_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(2),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(2),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(2),
      O => mem_reg_i_106_n_0
    );
mem_reg_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(1),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(1),
      I4 => reg_363(1),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_109_n_0
    );
mem_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[1]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[1]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(1),
      O => mem_reg_i_110_n_0
    );
mem_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(1),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(1),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(1),
      O => mem_reg_i_111_n_0
    );
mem_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(0),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(0),
      I4 => reg_363(0),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_114_n_0
    );
mem_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[0]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[0]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(0),
      O => mem_reg_i_115_n_0
    );
mem_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(0),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(0),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(0),
      O => mem_reg_i_116_n_0
    );
mem_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF005100000000"
    )
        port map (
      I0 => mem_reg_i_140_n_0,
      I1 => mem_reg_i_130_n_0,
      I2 => mem_reg_i_69_n_0,
      I3 => mem_reg_i_68_n_0,
      I4 => mem_reg_i_67_n_0,
      I5 => mem_reg_i_141_n_0,
      O => \^ap_cs_fsm_reg[12]_0\(1)
    );
mem_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage11,
      O => mem_reg_i_123_n_0
    );
mem_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^reg_3571\,
      O => mem_reg_i_124_n_0
    );
mem_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC00CC00CC0ECC"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => \^reg_3571\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => ap_CS_fsm_pp0_stage7,
      O => mem_reg_i_126_n_0
    );
mem_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage13,
      O => mem_reg_i_127_n_0
    );
mem_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => \^q\(1),
      O => mem_reg_i_128_n_0
    );
mem_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0EEE000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage10,
      O => mem_reg_i_129_n_0
    );
mem_reg_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_2_fu_516_ap_start_reg,
      O => mem_reg_i_130_n_0
    );
mem_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A0020000A0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => grp_ByteCpy_2_fu_516_ap_start_reg,
      O => mem_reg_i_131_n_0
    );
mem_reg_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0C0"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      O => mem_reg_i_132_n_0
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(7),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(7),
      O => \ap_CS_fsm_reg[140]\(7)
    );
mem_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00000F0E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^q\(0),
      I4 => mem_reg_i_69_n_0,
      I5 => mem_reg_i_142_n_0,
      O => mem_reg_i_140_n_0
    );
mem_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFAFFFA"
    )
        port map (
      I0 => mem_reg_i_142_n_0,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => mem_reg_i_67_n_0,
      I3 => mem_reg_i_69_n_0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => mem_reg_i_141_n_0
    );
mem_reg_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => \^q\(1),
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage7,
      O => mem_reg_i_142_n_0
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(6),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(6),
      O => \ap_CS_fsm_reg[140]\(6)
    );
mem_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(5),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(5),
      O => \ap_CS_fsm_reg[140]\(5)
    );
\mem_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(7),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(7),
      O => DIBDI(7)
    );
mem_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(4),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(4),
      O => \ap_CS_fsm_reg[140]\(4)
    );
\mem_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(6),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(6),
      O => DIBDI(6)
    );
mem_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(3),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(3),
      O => \ap_CS_fsm_reg[140]\(3)
    );
\mem_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(5),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(5),
      O => DIBDI(5)
    );
mem_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(2),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(2),
      O => \ap_CS_fsm_reg[140]\(2)
    );
\mem_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(4),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(4),
      O => DIBDI(4)
    );
mem_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(1),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(1),
      O => \ap_CS_fsm_reg[140]\(1)
    );
\mem_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(3),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(3),
      O => DIBDI(3)
    );
mem_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(0),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(0),
      O => \ap_CS_fsm_reg[140]\(0)
    );
\mem_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(2),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(2),
      O => DIBDI(2)
    );
\mem_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(1),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(1),
      O => DIBDI(1)
    );
\mem_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_d0(0),
      I1 => mem_reg_1,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_d0(0),
      O => DIBDI(0)
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_bytecpy_2_fu_516_clefia_enc_ce0\,
      I1 => mem_reg_0,
      O => \^ap_cs_fsm_reg[128]\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[128]\,
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      O => Clefia_dec_ce0
    );
\mem_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEFEEEFEEEF"
    )
        port map (
      I0 => mem_reg_i_38_n_0,
      I1 => \mem_reg_i_39__0_n_0\,
      I2 => mem_reg_i_40_n_0,
      I3 => mem_reg_i_41_n_0,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => ap_enable_reg_pp0_iter0,
      O => \^ap_cs_fsm_reg[12]_0\(0)
    );
mem_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_reg_i_67_n_0,
      I1 => \^reg_3631\,
      I2 => src_load_11_reg_4460,
      I3 => mem_reg_i_68_n_0,
      I4 => mem_reg_i_69_n_0,
      I5 => mem_reg_i_70_n_0,
      O => \^grp_bytecpy_2_fu_516_clefia_enc_ce0\
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFFEF0F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => mem_reg_i_72_n_0,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage10,
      O => \^ap_cs_fsm_reg[12]_0\(2)
    );
mem_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => mem_reg_i_38_n_0
    );
mem_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => mem_reg_i_69_n_0,
      I4 => mem_reg_i_72_n_0,
      I5 => mem_reg_i_75_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_address0(2)
    );
\mem_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE00AF00AE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage11,
      O => \mem_reg_i_39__0_n_0\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[12]_0\(2),
      I1 => mem_reg,
      I2 => grp_ByteXor_1_fu_524_Clefia_enc_address0(1),
      O => \ap_CS_fsm_reg[12]_1\(1)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAFFFBF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => mem_reg_i_43_n_0,
      O => mem_reg_i_40_n_0
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => mem_reg_i_43_n_0,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_enable_reg_pp0_iter0,
      O => mem_reg_i_41_n_0
    );
\mem_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_77_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_79_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_81_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(7)
    );
mem_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00040444000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \^q\(0),
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^q\(1),
      O => mem_reg_i_43_n_0
    );
\mem_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_84_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_85_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_86_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(6)
    );
mem_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_89_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_90_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_91_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(5)
    );
mem_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_94_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_95_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_96_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(4)
    );
mem_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_99_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_100_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_101_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(3)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_address0(2),
      I1 => mem_reg,
      O => \ap_CS_fsm_reg[12]_1\(0)
    );
mem_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_104_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_105_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_106_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(2)
    );
mem_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_109_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_110_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_111_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(1)
    );
mem_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_reg_i_76_n_0,
      I1 => mem_reg_i_114_n_0,
      I2 => mem_reg_i_78_n_0,
      I3 => mem_reg_i_115_n_0,
      I4 => mem_reg_i_80_n_0,
      I5 => mem_reg_i_116_n_0,
      O => grp_ByteCpy_2_fu_516_Clefia_enc_d0(0)
    );
mem_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      O => mem_reg_i_67_n_0
    );
mem_reg_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage13,
      O => mem_reg_i_68_n_0
    );
mem_reg_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage11,
      O => mem_reg_i_69_n_0
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_Clefia_enc_address0(2),
      I1 => mem_reg_2,
      I2 => mem_reg_3(0),
      I3 => mem_reg_1,
      O => ADDRBWRADDR(0)
    );
mem_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFFFF0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \^reg_3571\,
      I5 => ap_CS_fsm_pp0_stage9,
      O => mem_reg_i_70_n_0
    );
mem_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage15,
      O => mem_reg_i_72_n_0
    );
mem_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => mem_reg_i_72_n_0,
      O => mem_reg_i_75_n_0
    );
mem_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000373737"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => mem_reg_i_123_n_0,
      O => mem_reg_i_76_n_0
    );
mem_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(7),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(7),
      I4 => reg_363(7),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_77_n_0
    );
mem_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A2A0A2A0A2A"
    )
        port map (
      I0 => mem_reg_i_123_n_0,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => mem_reg_i_78_n_0
    );
mem_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[7]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[7]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(7),
      O => mem_reg_i_79_n_0
    );
mem_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFA00EACCEA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage12,
      O => mem_reg_i_80_n_0
    );
mem_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(7),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(7),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(7),
      O => mem_reg_i_81_n_0
    );
mem_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(6),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(6),
      I4 => reg_363(6),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_84_n_0
    );
mem_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[6]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[6]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(6),
      O => mem_reg_i_85_n_0
    );
mem_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(6),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(6),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(6),
      O => mem_reg_i_86_n_0
    );
mem_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(5),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(5),
      I4 => reg_363(5),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_89_n_0
    );
mem_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[5]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[5]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(5),
      O => mem_reg_i_90_n_0
    );
mem_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(5),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(5),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(5),
      O => mem_reg_i_91_n_0
    );
mem_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(4),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(4),
      I4 => reg_363(4),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_94_n_0
    );
mem_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_128_n_0,
      I1 => \reg_369_reg_n_0_[4]\,
      I2 => mem_reg_i_129_n_0,
      I3 => \reg_375_reg_n_0_[4]\,
      I4 => mem_reg_i_130_n_0,
      I5 => src_load_9_reg_431(4),
      O => mem_reg_i_95_n_0
    );
mem_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => mem_reg_i_131_n_0,
      I1 => src_load_11_reg_446(4),
      I2 => mem_reg_i_132_n_0,
      I3 => src_load_13_reg_461(4),
      I4 => mem_reg_i_38_n_0,
      I5 => src_load_15_reg_476(4),
      O => mem_reg_i_96_n_0
    );
mem_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_reg_i_124_n_0,
      I1 => grp_ByteCpy_2_fu_516_src_q1(3),
      I2 => mem_reg_i_126_n_0,
      I3 => reg_357(3),
      I4 => reg_363(3),
      I5 => mem_reg_i_127_n_0,
      O => mem_reg_i_99_n_0
    );
\q0[7]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \q1_reg[7]\,
      I2 => \q0_reg[7]\(0),
      I3 => \src_load_15_reg_476[7]_i_3_0\(0),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\q0[7]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A8A8A"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \src_load_15_reg_476[7]_i_3_0\(2),
      I2 => \^ap_cs_fsm_reg[123]\,
      I3 => \q0_reg[7]\(0),
      I4 => \src_load_15_reg_476[7]_i_3_0\(1),
      O => \ap_CS_fsm_reg[117]_0\(0)
    );
\q1[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \q1_reg[7]\,
      O => E(0)
    );
\q1[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \src_load_15_reg_476[7]_i_3_0\(2),
      I2 => \^ap_cs_fsm_reg[123]\,
      O => \ap_CS_fsm_reg[117]\(0)
    );
\q1[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFAAFFAA"
    )
        port map (
      I0 => \^reg_3631\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^reg_3571\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter0,
      O => grp_ByteCpy_2_fu_516_src_ce1
    );
\ram_reg_0_15_0_0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \ram_reg_0_15_0_0_i_12__3_n_0\,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => \^q\(0),
      O => grp_ByteCpy_2_fu_516_src_address0(0)
    );
\ram_reg_0_15_0_0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage5,
      I5 => ap_CS_fsm_pp0_stage4,
      O => grp_ByteCpy_2_fu_516_src_address0(1)
    );
\ram_reg_0_15_0_0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_0_15_0_0_i_12__3_n_0\
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA000000"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \src_load_15_reg_476[7]_i_3_0\(2),
      I2 => \^ap_cs_fsm_reg[123]\,
      I3 => \q0_reg[7]\(0),
      I4 => \src_load_15_reg_476[7]_i_3_0\(1),
      O => \p_0_in__7\
    );
\ram_reg_0_15_0_0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => grp_ByteCpy_2_fu_516_src_ce1,
      I1 => \q1_reg[7]\,
      I2 => \q0_reg[7]\(0),
      I3 => \src_load_15_reg_476[7]_i_3_0\(0),
      O => \p_0_in__6\
    );
\ram_reg_0_15_0_0_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \q1_reg[7]_0\(0),
      I1 => \q1_reg[7]_1\,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_pp0_stage7,
      O => rout_address0(0)
    );
\ram_reg_0_15_0_0_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \q1_reg[7]_0\(0),
      I1 => \q1_reg[7]\,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_pp0_stage7,
      O => rout_1_address0(0)
    );
\ram_reg_0_15_0_0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEEAAFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => \ram_reg_0_15_0_0_i_12__3_n_0\,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage4,
      O => grp_ByteCpy_2_fu_516_src_address1(0)
    );
\ram_reg_0_15_0_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => \^q\(0),
      O => grp_ByteCpy_2_fu_516_src_address1(1)
    );
\ram_reg_0_15_0_0_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      O => grp_ByteCpy_2_fu_516_src_address1(2)
    );
\reg_357[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage5,
      O => \reg_357[7]_i_1_n_0\
    );
\reg_357[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \^reg_3571\
    );
\reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(0),
      Q => reg_357(0),
      R => '0'
    );
\reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(1),
      Q => reg_357(1),
      R => '0'
    );
\reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(2),
      Q => reg_357(2),
      R => '0'
    );
\reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(3),
      Q => reg_357(3),
      R => '0'
    );
\reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(4),
      Q => reg_357(4),
      R => '0'
    );
\reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(5),
      Q => reg_357(5),
      R => '0'
    );
\reg_357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(6),
      Q => reg_357(6),
      R => '0'
    );
\reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_357[7]_i_1_n_0\,
      D => \reg_357_reg[7]_0\(7),
      Q => reg_357(7),
      R => '0'
    );
\reg_363[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \reg_363[7]_i_1_n_0\
    );
\reg_363[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \^reg_3631\
    );
\reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(0),
      Q => reg_363(0),
      R => '0'
    );
\reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(1),
      Q => reg_363(1),
      R => '0'
    );
\reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(2),
      Q => reg_363(2),
      R => '0'
    );
\reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(3),
      Q => reg_363(3),
      R => '0'
    );
\reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(4),
      Q => reg_363(4),
      R => '0'
    );
\reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(5),
      Q => reg_363(5),
      R => '0'
    );
\reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(6),
      Q => reg_363(6),
      R => '0'
    );
\reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_363[7]_i_1_n_0\,
      D => \reg_363_reg[7]_0\(7),
      Q => reg_363(7),
      R => '0'
    );
\reg_369[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => reg_369
    );
\reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(0),
      Q => \reg_369_reg_n_0_[0]\,
      R => '0'
    );
\reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(1),
      Q => \reg_369_reg_n_0_[1]\,
      R => '0'
    );
\reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(2),
      Q => \reg_369_reg_n_0_[2]\,
      R => '0'
    );
\reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(3),
      Q => \reg_369_reg_n_0_[3]\,
      R => '0'
    );
\reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(4),
      Q => \reg_369_reg_n_0_[4]\,
      R => '0'
    );
\reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(5),
      Q => \reg_369_reg_n_0_[5]\,
      R => '0'
    );
\reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(6),
      Q => \reg_369_reg_n_0_[6]\,
      R => '0'
    );
\reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_369,
      D => \reg_369_reg[7]_0\(7),
      Q => \reg_369_reg_n_0_[7]\,
      R => '0'
    );
\reg_375[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \^q\(1),
      O => reg_375
    );
\reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(0),
      Q => \reg_375_reg_n_0_[0]\,
      R => '0'
    );
\reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(1),
      Q => \reg_375_reg_n_0_[1]\,
      R => '0'
    );
\reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(2),
      Q => \reg_375_reg_n_0_[2]\,
      R => '0'
    );
\reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(3),
      Q => \reg_375_reg_n_0_[3]\,
      R => '0'
    );
\reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(4),
      Q => \reg_375_reg_n_0_[4]\,
      R => '0'
    );
\reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(5),
      Q => \reg_375_reg_n_0_[5]\,
      R => '0'
    );
\reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(6),
      Q => \reg_375_reg_n_0_[6]\,
      R => '0'
    );
\reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_375,
      D => \reg_375_reg[7]_0\(7),
      Q => \reg_375_reg_n_0_[7]\,
      R => '0'
    );
\src_load_11_reg_446[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => \^q\(0),
      O => src_load_11_reg_4460
    );
\src_load_11_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(0),
      Q => src_load_11_reg_446(0),
      R => '0'
    );
\src_load_11_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(1),
      Q => src_load_11_reg_446(1),
      R => '0'
    );
\src_load_11_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(2),
      Q => src_load_11_reg_446(2),
      R => '0'
    );
\src_load_11_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(3),
      Q => src_load_11_reg_446(3),
      R => '0'
    );
\src_load_11_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(4),
      Q => src_load_11_reg_446(4),
      R => '0'
    );
\src_load_11_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(5),
      Q => src_load_11_reg_446(5),
      R => '0'
    );
\src_load_11_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(6),
      Q => src_load_11_reg_446(6),
      R => '0'
    );
\src_load_11_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_11_reg_4460,
      D => D(7),
      Q => src_load_11_reg_446(7),
      R => '0'
    );
\src_load_13_reg_461[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_2_fu_516_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage7,
      O => reg_36326_out
    );
\src_load_13_reg_461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(0),
      Q => src_load_13_reg_461(0),
      R => '0'
    );
\src_load_13_reg_461_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(1),
      Q => src_load_13_reg_461(1),
      R => '0'
    );
\src_load_13_reg_461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(2),
      Q => src_load_13_reg_461(2),
      R => '0'
    );
\src_load_13_reg_461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(3),
      Q => src_load_13_reg_461(3),
      R => '0'
    );
\src_load_13_reg_461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(4),
      Q => src_load_13_reg_461(4),
      R => '0'
    );
\src_load_13_reg_461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(5),
      Q => src_load_13_reg_461(5),
      R => '0'
    );
\src_load_13_reg_461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(6),
      Q => src_load_13_reg_461(6),
      R => '0'
    );
\src_load_13_reg_461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_36326_out,
      D => D(7),
      Q => src_load_13_reg_461(7),
      R => '0'
    );
\src_load_15_reg_476[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_2_fu_516_ap_start_reg,
      O => src_load_15_reg_4760
    );
\src_load_15_reg_476[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \src_load_15_reg_476[7]_i_3_0\(8),
      I1 => \src_load_15_reg_476[7]_i_3_0\(6),
      I2 => \src_load_15_reg_476[7]_i_3_0\(3),
      I3 => \src_load_15_reg_476[7]_i_3_0\(9),
      I4 => \src_load_15_reg_476[7]_i_4_n_0\,
      O => \^ap_cs_fsm_reg[123]\
    );
\src_load_15_reg_476[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \src_load_15_reg_476[7]_i_3_0\(5),
      I1 => \src_load_15_reg_476[7]_i_3_0\(7),
      I2 => \src_load_15_reg_476[7]_i_3_0\(10),
      I3 => \src_load_15_reg_476[7]_i_3_0\(4),
      O => \src_load_15_reg_476[7]_i_4_n_0\
    );
\src_load_15_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(0),
      Q => src_load_15_reg_476(0),
      R => '0'
    );
\src_load_15_reg_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(1),
      Q => src_load_15_reg_476(1),
      R => '0'
    );
\src_load_15_reg_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(2),
      Q => src_load_15_reg_476(2),
      R => '0'
    );
\src_load_15_reg_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(3),
      Q => src_load_15_reg_476(3),
      R => '0'
    );
\src_load_15_reg_476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(4),
      Q => src_load_15_reg_476(4),
      R => '0'
    );
\src_load_15_reg_476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(5),
      Q => src_load_15_reg_476(5),
      R => '0'
    );
\src_load_15_reg_476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(6),
      Q => src_load_15_reg_476(6),
      R => '0'
    );
\src_load_15_reg_476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_load_15_reg_4760,
      D => D(7),
      Q => src_load_15_reg_476(7),
      R => '0'
    );
\src_load_9_reg_431[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_2_fu_516_ap_start_reg,
      O => reg_3573
    );
\src_load_9_reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(0),
      Q => src_load_9_reg_431(0),
      R => '0'
    );
\src_load_9_reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(1),
      Q => src_load_9_reg_431(1),
      R => '0'
    );
\src_load_9_reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(2),
      Q => src_load_9_reg_431(2),
      R => '0'
    );
\src_load_9_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(3),
      Q => src_load_9_reg_431(3),
      R => '0'
    );
\src_load_9_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(4),
      Q => src_load_9_reg_431(4),
      R => '0'
    );
\src_load_9_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(5),
      Q => src_load_9_reg_431(5),
      R => '0'
    );
\src_load_9_reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(6),
      Q => src_load_9_reg_431(6),
      R => '0'
    );
\src_load_9_reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3573,
      D => D(7),
      Q => src_load_9_reg_431(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_29 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    clefia_s0_ce0_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_26_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \zext_ln117_reg_107_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0[7]_i_2__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[7]_i_2__4_0\ : in STD_LOGIC;
    grp_ByteCpy_fu_90_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_29 : entity is "clefia_ByteCpy";
end design_1_clefia_0_0_clefia_ByteCpy_29;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_29 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln117_fu_76_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_fu_90_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_fu_90_dst_we0 : STD_LOGIC;
  signal idx_fu_260 : STD_LOGIC;
  signal idx_fu_26_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_fu_26_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__24\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__3\ : label is "soft_lutpair272";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_fu_90_ap_start_reg_i_1 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \idx_fu_26[1]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \idx_fu_26[2]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \idx_fu_26[3]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \idx_fu_26[4]_i_2__0\ : label is "soft_lutpair273";
begin
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \idx_fu_26_reg[3]_0\(3 downto 0) <= \^idx_fu_26_reg[3]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_fu_90_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_fu_90_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => grp_ByteCpy_fu_90_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_fu_90_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_26_reg[3]_0\(3),
      I2 => idx_fu_26_reg(4),
      I3 => \^idx_fu_26_reg[3]_0\(2),
      I4 => \^idx_fu_26_reg[3]_0\(0),
      I5 => \^idx_fu_26_reg[3]_0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_fu_90_ap_start_reg,
      I4 => grp_ByteCpy_fu_90_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteCpy_fu_90_ap_ready,
      I1 => grp_ByteCpy_fu_90_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(1),
      I1 => \^idx_fu_26_reg[3]_0\(0),
      I2 => \^idx_fu_26_reg[3]_0\(2),
      I3 => idx_fu_26_reg(4),
      I4 => \^idx_fu_26_reg[3]_0\(3),
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => grp_ByteCpy_fu_90_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteCpy_fu_90_dst_we0,
      R => \^sr\(0)
    );
grp_ByteCpy_fu_90_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ByteCpy_fu_90_ap_ready,
      I2 => grp_ByteCpy_fu_90_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\idx_fu_26[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(0),
      O => add_ln117_fu_76_p2(0)
    );
\idx_fu_26[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(0),
      I1 => \^idx_fu_26_reg[3]_0\(1),
      O => add_ln117_fu_76_p2(1)
    );
\idx_fu_26[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(0),
      I1 => \^idx_fu_26_reg[3]_0\(1),
      I2 => \^idx_fu_26_reg[3]_0\(2),
      O => add_ln117_fu_76_p2(2)
    );
\idx_fu_26[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(1),
      I1 => \^idx_fu_26_reg[3]_0\(0),
      I2 => \^idx_fu_26_reg[3]_0\(2),
      I3 => \^idx_fu_26_reg[3]_0\(3),
      O => add_ln117_fu_76_p2(3)
    );
\idx_fu_26[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_fu_90_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_26[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^idx_fu_26_reg[3]_0\(2),
      I1 => \^idx_fu_26_reg[3]_0\(0),
      I2 => \^idx_fu_26_reg[3]_0\(1),
      I3 => \^idx_fu_26_reg[3]_0\(3),
      I4 => idx_fu_26_reg(4),
      O => add_ln117_fu_76_p2(4)
    );
\idx_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(0),
      Q => \^idx_fu_26_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(1),
      Q => \^idx_fu_26_reg[3]_0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(2),
      Q => \^idx_fu_26_reg[3]_0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(3),
      Q => \^idx_fu_26_reg[3]_0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(4),
      Q => idx_fu_26_reg(4),
      R => ap_NS_fsm1
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\q0[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => grp_ByteCpy_fu_90_dst_we0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \q0[7]_i_2__4\(0),
      I4 => \q0[7]_i_2__4_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => grp_ByteCpy_fu_90_ap_ready,
      I1 => grp_ByteCpy_fu_90_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(1),
      I4 => ap_NS_fsm10_out,
      O => clefia_s0_ce0_0
    );
\zext_ln117_reg_107[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_26_reg[3]_0\(1),
      I2 => \^idx_fu_26_reg[3]_0\(0),
      I3 => \^idx_fu_26_reg[3]_0\(2),
      I4 => idx_fu_26_reg(4),
      I5 => \^idx_fu_26_reg[3]_0\(3),
      O => idx_fu_260
    );
\zext_ln117_reg_107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => \^idx_fu_26_reg[3]_0\(0),
      Q => \zext_ln117_reg_107_reg[3]_0\(0),
      R => '0'
    );
\zext_ln117_reg_107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => \^idx_fu_26_reg[3]_0\(1),
      Q => \zext_ln117_reg_107_reg[3]_0\(1),
      R => '0'
    );
\zext_ln117_reg_107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => \^idx_fu_26_reg[3]_0\(2),
      Q => \zext_ln117_reg_107_reg[3]_0\(2),
      R => '0'
    );
\zext_ln117_reg_107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => \^idx_fu_26_reg[3]_0\(3),
      Q => \zext_ln117_reg_107_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteCpy_fu_344_ap_start_reg_reg : out STD_LOGIC;
    grp_ByteCpy_fu_344_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDoubleSwap_fu_877_lk_ce0 : out STD_LOGIC;
    t_ce0 : out STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_lk_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[463]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteCpy_fu_344_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0_i_5__1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_4__1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_32 : entity is "clefia_ByteCpy";
end design_1_clefia_0_0_clefia_ByteCpy_32;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_32 is
  signal add_ln117_fu_76_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1_0 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_ap_ready : STD_LOGIC;
  signal \^grp_bytecpy_fu_344_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_ByteCpy_fu_344_src_ce0 : STD_LOGIC;
  signal idx_fu_260 : STD_LOGIC;
  signal idx_fu_26_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_26_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ram_reg_0_15_0_0_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__2_n_0\ : STD_LOGIC;
  signal zext_ln117_reg_107_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_CS_fsm[439]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_CS_fsm[440]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_CS_fsm[447]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[448]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[455]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_CS_fsm[456]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_CS_fsm[463]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ap_CS_fsm[464]_i_1\ : label is "soft_lutpair250";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_fu_344_ap_start_reg_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \idx_fu_26[1]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \idx_fu_26[2]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \idx_fu_26[3]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \idx_fu_26[4]_i_2__1\ : label is "soft_lutpair249";
begin
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  grp_ByteCpy_fu_344_ap_start_reg_reg <= \^grp_bytecpy_fu_344_ap_start_reg_reg\;
\ap_CS_fsm[0]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_fu_344_ap_start_reg,
      I3 => grp_ByteCpy_fu_344_src_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F22222F222"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      I2 => Q(11),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteCpy_fu_344_ap_start_reg,
      I5 => grp_ByteCpy_fu_344_ap_ready,
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ap_CS_fsm[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => idx_fu_26_reg(1),
      I1 => idx_fu_26_reg(0),
      I2 => \idx_fu_26_reg__0\(4),
      I3 => idx_fu_26_reg(2),
      I4 => idx_fu_26_reg(3),
      I5 => grp_ByteCpy_fu_344_src_ce0,
      O => grp_ByteCpy_fu_344_ap_ready
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteCpy_fu_344_ap_start_reg,
      I4 => grp_ByteCpy_fu_344_ap_ready,
      O => \ap_CS_fsm_reg[10]\(1)
    );
\ap_CS_fsm[1]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_src_ce0,
      I1 => grp_ByteCpy_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_src_ce0,
      I1 => idx_fu_26_reg(3),
      I2 => idx_fu_26_reg(2),
      I3 => \idx_fu_26_reg__0\(4),
      I4 => idx_fu_26_reg(0),
      I5 => idx_fu_26_reg(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[439]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[463]\(0),
      I1 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[463]\(1),
      O => D(0)
    );
\ap_CS_fsm[440]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[463]\(1),
      O => D(1)
    );
\ap_CS_fsm[447]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[463]\(2),
      I1 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[463]\(3),
      O => D(2)
    );
\ap_CS_fsm[448]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[463]\(3),
      O => D(3)
    );
\ap_CS_fsm[455]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[463]\(4),
      I1 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[463]\(5),
      O => D(4)
    );
\ap_CS_fsm[456]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[463]\(5),
      O => D(5)
    );
\ap_CS_fsm[463]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[463]\(6),
      I1 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[463]\(7),
      O => D(6)
    );
\ap_CS_fsm[464]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytecpy_fu_344_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[463]\(7),
      O => D(7)
    );
\ap_CS_fsm[471]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_ap_ready,
      I1 => grp_ByteCpy_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(11),
      I4 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      I5 => Q(0),
      O => \^grp_bytecpy_fu_344_ap_start_reg_reg\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteCpy_fu_344_src_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
grp_ByteCpy_fu_344_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(10),
      I1 => grp_ByteCpy_fu_344_ap_ready,
      I2 => grp_ByteCpy_fu_344_ap_start_reg,
      O => \ap_CS_fsm_reg[10]_0\
    );
grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_ap_ready,
      I1 => grp_ByteCpy_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(11),
      I4 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg0,
      I5 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      O => grp_ByteCpy_fu_344_ap_start_reg_reg_0
    );
\idx_fu_26[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_26_reg(0),
      O => add_ln117_fu_76_p2(0)
    );
\idx_fu_26[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_26_reg(0),
      I1 => idx_fu_26_reg(1),
      O => add_ln117_fu_76_p2(1)
    );
\idx_fu_26[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_26_reg(0),
      I1 => idx_fu_26_reg(1),
      I2 => idx_fu_26_reg(2),
      O => add_ln117_fu_76_p2(2)
    );
\idx_fu_26[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => idx_fu_26_reg(1),
      I1 => idx_fu_26_reg(0),
      I2 => idx_fu_26_reg(2),
      I3 => idx_fu_26_reg(3),
      O => add_ln117_fu_76_p2(3)
    );
\idx_fu_26[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1_0
    );
\idx_fu_26[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => idx_fu_26_reg(2),
      I1 => idx_fu_26_reg(0),
      I2 => idx_fu_26_reg(1),
      I3 => idx_fu_26_reg(3),
      I4 => \idx_fu_26_reg__0\(4),
      O => add_ln117_fu_76_p2(4)
    );
\idx_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(0),
      Q => idx_fu_26_reg(0),
      R => ap_NS_fsm1_0
    );
\idx_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(1),
      Q => idx_fu_26_reg(1),
      R => ap_NS_fsm1_0
    );
\idx_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(2),
      Q => idx_fu_26_reg(2),
      R => ap_NS_fsm1_0
    );
\idx_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(3),
      Q => idx_fu_26_reg(3),
      R => ap_NS_fsm1_0
    );
\idx_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => add_ln117_fu_76_p2(4),
      Q => \idx_fu_26_reg__0\(4),
      R => ap_NS_fsm1_0
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => ap_NS_fsm1,
      I3 => p_2_in,
      I4 => \^ap_cs_fsm_reg[2]_0\(0),
      I5 => Q(11),
      O => grp_ClefiaDoubleSwap_fu_877_lk_ce0
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333332"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_17__2_n_0\,
      I1 => \ram_reg_0_15_0_0_i_5__1\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(3),
      O => grp_ClefiaDoubleSwap_fu_877_lk_address0(0)
    );
\ram_reg_0_15_0_0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF40000FFF4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \ram_reg_0_15_0_0_i_18__1_n_0\,
      I4 => \ram_reg_0_15_0_0_i_5__1\,
      I5 => \ram_reg_0_15_0_0_i_4__1\,
      O => grp_ClefiaDoubleSwap_fu_877_lk_address0(1)
    );
\ram_reg_0_15_0_0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_20__0_n_0\,
      I3 => \ram_reg_0_15_0_0_i_5__1\,
      I4 => Q(7),
      O => grp_ClefiaDoubleSwap_fu_877_lk_address0(2)
    );
\ram_reg_0_15_0_0_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_21__0_n_0\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      O => grp_ClefiaDoubleSwap_fu_877_lk_address0(3)
    );
\ram_reg_0_15_0_0_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(1),
      I1 => zext_ln117_reg_107_reg(0),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(3),
      O => \ram_reg_0_15_0_0_i_17__2_n_0\
    );
\ram_reg_0_15_0_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => zext_ln117_reg_107_reg(1),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(3),
      O => \ram_reg_0_15_0_0_i_18__1_n_0\
    );
\ram_reg_0_15_0_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(1),
      I1 => zext_ln117_reg_107_reg(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(3),
      O => \ram_reg_0_15_0_0_i_20__0_n_0\
    );
\ram_reg_0_15_0_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(1),
      I1 => zext_ln117_reg_107_reg(3),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(3),
      O => \ram_reg_0_15_0_0_i_21__0_n_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => WEA(0),
      I1 => grp_ByteCpy_fu_344_src_ce0,
      I2 => Q(11),
      O => t_ce0
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(3),
      I1 => idx_fu_26_reg(3),
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \ram_reg_i_28__2_n_0\
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(3),
      I1 => idx_fu_26_reg(2),
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \ram_reg_i_30__2_n_0\
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => idx_fu_26_reg(1),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \ram_reg_i_32__2_n_0\
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => Q(3),
      I1 => idx_fu_26_reg(0),
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      I5 => Q(5),
      O => \ram_reg_i_34__2_n_0\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(6),
      I2 => \ram_reg_i_28__2_n_0\,
      I3 => Q(8),
      I4 => Q(7),
      I5 => Q(9),
      O => ADDRARDADDR(3)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FFF8"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_0,
      I2 => \ram_reg_i_30__2_n_0\,
      I3 => Q(8),
      I4 => Q(7),
      I5 => Q(9),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF00F8"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_1,
      I2 => \ram_reg_i_32__2_n_0\,
      I3 => Q(8),
      I4 => Q(7),
      I5 => Q(9),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF00FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => ram_reg_2,
      I4 => \ram_reg_i_34__2_n_0\,
      I5 => ram_reg_3,
      O => ADDRARDADDR(0)
    );
\zext_ln117_reg_107[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => grp_ByteCpy_fu_344_src_ce0,
      I1 => idx_fu_26_reg(1),
      I2 => idx_fu_26_reg(0),
      I3 => \idx_fu_26_reg__0\(4),
      I4 => idx_fu_26_reg(2),
      I5 => idx_fu_26_reg(3),
      O => idx_fu_260
    );
\zext_ln117_reg_107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => idx_fu_26_reg(0),
      Q => zext_ln117_reg_107_reg(0),
      R => '0'
    );
\zext_ln117_reg_107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => idx_fu_26_reg(1),
      Q => zext_ln117_reg_107_reg(1),
      R => '0'
    );
\zext_ln117_reg_107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => idx_fu_26_reg(2),
      Q => zext_ln117_reg_107_reg(2),
      R => '0'
    );
\zext_ln117_reg_107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_260,
      D => idx_fu_26_reg(3),
      Q => zext_ln117_reg_107_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor is
  port (
    fout_2_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__2\ : out STD_LOGIC;
    \tmp_reg_224_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fin_2_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF1Xor_fu_702_src_ce0 : out STD_LOGIC;
    \idx_fu_40_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_fu_702_src_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_10\ : in STD_LOGIC;
    \q0_reg[7]_11\ : in STD_LOGIC;
    \q0_reg[7]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_13\ : in STD_LOGIC;
    \ap_CS_fsm_reg[294]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    grp_ByteXor_fu_191_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln185_reg_429 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_fu_702_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_31_0_0_i_5__4\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor : entity is "clefia_ByteXor";
end design_1_clefia_0_0_clefia_ByteXor;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor is
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_fu_191_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_fu_191_ap_ready : STD_LOGIC;
  signal grp_ByteXor_fu_191_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteXor_fu_191_dst_we0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_done : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^idx_fu_40_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_0_in__2\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[2]_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[4]_i_2__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \ap_CS_fsm[182]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ap_CS_fsm[183]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ap_CS_fsm[186]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \ap_CS_fsm[187]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \ap_CS_fsm[194]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ap_CS_fsm[195]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ap_CS_fsm[198]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ap_CS_fsm[199]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ap_CS_fsm[206]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ap_CS_fsm[207]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ap_CS_fsm[210]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ap_CS_fsm[211]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ap_CS_fsm[218]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ap_CS_fsm[219]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ap_CS_fsm[222]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ap_CS_fsm[223]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ap_CS_fsm[230]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ap_CS_fsm[231]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ap_CS_fsm[234]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ap_CS_fsm[235]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ap_CS_fsm[242]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ap_CS_fsm[243]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ap_CS_fsm[246]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ap_CS_fsm[247]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ap_CS_fsm[254]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ap_CS_fsm[255]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ap_CS_fsm[258]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ap_CS_fsm[259]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ap_CS_fsm[266]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[267]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[270]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ap_CS_fsm[271]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ap_CS_fsm[278]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ap_CS_fsm[279]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ap_CS_fsm[282]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ap_CS_fsm[283]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ap_CS_fsm[290]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ap_CS_fsm[291]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ap_CS_fsm[294]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ap_CS_fsm[295]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__16\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__2\ : label is "soft_lutpair438";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
begin
  \idx_fu_40_reg[2]_0\(0) <= \^idx_fu_40_reg[2]_0\(0);
  \p_0_in__2\ <= \^p_0_in__2\;
\add_ln124_30_reg_219[2]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => add_ln124_30_fu_144_p2(2)
    );
\add_ln124_30_reg_219[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_30_reg_219[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => add_ln185_reg_429(0),
      O => \^idx_fu_40_reg[2]_0\(0)
    );
\add_ln124_30_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_fu_191_dst_address0(0),
      R => '0'
    );
\add_ln124_30_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_fu_191_dst_address0(1),
      R => '0'
    );
\add_ln124_30_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => add_ln124_30_fu_144_p2(2),
      Q => grp_ByteXor_fu_191_dst_address0(2),
      R => '0'
    );
\add_ln124_30_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \^idx_fu_40_reg[2]_0\(0),
      Q => grp_ByteXor_fu_191_dst_address0(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_191_ap_start_reg,
      I5 => grp_ByteXor_fu_191_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222222222"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_191_ap_start_reg,
      I4 => grp_ByteXor_fu_191_ap_ready,
      I5 => Q(4),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(0),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(1),
      O => D(0)
    );
\ap_CS_fsm[183]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(1),
      O => D(1)
    );
\ap_CS_fsm[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(2),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(3),
      O => D(2)
    );
\ap_CS_fsm[187]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(3),
      O => D(3)
    );
\ap_CS_fsm[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(4),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(5),
      O => D(4)
    );
\ap_CS_fsm[195]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(5),
      O => D(5)
    );
\ap_CS_fsm[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(6),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(7),
      O => D(6)
    );
\ap_CS_fsm[199]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(7),
      O => D(7)
    );
\ap_CS_fsm[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => grp_ByteXor_fu_191_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_191_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(8),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(9),
      O => D(8)
    );
\ap_CS_fsm[207]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(9),
      O => D(9)
    );
\ap_CS_fsm[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(10),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(11),
      O => D(10)
    );
\ap_CS_fsm[211]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(11),
      O => D(11)
    );
\ap_CS_fsm[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(12),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(13),
      O => D(12)
    );
\ap_CS_fsm[219]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(13),
      O => D(13)
    );
\ap_CS_fsm[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(14),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(15),
      O => D(14)
    );
\ap_CS_fsm[223]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(15),
      O => D(15)
    );
\ap_CS_fsm[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(16),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(17),
      O => D(16)
    );
\ap_CS_fsm[231]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(17),
      O => D(17)
    );
\ap_CS_fsm[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(18),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(19),
      O => D(18)
    );
\ap_CS_fsm[235]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(19),
      O => D(19)
    );
\ap_CS_fsm[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(20),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(21),
      O => D(20)
    );
\ap_CS_fsm[243]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(21),
      O => D(21)
    );
\ap_CS_fsm[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(22),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(23),
      O => D(22)
    );
\ap_CS_fsm[247]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(23),
      O => D(23)
    );
\ap_CS_fsm[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(24),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(25),
      O => D(24)
    );
\ap_CS_fsm[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(25),
      O => D(25)
    );
\ap_CS_fsm[258]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(26),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(27),
      O => D(26)
    );
\ap_CS_fsm[259]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(27),
      O => D(27)
    );
\ap_CS_fsm[266]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(28),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(29),
      O => D(28)
    );
\ap_CS_fsm[267]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(29),
      O => D(29)
    );
\ap_CS_fsm[270]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(30),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(31),
      O => D(30)
    );
\ap_CS_fsm[271]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(31),
      O => D(31)
    );
\ap_CS_fsm[278]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(32),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(33),
      O => D(32)
    );
\ap_CS_fsm[279]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(33),
      O => D(33)
    );
\ap_CS_fsm[282]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(34),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(35),
      O => D(34)
    );
\ap_CS_fsm[283]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(35),
      O => D(35)
    );
\ap_CS_fsm[290]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(36),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(37),
      O => D(36)
    );
\ap_CS_fsm[291]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(37),
      O => D(37)
    );
\ap_CS_fsm[294]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[294]\(38),
      I1 => grp_ClefiaF1Xor_fu_702_ap_done,
      I2 => \ap_CS_fsm_reg[294]\(39),
      O => D(38)
    );
\ap_CS_fsm[295]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_done,
      I1 => \ap_CS_fsm_reg[294]\(39),
      O => D(39)
    );
\ap_CS_fsm[295]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ByteXor_fu_191_ap_ready,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      I5 => Q(0),
      O => grp_ClefiaF1Xor_fu_702_ap_done
    );
\ap_CS_fsm[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => grp_ByteXor_fu_191_ap_ready,
      I4 => Q(4),
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_fu_191_a_ce0,
      O => grp_ByteXor_fu_191_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_fu_191_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteXor_fu_191_dst_we0,
      R => SR(0)
    );
\grp_ByteXor_fu_191_ap_start_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ByteXor_fu_191_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7577FFFF0000"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ByteXor_fu_191_ap_ready,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaF1Xor_fu_702_ap_start_reg0,
      I5 => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      O => \ap_CS_fsm_reg[5]\
    );
\idx_fu_40[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_fu_191_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[0]_i_1__0_n_0\
    );
\idx_fu_40[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_fu_191_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[1]_i_1__0_n_0\
    );
\idx_fu_40[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_fu_191_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[2]_i_1__0_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1__0_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1__0_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1__0_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_0_in__2\,
      I1 => \q0_reg[7]_4\,
      O => E(0)
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => Q(4),
      I2 => \q0_reg[7]_5\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \q0_reg[7]_14\(0),
      O => grp_ClefiaF1Xor_fu_702_src_ce0
    );
\ram_reg_0_31_0_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => Q(4),
      I2 => \q0_reg[7]_12\(1),
      I3 => Q(2),
      I4 => grp_ClefiaF1Xor_fu_702_rk_address0(1),
      O => grp_ClefiaF1Xor_fu_702_src_address0(1)
    );
\ram_reg_0_31_0_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => \q0_reg[7]_12\(2),
      I3 => Q(2),
      I4 => \ram_reg_0_31_0_0_i_5__4\,
      O => grp_ClefiaF1Xor_fu_702_src_address0(2)
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(0),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(0),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(0),
      O => \tmp_reg_224_reg[7]_0\(0)
    );
\ram_reg_0_31_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_we0,
      I1 => Q(4),
      I2 => Q(2),
      I3 => \q0_reg[7]_5\(1),
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_6\,
      O => \^p_0_in__2\
    );
\ram_reg_0_31_0_0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(0),
      I1 => Q(4),
      I2 => \q0_reg[7]\(0),
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[7]_10\,
      O => fout_2_address0(0)
    );
\ram_reg_0_31_0_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(1),
      I1 => Q(4),
      I2 => \q0_reg[7]\(1),
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[7]_11\,
      O => fout_2_address0(1)
    );
\ram_reg_0_31_0_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(2),
      I1 => Q(4),
      I2 => \q0_reg[7]\(2),
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[7]_1\,
      O => fout_2_address0(2)
    );
\ram_reg_0_31_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(2),
      I1 => Q(4),
      I2 => \q0_reg[7]\(3),
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[7]_2\,
      O => fout_2_address0(3)
    );
\ram_reg_0_31_0_0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777FFFF47770000"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \q0_reg[7]_12\(3),
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_13\,
      O => fin_2_address0(0)
    );
\ram_reg_0_31_0_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(4),
      I1 => Q(4),
      I2 => \q0_reg[7]\(4),
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[7]_3\,
      O => fout_2_address0(4)
    );
\ram_reg_0_31_0_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => Q(4),
      I2 => \q0_reg[7]_12\(0),
      I3 => Q(2),
      I4 => grp_ClefiaF1Xor_fu_702_rk_address0(0),
      O => grp_ClefiaF1Xor_fu_702_src_address0(0)
    );
\ram_reg_0_31_1_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(1),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(1),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(1),
      O => \tmp_reg_224_reg[7]_0\(1)
    );
\ram_reg_0_31_2_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(2),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(2),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(2),
      O => \tmp_reg_224_reg[7]_0\(2)
    );
\ram_reg_0_31_3_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(3),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(3),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(3),
      O => \tmp_reg_224_reg[7]_0\(3)
    );
\ram_reg_0_31_4_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(4),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(4),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(4),
      O => \tmp_reg_224_reg[7]_0\(4)
    );
\ram_reg_0_31_5_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(5),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(5),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(5),
      O => \tmp_reg_224_reg[7]_0\(5)
    );
\ram_reg_0_31_6_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(6),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(6),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(6),
      O => \tmp_reg_224_reg[7]_0\(6)
    );
\ram_reg_0_31_7_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(7),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_7\(7),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(7),
      O => \tmp_reg_224_reg[7]_0\(7)
    );
\tmp_reg_224[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(0),
      I1 => \tmp_reg_224_reg[7]_2\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(1),
      I1 => \tmp_reg_224_reg[7]_2\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(2),
      I1 => \tmp_reg_224_reg[7]_2\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(3),
      I1 => \tmp_reg_224_reg[7]_2\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(4),
      I1 => \tmp_reg_224_reg[7]_2\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(5),
      I1 => \tmp_reg_224_reg[7]_2\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(6),
      I1 => \tmp_reg_224_reg[7]_2\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(7),
      I1 => \tmp_reg_224_reg[7]_2\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => tmp_reg_224(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => tmp_reg_224(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => tmp_reg_224(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => tmp_reg_224(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => tmp_reg_224(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => tmp_reg_224(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => tmp_reg_224(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => tmp_reg_224(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_1 is
  port (
    rk_ce0 : out STD_LOGIC;
    grp_ByteXor_1_fu_524_b_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]\ : out STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_1_fu_524_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_1_fu_524_Clefia_enc_we0 : out STD_LOGIC;
    grp_ByteXor_1_fu_524_Clefia_enc_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    b_ce0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_0\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_1\ : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteXor_1_fu_524_ap_start_reg : in STD_LOGIC;
    \b_offset_read_reg_307_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shl_ln1_fu_916_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ByteXor_1_fu_524_a_offset1 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_dec_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_enc_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_1 : entity is "clefia_ByteXor_1";
end design_1_clefia_0_0_clefia_ByteXor_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_1 is
  signal Clefia_dec_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Clefia_dec_we0 : STD_LOGIC;
  signal a_offset_read_reg_313 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_port_reg_dst_offset : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \ap_port_reg_dst_offset[3]_i_1_n_0\ : STD_LOGIC;
  signal b_load_1_reg_342 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_load_2_reg_362 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_load_3_reg_367 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_offset_read_reg_307 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal dst_offset_read_reg_335 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^grp_bytexor_1_fu_524_clefia_enc_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^grp_bytexor_1_fu_524_clefia_enc_ce0\ : STD_LOGIC;
  signal \^grp_bytexor_1_fu_524_clefia_enc_we0\ : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_ap_ready : STD_LOGIC;
  signal \^grp_bytexor_1_fu_524_b_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_ByteXor_1_fu_524_b_offset : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal mem_reg_i_103_n_0 : STD_LOGIC;
  signal mem_reg_i_108_n_0 : STD_LOGIC;
  signal mem_reg_i_113_n_0 : STD_LOGIC;
  signal mem_reg_i_118_n_0 : STD_LOGIC;
  signal mem_reg_i_122_n_0 : STD_LOGIC;
  signal mem_reg_i_73_n_0 : STD_LOGIC;
  signal mem_reg_i_74_n_0 : STD_LOGIC;
  signal mem_reg_i_83_n_0 : STD_LOGIC;
  signal mem_reg_i_88_n_0 : STD_LOGIC;
  signal mem_reg_i_93_n_0 : STD_LOGIC;
  signal mem_reg_i_98_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__38\ : label is "soft_lutpair100";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_port_reg_dst_offset[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \b_offset_read_reg_307[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \b_offset_read_reg_307[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of mem_reg_i_122 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of mem_reg_i_73 : label is "soft_lutpair98";
begin
  grp_ByteXor_1_fu_524_Clefia_enc_address0(2 downto 0) <= \^grp_bytexor_1_fu_524_clefia_enc_address0\(2 downto 0);
  grp_ByteXor_1_fu_524_Clefia_enc_ce0 <= \^grp_bytexor_1_fu_524_clefia_enc_ce0\;
  grp_ByteXor_1_fu_524_Clefia_enc_we0 <= \^grp_bytexor_1_fu_524_clefia_enc_we0\;
  grp_ByteXor_1_fu_524_b_address0(5 downto 0) <= \^grp_bytexor_1_fu_524_b_address0\(5 downto 0);
\a_offset_read_reg_313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => grp_ByteXor_1_fu_524_a_offset1,
      Q => a_offset_read_reg_313(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ByteXor_1_fu_524_ap_ready,
      I1 => grp_ByteXor_1_fu_524_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_ByteXor_1_fu_524_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^grp_bytexor_1_fu_524_b_address0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_bytexor_1_fu_524_b_address0\(0),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => grp_ByteXor_1_fu_524_ap_ready,
      R => ap_rst_n_inv
    );
\ap_port_reg_dst_offset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => ap_CS_fsm_state1,
      I3 => grp_ByteXor_1_fu_524_ap_start_reg,
      I4 => ap_port_reg_dst_offset(3),
      O => \ap_port_reg_dst_offset[3]_i_1_n_0\
    );
\ap_port_reg_dst_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_port_reg_dst_offset[3]_i_1_n_0\,
      Q => ap_port_reg_dst_offset(3),
      R => '0'
    );
\b_load_1_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(0),
      Q => b_load_1_reg_342(0),
      R => '0'
    );
\b_load_1_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(1),
      Q => b_load_1_reg_342(1),
      R => '0'
    );
\b_load_1_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(2),
      Q => b_load_1_reg_342(2),
      R => '0'
    );
\b_load_1_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(3),
      Q => b_load_1_reg_342(3),
      R => '0'
    );
\b_load_1_reg_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(4),
      Q => b_load_1_reg_342(4),
      R => '0'
    );
\b_load_1_reg_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(5),
      Q => b_load_1_reg_342(5),
      R => '0'
    );
\b_load_1_reg_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(6),
      Q => b_load_1_reg_342(6),
      R => '0'
    );
\b_load_1_reg_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => DOADO(7),
      Q => b_load_1_reg_342(7),
      R => '0'
    );
\b_load_2_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(0),
      Q => b_load_2_reg_362(0),
      R => '0'
    );
\b_load_2_reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(1),
      Q => b_load_2_reg_362(1),
      R => '0'
    );
\b_load_2_reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(2),
      Q => b_load_2_reg_362(2),
      R => '0'
    );
\b_load_2_reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(3),
      Q => b_load_2_reg_362(3),
      R => '0'
    );
\b_load_2_reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(4),
      Q => b_load_2_reg_362(4),
      R => '0'
    );
\b_load_2_reg_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(5),
      Q => b_load_2_reg_362(5),
      R => '0'
    );
\b_load_2_reg_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(6),
      Q => b_load_2_reg_362(6),
      R => '0'
    );
\b_load_2_reg_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => D(7),
      Q => b_load_2_reg_362(7),
      R => '0'
    );
\b_load_3_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(0),
      Q => b_load_3_reg_367(0),
      R => '0'
    );
\b_load_3_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(1),
      Q => b_load_3_reg_367(1),
      R => '0'
    );
\b_load_3_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(2),
      Q => b_load_3_reg_367(2),
      R => '0'
    );
\b_load_3_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(3),
      Q => b_load_3_reg_367(3),
      R => '0'
    );
\b_load_3_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(4),
      Q => b_load_3_reg_367(4),
      R => '0'
    );
\b_load_3_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(5),
      Q => b_load_3_reg_367(5),
      R => '0'
    );
\b_load_3_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(6),
      Q => b_load_3_reg_367(6),
      R => '0'
    );
\b_load_3_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(7),
      Q => b_load_3_reg_367(7),
      R => '0'
    );
\b_offset_read_reg_307[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      O => grp_ByteXor_1_fu_524_b_offset(2)
    );
\b_offset_read_reg_307[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000CA"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(0),
      I1 => ram_reg_4,
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      O => grp_ByteXor_1_fu_524_b_offset(5)
    );
\b_offset_read_reg_307[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000CA"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(1),
      I1 => ram_reg_3,
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      O => grp_ByteXor_1_fu_524_b_offset(6)
    );
\b_offset_read_reg_307[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000CA"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(2),
      I1 => ram_reg_2,
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      O => grp_ByteXor_1_fu_524_b_offset(7)
    );
\b_offset_read_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => grp_ByteXor_1_fu_524_b_offset(2),
      Q => b_offset_read_reg_307(2),
      R => '0'
    );
\b_offset_read_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \b_offset_read_reg_307_reg[3]_0\(0),
      Q => b_offset_read_reg_307(3),
      R => '0'
    );
\b_offset_read_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => grp_ByteXor_1_fu_524_b_offset(5),
      Q => b_offset_read_reg_307(5),
      R => '0'
    );
\b_offset_read_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => grp_ByteXor_1_fu_524_b_offset(6),
      Q => b_offset_read_reg_307(6),
      R => '0'
    );
\b_offset_read_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => grp_ByteXor_1_fu_524_b_offset(7),
      Q => b_offset_read_reg_307(7),
      R => '0'
    );
\dst_offset_read_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_bytexor_1_fu_524_b_address0\(0),
      D => ap_port_reg_dst_offset(3),
      Q => dst_offset_read_reg_335(3),
      R => '0'
    );
grp_ByteXor_1_fu_524_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_ByteXor_1_fu_524_ap_ready,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => grp_ByteXor_1_fu_524_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_0\
    );
\int_Clefia_dec_shift0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47B800"
    )
        port map (
      I0 => \int_Clefia_dec_shift0_reg[1]_0\,
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => \^grp_bytexor_1_fu_524_clefia_enc_ce0\,
      I3 => Clefia_dec_address0(1),
      I4 => \int_Clefia_dec_shift0_reg[1]_2\,
      O => \int_Clefia_dec_shift0_reg[1]\
    );
mem_reg_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(3),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(3),
      I3 => ap_CS_fsm_state4,
      I4 => D(3),
      O => mem_reg_i_103_n_0
    );
mem_reg_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(2),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(2),
      I3 => ap_CS_fsm_state4,
      I4 => D(2),
      O => mem_reg_i_108_n_0
    );
mem_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(1),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(1),
      I3 => ap_CS_fsm_state4,
      I4 => D(1),
      O => mem_reg_i_113_n_0
    );
mem_reg_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(0),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(0),
      I3 => ap_CS_fsm_state4,
      I4 => D(0),
      O => mem_reg_i_118_n_0
    );
mem_reg_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state7,
      I3 => grp_ByteXor_1_fu_524_ap_ready,
      O => \^grp_bytexor_1_fu_524_clefia_enc_address0\(1)
    );
mem_reg_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state6,
      O => mem_reg_i_122_n_0
    );
\mem_reg_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => \^grp_bytexor_1_fu_524_clefia_enc_address0\(0),
      I3 => Clefia_dec_address0(1),
      I4 => Clefia_dec_we0,
      O => \ap_CS_fsm_reg[15]\(3)
    );
\mem_reg_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => \^grp_bytexor_1_fu_524_clefia_enc_address0\(0),
      I3 => Clefia_dec_address0(1),
      I4 => Clefia_dec_we0,
      O => \ap_CS_fsm_reg[15]\(2)
    );
\mem_reg_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => \^grp_bytexor_1_fu_524_clefia_enc_address0\(0),
      I3 => Clefia_dec_we0,
      I4 => Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[15]\(1)
    );
mem_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004700"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => \^grp_bytexor_1_fu_524_clefia_enc_address0\(0),
      I3 => Clefia_dec_we0,
      I4 => Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[15]\(0)
    );
mem_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => grp_ByteXor_1_fu_524_ap_ready,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state6,
      I5 => ap_CS_fsm_state5,
      O => \^grp_bytexor_1_fu_524_clefia_enc_address0\(0)
    );
mem_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => mem_reg(1),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state7,
      I5 => grp_ByteXor_1_fu_524_ap_ready,
      O => Clefia_dec_address0(1)
    );
\mem_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \int_Clefia_dec_shift0_reg[1]_0\,
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state6,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => \^grp_bytexor_1_fu_524_b_address0\(0),
      O => Clefia_dec_we0
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \^grp_bytexor_1_fu_524_clefia_enc_we0\,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state1,
      I5 => grp_ByteXor_1_fu_524_ap_start_reg,
      O => \^grp_bytexor_1_fu_524_clefia_enc_ce0\
    );
\mem_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0DD0000F0DD"
    )
        port map (
      I0 => mem_reg_i_73_n_0,
      I1 => mem_reg_i_74_n_0,
      I2 => a_offset_read_reg_313(3),
      I3 => ap_CS_fsm_state7,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => dst_offset_read_reg_335(3),
      O => \^grp_bytexor_1_fu_524_clefia_enc_address0\(2)
    );
mem_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(7),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(7),
      I3 => mem_reg_i_83_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(7),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(7)
    );
mem_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(6),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(6),
      I3 => mem_reg_i_88_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(6),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(6)
    );
mem_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(5),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(5),
      I3 => mem_reg_i_93_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(5),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(5)
    );
mem_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(4),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(4),
      I3 => mem_reg_i_98_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(4),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(4)
    );
mem_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(3),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(3),
      I3 => mem_reg_i_103_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(3),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(3)
    );
mem_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(2),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(2),
      I3 => mem_reg_i_108_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(2),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(2)
    );
mem_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(1),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(1),
      I3 => mem_reg_i_113_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(1),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(1)
    );
mem_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Clefia_dec_q0(0),
      I1 => \int_Clefia_dec_shift0_reg[1]_1\,
      I2 => Clefia_enc_q0(0),
      I3 => mem_reg_i_118_n_0,
      I4 => grp_ByteXor_1_fu_524_ap_ready,
      I5 => b_load_3_reg_367(0),
      O => grp_ByteXor_1_fu_524_Clefia_enc_d0(0)
    );
mem_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state6,
      I2 => grp_ByteXor_1_fu_524_ap_ready,
      I3 => \^grp_bytexor_1_fu_524_b_address0\(0),
      O => \^grp_bytexor_1_fu_524_clefia_enc_we0\
    );
mem_reg_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5535553F"
    )
        port map (
      I0 => dst_offset_read_reg_335(3),
      I1 => a_offset_read_reg_313(3),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state4,
      O => mem_reg_i_73_n_0
    );
mem_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => ap_port_reg_dst_offset(3),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => grp_ByteXor_1_fu_524_a_offset1,
      I3 => ap_CS_fsm_state3,
      I4 => a_offset_read_reg_313(3),
      I5 => mem_reg_i_122_n_0,
      O => mem_reg_i_74_n_0
    );
mem_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(7),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(7),
      I3 => ap_CS_fsm_state4,
      I4 => D(7),
      O => mem_reg_i_83_n_0
    );
mem_reg_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(6),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(6),
      I3 => ap_CS_fsm_state4,
      I4 => D(6),
      O => mem_reg_i_88_n_0
    );
mem_reg_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(5),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(5),
      I3 => ap_CS_fsm_state4,
      I4 => D(5),
      O => mem_reg_i_93_n_0
    );
mem_reg_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => b_load_2_reg_362(4),
      I1 => ap_CS_fsm_state6,
      I2 => b_load_1_reg_342(4),
      I3 => ap_CS_fsm_state4,
      I4 => D(4),
      O => mem_reg_i_98_n_0
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B888888888"
    )
        port map (
      I0 => b_offset_read_reg_307(7),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => shl_ln1_fu_916_p3(2),
      I3 => ram_reg_2,
      I4 => Q(2),
      I5 => \b_offset_read_reg_307_reg[3]_0\(0),
      O => \^grp_bytexor_1_fu_524_b_address0\(5)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B888888888"
    )
        port map (
      I0 => b_offset_read_reg_307(6),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => shl_ln1_fu_916_p3(1),
      I3 => ram_reg_3,
      I4 => Q(2),
      I5 => \b_offset_read_reg_307_reg[3]_0\(0),
      O => \^grp_bytexor_1_fu_524_b_address0\(4)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B888888888"
    )
        port map (
      I0 => b_offset_read_reg_307(5),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => shl_ln1_fu_916_p3(0),
      I3 => ram_reg_4,
      I4 => Q(2),
      I5 => \b_offset_read_reg_307_reg[3]_0\(0),
      O => \^grp_bytexor_1_fu_524_b_address0\(3)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => b_offset_read_reg_307(3),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => Q(6),
      I3 => Q(4),
      O => \^grp_bytexor_1_fu_524_b_address0\(2)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => b_offset_read_reg_307(2),
      I1 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I2 => Q(6),
      I3 => Q(4),
      I4 => Q(2),
      O => \^grp_bytexor_1_fu_524_b_address0\(1)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_0,
      I2 => b_ce0,
      I3 => ram_reg_1,
      I4 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I5 => ap_NS_fsm(1),
      O => rk_ce0
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_ByteXor_1_fu_524_ap_start_reg,
      I2 => \^grp_bytexor_1_fu_524_b_address0\(0),
      I3 => ram_reg_1,
      O => rk_ce1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : out STD_LOGIC;
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln124_reg_273_reg[1]_0\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC;
    dst2_02_fu_46_reg_1 : out STD_LOGIC;
    q0_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ClefiaF1Xor_1_fu_543_rk_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    con256_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_38_reg[2]_1\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg : out STD_LOGIC;
    \dst16_04_fu_54_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    \dst3_01_fu_42_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_110_fu_98_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_5 : in STD_LOGIC;
    con256_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_13 : in STD_LOGIC;
    q0_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_110 : entity is "clefia_ByteXor_110";
end design_1_clefia_0_0_clefia_ByteXor_110;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_110 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^clefia_s1_ce0\ : STD_LOGIC;
  signal \dst16_04_fu_54[7]_i_1__0_n_0\ : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_1_n_0 : STD_LOGIC;
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst3_01_fu_42[7]_i_1__0_n_0\ : STD_LOGIC;
  signal grp_ByteXor_110_fu_98_ap_ready : STD_LOGIC;
  signal \^grp_clefiaf1xor_1_fu_543_rk_address0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_0\ : STD_LOGIC;
  signal \q0_reg_i_16__5_n_0\ : STD_LOGIC;
  signal q0_reg_i_18_n_0 : STD_LOGIC;
  signal q0_reg_i_21_n_0 : STD_LOGIC;
  signal q0_reg_i_27_n_0 : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  signal NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair368";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dst2_02_fu_46_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dst2_02_fu_46_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dst2_02_fu_46_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dst2_02_fu_46_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_110_fu_98/dst2_02_fu_46_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dst2_02_fu_46_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dst2_02_fu_46_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dst2_02_fu_46_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of dst2_02_fu_46_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dst2_02_fu_46_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dst2_02_fu_46_reg : label is 7;
  attribute SOFT_HLUTNM of q0_reg_i_18 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of q0_reg_i_20 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of q0_reg_i_21 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of q0_reg_i_24 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of q0_reg_i_27 : label is "soft_lutpair367";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[1]_1\(0) <= \^ap_cs_fsm_reg[1]_1\(0);
  clefia_s1_ce0 <= \^clefia_s1_ce0\;
  grp_ClefiaF1Xor_1_fu_543_rk_address0(1 downto 0) <= \^grp_clefiaf1xor_1_fu_543_rk_address0\(1 downto 0);
  \idx_fu_38_reg[2]_0\ <= \^idx_fu_38_reg[2]_0\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I1 => \^ap_cs_fsm_reg[1]_1\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I2 => \^ap_cs_fsm_reg[1]_1\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_98_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[1]_1\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_110_fu_98_ap_start_reg,
      I3 => grp_ByteXor_110_fu_98_ap_ready,
      I4 => Q(0),
      I5 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => grp_ByteXor_110_fu_98_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_110_fu_98_ap_start_reg,
      I3 => grp_ByteXor_110_fu_98_ap_ready,
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_1\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__0_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(0),
      Q => \dst16_04_fu_54_reg[7]_0\(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(1),
      Q => \dst16_04_fu_54_reg[7]_0\(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(2),
      Q => \dst16_04_fu_54_reg[7]_0\(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(3),
      Q => \dst16_04_fu_54_reg[7]_0\(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(4),
      Q => \dst16_04_fu_54_reg[7]_0\(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(5),
      Q => \dst16_04_fu_54_reg[7]_0\(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(6),
      Q => \dst16_04_fu_54_reg[7]_0\(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(7),
      Q => \dst16_04_fu_54_reg[7]_0\(7),
      R => '0'
    );
dst2_02_fu_46_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => \dst3_01_fu_42_reg[7]_0\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => dst2_02_fu_46_reg_2(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => dst2_02_fu_46_reg_i_1_n_0,
      ENBWREN => clefia_s0_ce0_0,
      REGCEAREGCE => \^clefia_s1_ce0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
dst2_02_fu_46_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => dst2_02_fu_46_reg_i_1_n_0
    );
\dst3_01_fu_42[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__0_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(0),
      Q => dst3_01_fu_42(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(1),
      Q => dst3_01_fu_42(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(2),
      Q => dst3_01_fu_42(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(3),
      Q => dst3_01_fu_42(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(4),
      Q => dst3_01_fu_42(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(5),
      Q => dst3_01_fu_42(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(6),
      Q => dst3_01_fu_42(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(7),
      Q => dst3_01_fu_42(7),
      R => '0'
    );
grp_ByteXor_110_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ByteXor_110_fu_98_ap_ready,
      I3 => grp_ByteXor_110_fu_98_ap_start_reg,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_98_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_98_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_98_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^idx_fu_38_reg[2]_0\,
      R => '0'
    );
\q0_reg_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I1 => q0_reg_7,
      I2 => grp_ClefiaF0Xor_2_fu_504_rk_address0(0),
      I3 => q0_reg_5,
      I4 => con256_address0(0),
      O => ADDRARDADDR(0)
    );
q0_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(7),
      I1 => dst3_01_fu_42(7),
      I2 => Q(2),
      O => ADDRBWRADDR(7)
    );
q0_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(6),
      I1 => dst3_01_fu_42(6),
      I2 => Q(2),
      O => ADDRBWRADDR(6)
    );
q0_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(5),
      I1 => dst3_01_fu_42(5),
      I2 => Q(2),
      O => ADDRBWRADDR(5)
    );
q0_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(4),
      I1 => dst3_01_fu_42(4),
      I2 => Q(2),
      O => ADDRBWRADDR(4)
    );
q0_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(3),
      I1 => dst3_01_fu_42(3),
      I2 => Q(2),
      O => ADDRBWRADDR(3)
    );
q0_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(2),
      I1 => dst3_01_fu_42(2),
      I2 => Q(2),
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => q0_reg_0,
      I1 => q0_reg_1,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => q0_reg_2,
      I4 => q0_reg_3,
      I5 => q0_reg_4,
      O => \q0_reg_i_16__5_n_0\
    );
q0_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(1),
      I1 => dst3_01_fu_42(1),
      I2 => Q(2),
      O => ADDRBWRADDR(1)
    );
q0_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => q0_reg_0,
      I1 => q0_reg_1,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => q0_reg_2,
      O => q0_reg_i_18_n_0
    );
\q0_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(0),
      I1 => dst3_01_fu_42(0),
      I2 => Q(2),
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => q0_reg_7,
      I2 => q0_reg_12(0),
      I3 => q0_reg_13,
      I4 => q0_reg_5,
      I5 => q0_reg_14(0),
      O => con256_ce0
    );
\q0_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273_reg[1]_0\
    );
q0_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_110_fu_98_ap_start_reg,
      I3 => grp_ByteXor_110_fu_98_ap_ready,
      O => \^clefia_s1_ce0\
    );
q0_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      O => grp_ByteXor_110_fu_98_ap_ready
    );
q0_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q0_reg_2,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => q0_reg_1,
      O => q0_reg_i_21_n_0
    );
q0_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_1,
      I1 => \^idx_fu_38_reg[2]_0\,
      O => \idx_fu_38_reg[2]_1\
    );
q0_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2EE2"
    )
        port map (
      I0 => q0_reg_6(0),
      I1 => q0_reg_7,
      I2 => q0_reg_1,
      I3 => \^idx_fu_38_reg[2]_0\,
      I4 => q0_reg_8,
      O => q0_reg_i_27_n_0
    );
\q0_reg_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_110_fu_98_ap_start_reg,
      I3 => grp_ByteXor_110_fu_98_ap_ready,
      I4 => Q(2),
      O => clefia_s0_ce0
    );
\q0_reg_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => q0_reg_9,
      I1 => q0_reg_7,
      I2 => \q0_reg_i_16__5_n_0\,
      I3 => q0_reg_5,
      I4 => con256_address0(6),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => q0_reg_i_18_n_0,
      I1 => q0_reg_3,
      I2 => q0_reg_7,
      I3 => q0_reg_10,
      I4 => q0_reg_5,
      I5 => con256_address0(5),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => q0_reg_i_21_n_0,
      I1 => q0_reg_0,
      I2 => q0_reg_7,
      I3 => q0_reg_11,
      I4 => q0_reg_5,
      I5 => con256_address0(4),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0_reg_i_27_n_0,
      I1 => q0_reg_5,
      I2 => con256_address0(3),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_0\,
      I1 => q0_reg_7,
      I2 => grp_ClefiaF0Xor_2_fu_504_rk_address0(2),
      I3 => q0_reg_5,
      I4 => con256_address0(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I1 => q0_reg_7,
      I2 => grp_ClefiaF0Xor_2_fu_504_rk_address0(1),
      I3 => q0_reg_5,
      I4 => con256_address0(1),
      O => ADDRARDADDR(1)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^grp_clefiaf1xor_1_fu_543_rk_address0\(0),
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
\y_1_reg_382[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^dobdo\(6),
      I2 => \^dobdo\(0),
      O => q0_reg
    );
\y_2_reg_387[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => DOADO(0),
      O => dst2_02_fu_46_reg_0
    );
\y_3_reg_392[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => DOADO(2),
      O => dst2_02_fu_46_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_110_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_38_reg[1]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_3_reg_334_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg : out STD_LOGIC;
    \dst2_02_fu_46_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_110_fu_94_ap_start_reg : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_110_21 : entity is "clefia_ByteXor_110";
end design_1_clefia_0_0_clefia_ByteXor_110_21;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_110_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst16_04_fu_54[7]_i_1_n_0\ : STD_LOGIC;
  signal \dst2_02_fu_46[7]_i_1_n_0\ : STD_LOGIC;
  signal \dst3_01_fu_42[7]_i_1_n_0\ : STD_LOGIC;
  signal dst_03_fu_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst_03_fu_50[7]_i_1_n_0\ : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_ap_ready : STD_LOGIC;
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[0]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[1]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_0\ : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair335";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of q0_reg_i_19 : label is "soft_lutpair336";
begin
  Q(0) <= \^q\(0);
  \idx_fu_38_reg[0]_0\ <= \^idx_fu_38_reg[0]_0\;
  \idx_fu_38_reg[1]_0\ <= \^idx_fu_38_reg[1]_0\;
  \idx_fu_38_reg[2]_0\ <= \^idx_fu_38_reg[2]_0\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^q\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^q\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^q\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_94_ap_start_reg,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteXor_110_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F888F8"
    )
        port map (
      I0 => q0_reg(0),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      I2 => q0_reg(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_94_ap_start_reg,
      I5 => grp_ByteXor_110_fu_94_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_110_fu_94_ap_ready,
      I1 => grp_ByteXor_110_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => q0_reg(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[0]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[1]_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \^q\(0),
      O => grp_ByteXor_110_fu_94_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst16_04_fu_54(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst16_04_fu_54(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst16_04_fu_54(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst16_04_fu_54(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst16_04_fu_54(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst16_04_fu_54(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst16_04_fu_54(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst16_04_fu_54(7),
      R => '0'
    );
\dst2_02_fu_46[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => \dst2_02_fu_46[7]_i_1_n_0\
    );
\dst2_02_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst2_02_fu_46_reg[7]_0\(0),
      R => '0'
    );
\dst2_02_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst2_02_fu_46_reg[7]_0\(1),
      R => '0'
    );
\dst2_02_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst2_02_fu_46_reg[7]_0\(2),
      R => '0'
    );
\dst2_02_fu_46_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst2_02_fu_46_reg[7]_0\(3),
      R => '0'
    );
\dst2_02_fu_46_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst2_02_fu_46_reg[7]_0\(4),
      R => '0'
    );
\dst2_02_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst2_02_fu_46_reg[7]_0\(5),
      R => '0'
    );
\dst2_02_fu_46_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst2_02_fu_46_reg[7]_0\(6),
      R => '0'
    );
\dst2_02_fu_46_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst2_02_fu_46_reg[7]_0\(7),
      R => '0'
    );
\dst3_01_fu_42[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst3_01_fu_42_reg[7]_0\(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst3_01_fu_42_reg[7]_0\(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst3_01_fu_42_reg[7]_0\(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst3_01_fu_42_reg[7]_0\(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst3_01_fu_42_reg[7]_0\(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst3_01_fu_42_reg[7]_0\(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst3_01_fu_42_reg[7]_0\(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst3_01_fu_42_reg[7]_0\(7),
      R => '0'
    );
\dst_03_fu_50[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \dst_03_fu_50[7]_i_1_n_0\
    );
\dst_03_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst_03_fu_50(0),
      R => '0'
    );
\dst_03_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst_03_fu_50(1),
      R => '0'
    );
\dst_03_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst_03_fu_50(2),
      R => '0'
    );
\dst_03_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst_03_fu_50(3),
      R => '0'
    );
\dst_03_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst_03_fu_50(4),
      R => '0'
    );
\dst_03_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst_03_fu_50(5),
      R => '0'
    );
\dst_03_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst_03_fu_50(6),
      R => '0'
    );
\dst_03_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst_03_fu_50(7),
      R => '0'
    );
grp_ByteXor_110_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      I1 => q0_reg(0),
      I2 => grp_ByteXor_110_fu_94_ap_ready,
      I3 => grp_ByteXor_110_fu_94_ap_start_reg,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_94_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_94_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_110_fu_94_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^idx_fu_38_reg[0]_0\,
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^idx_fu_38_reg[1]_0\,
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^idx_fu_38_reg[2]_0\,
      R => '0'
    );
q0_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(0),
      I1 => dst_03_fu_50(0),
      I2 => q0_reg(2),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(0),
      I1 => dst16_04_fu_54(0),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(0)
    );
q0_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => q0_reg(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_110_fu_94_ap_start_reg,
      I3 => grp_ByteXor_110_fu_94_ap_ready,
      O => ap_NS_fsm10_out
    );
q0_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => dst_03_fu_50(7),
      I2 => q0_reg(2),
      O => ADDRARDADDR(7)
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(7),
      I1 => dst16_04_fu_54(7),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(7)
    );
q0_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => dst_03_fu_50(6),
      I2 => q0_reg(2),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(6),
      I1 => dst16_04_fu_54(6),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(6)
    );
q0_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(5),
      I1 => dst_03_fu_50(5),
      I2 => q0_reg(2),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(5),
      I1 => dst16_04_fu_54(5),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(5)
    );
q0_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(4),
      I1 => dst_03_fu_50(4),
      I2 => q0_reg(2),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(4),
      I1 => dst16_04_fu_54(4),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(4)
    );
q0_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(3),
      I1 => dst_03_fu_50(3),
      I2 => q0_reg(2),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(3),
      I1 => dst16_04_fu_54(3),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(3)
    );
q0_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(2),
      I1 => dst_03_fu_50(2),
      I2 => q0_reg(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(2),
      I1 => dst16_04_fu_54(2),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(2)
    );
q0_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(1),
      I1 => dst_03_fu_50(1),
      I2 => q0_reg(2),
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(1),
      I1 => dst16_04_fu_54(1),
      I2 => q0_reg(2),
      O => \x_3_reg_334_reg[7]\(1)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_111 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \add_ln124_23_reg_174_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln124_23_reg_174_reg[6]_0\ : out STD_LOGIC;
    \add_ln124_23_reg_174_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[436]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    con128_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_179_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \add_ln124_23_reg_174_reg[7]_1\ : in STD_LOGIC;
    grp_ByteXor_111_fu_848_ap_start_reg : in STD_LOGIC;
    \ram_reg_i_33__2_0\ : in STD_LOGIC;
    \ram_reg_i_44__0_0\ : in STD_LOGIC;
    \ram_reg_i_44__0_1\ : in STD_LOGIC;
    \ram_reg_i_28__1\ : in STD_LOGIC;
    \ram_reg_i_36__0_0\ : in STD_LOGIC;
    \ram_reg_i_44__0_2\ : in STD_LOGIC;
    grp_ByteXor_111_fu_848_ap_start_reg_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    b_offset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_111 : entity is "clefia_ByteXor_111";
end design_1_clefia_0_0_clefia_ByteXor_111;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_111 is
  signal add_ln124_23_fu_124_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \add_ln124_23_reg_174[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln124_23_reg_174[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln124_23_reg_174[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln124_23_reg_174[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln124_23_reg_174_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln124_23_reg_174_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln124_23_reg_174_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln124_fu_99_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^con128_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_111_fu_848_ap_ready : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_dst_address0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal idx_fu_300 : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \q0_reg_i_12__2_n_1\ : STD_LOGIC;
  signal \q0_reg_i_12__2_n_2\ : STD_LOGIC;
  signal \q0_reg_i_12__2_n_3\ : STD_LOGIC;
  signal q0_reg_i_30_n_0 : STD_LOGIC;
  signal ram_reg_i_102_n_0 : STD_LOGIC;
  signal \ram_reg_i_33__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_86_n_0 : STD_LOGIC;
  signal ram_reg_i_91_n_0 : STD_LOGIC;
  signal xor_ln124_fu_134_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln124_23_reg_174_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q0_reg_i_12__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln124_23_reg_174_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[437]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_CS_fsm[438]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_CS_fsm[441]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_CS_fsm[442]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_CS_fsm[445]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_CS_fsm[446]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_CS_fsm[449]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[450]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[453]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_CS_fsm[454]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_CS_fsm[457]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_CS_fsm[458]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_CS_fsm[461]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_CS_fsm[462]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_CS_fsm[465]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[466]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[469]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_CS_fsm[470]_i_1\ : label is "soft_lutpair174";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_1__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \idx_fu_30[4]_i_2__0\ : label is "soft_lutpair175";
  attribute ADDER_THRESHOLD of \q0_reg_i_12__2\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_i_78 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of ram_reg_i_83 : label is "soft_lutpair177";
begin
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  con128_address0(7 downto 0) <= \^con128_address0\(7 downto 0);
\add_ln124_23_reg_174[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con128_address0\(3),
      O => add_ln124_23_fu_124_p2(3)
    );
\add_ln124_23_reg_174[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^con128_address0\(0),
      I2 => \^con128_address0\(3),
      I3 => \^con128_address0\(1),
      I4 => \^con128_address0\(2),
      I5 => idx_fu_30_reg(4),
      O => idx_fu_300
    );
\add_ln124_23_reg_174[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => Q(17),
      I1 => Q(13),
      I2 => Q(15),
      I3 => Q(9),
      I4 => Q(11),
      O => \add_ln124_23_reg_174[7]_i_3_n_0\
    );
\add_ln124_23_reg_174[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445444544454444"
    )
        port map (
      I0 => Q(17),
      I1 => \add_ln124_23_reg_174_reg[7]_1\,
      I2 => Q(11),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(5),
      O => \add_ln124_23_reg_174[7]_i_4_n_0\
    );
\add_ln124_23_reg_174[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55556566"
    )
        port map (
      I0 => idx_fu_30_reg(4),
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(11),
      I4 => \add_ln124_23_reg_174[7]_i_7_n_0\,
      I5 => Q(17),
      O => \add_ln124_23_reg_174[7]_i_5_n_0\
    );
\add_ln124_23_reg_174[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(13),
      I4 => Q(9),
      O => \add_ln124_23_reg_174[7]_i_7_n_0\
    );
\add_ln124_23_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^con128_address0\(0),
      Q => \add_ln124_23_reg_174_reg[3]_0\(0),
      R => '0'
    );
\add_ln124_23_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^con128_address0\(1),
      Q => grp_ByteXor_111_fu_848_dst_address0(1),
      R => '0'
    );
\add_ln124_23_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^con128_address0\(2),
      Q => \add_ln124_23_reg_174_reg[3]_0\(1),
      R => '0'
    );
\add_ln124_23_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_23_fu_124_p2(3),
      Q => \add_ln124_23_reg_174_reg[3]_0\(2),
      R => '0'
    );
\add_ln124_23_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_23_fu_124_p2(4),
      Q => grp_ByteXor_111_fu_848_dst_address0(4),
      R => '0'
    );
\add_ln124_23_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_23_fu_124_p2(5),
      Q => grp_ByteXor_111_fu_848_dst_address0(5),
      R => '0'
    );
\add_ln124_23_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_23_fu_124_p2(6),
      Q => grp_ByteXor_111_fu_848_dst_address0(6),
      R => '0'
    );
\add_ln124_23_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_23_fu_124_p2(7),
      Q => grp_ByteXor_111_fu_848_dst_address0(7),
      R => '0'
    );
\add_ln124_23_reg_174_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln124_23_reg_174_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln124_23_reg_174_reg[7]_i_2_n_1\,
      CO(1) => \add_ln124_23_reg_174_reg[7]_i_2_n_2\,
      CO(0) => \add_ln124_23_reg_174_reg[7]_i_2_n_3\,
      CYINIT => \^con128_address0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => idx_fu_30_reg(4),
      O(3 downto 0) => add_ln124_23_fu_124_p2(7 downto 4),
      S(3) => Q(17),
      S(2) => \add_ln124_23_reg_174[7]_i_3_n_0\,
      S(1) => \add_ln124_23_reg_174[7]_i_4_n_0\,
      S(0) => \add_ln124_23_reg_174[7]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444474"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => ap_CS_fsm_state3,
      I4 => \^ap_cs_fsm_reg[3]_0\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^con128_address0\(0),
      I1 => \^con128_address0\(3),
      I2 => \^con128_address0\(1),
      I3 => \^con128_address0\(2),
      I4 => idx_fu_30_reg(4),
      I5 => \^ap_cs_fsm_reg[3]_0\(0),
      O => grp_ByteXor_111_fu_848_ap_ready
    );
\ap_CS_fsm[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => grp_ByteXor_111_fu_848_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => idx_fu_30_reg(4),
      I2 => \^con128_address0\(2),
      I3 => \^con128_address0\(1),
      I4 => \^con128_address0\(3),
      I5 => \^con128_address0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[437]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[438]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[441]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[442]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[445]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(4),
      I4 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[446]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[449]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(6),
      I4 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[450]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[453]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(8),
      I4 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[454]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[457]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(10),
      I4 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[458]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[461]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(12),
      I4 => Q(13),
      O => D(12)
    );
\ap_CS_fsm[462]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(13),
      O => D(13)
    );
\ap_CS_fsm[465]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(14),
      I4 => Q(15),
      O => D(14)
    );
\ap_CS_fsm[466]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(15),
      O => D(15)
    );
\ap_CS_fsm[469]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(16),
      I4 => Q(17),
      O => D(16)
    );
\ap_CS_fsm[470]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_111_fu_848_ap_ready,
      I3 => Q(17),
      O => D(17)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SR(0)
    );
grp_ByteXor_111_fu_848_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_ready,
      I1 => grp_ByteXor_111_fu_848_ap_start_reg_reg,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(6),
      I5 => grp_ByteXor_111_fu_848_ap_start_reg,
      O => \ap_CS_fsm_reg[436]\
    );
\idx_fu_30[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con128_address0\(0),
      O => add_ln124_fu_99_p2(0)
    );
\idx_fu_30[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^con128_address0\(0),
      I1 => \^con128_address0\(1),
      O => add_ln124_fu_99_p2(1)
    );
\idx_fu_30[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^con128_address0\(0),
      I1 => \^con128_address0\(1),
      I2 => \^con128_address0\(2),
      O => add_ln124_fu_99_p2(2)
    );
\idx_fu_30[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^con128_address0\(1),
      I1 => \^con128_address0\(0),
      I2 => \^con128_address0\(2),
      I3 => \^con128_address0\(3),
      O => add_ln124_fu_99_p2(3)
    );
\idx_fu_30[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^con128_address0\(2),
      I1 => \^con128_address0\(0),
      I2 => \^con128_address0\(1),
      I3 => \^con128_address0\(3),
      I4 => idx_fu_30_reg(4),
      O => add_ln124_fu_99_p2(4)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_99_p2(0),
      Q => \^con128_address0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_99_p2(1),
      Q => \^con128_address0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_99_p2(2),
      Q => \^con128_address0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_99_p2(3),
      Q => \^con128_address0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_99_p2(4),
      Q => idx_fu_30_reg(4),
      R => ap_NS_fsm1
    );
\q0_reg_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_q0_reg_i_12__2_CO_UNCONNECTED\(3),
      CO(2) => \q0_reg_i_12__2_n_1\,
      CO(1) => \q0_reg_i_12__2_n_2\,
      CO(0) => \q0_reg_i_12__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => idx_fu_30_reg(4),
      O(3 downto 0) => \^con128_address0\(7 downto 4),
      S(3 downto 1) => b_offset(2 downto 0),
      S(0) => q0_reg_i_30_n_0
    );
q0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55556566"
    )
        port map (
      I0 => idx_fu_30_reg(4),
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(11),
      I4 => \add_ln124_23_reg_174[7]_i_7_n_0\,
      I5 => Q(17),
      O => q0_reg_i_30_n_0
    );
ram_reg_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300AAAA"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_dst_address0(1),
      I1 => \ram_reg_i_44__0_2\,
      I2 => \ram_reg_i_44__0_0\,
      I3 => \ram_reg_i_44__0_1\,
      I4 => \ram_reg_i_28__1\,
      O => ram_reg_i_102_n_0
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BAFFBAFFBA00"
    )
        port map (
      I0 => ram_reg_i_86_n_0,
      I1 => ram_reg_8,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_9,
      I5 => grp_ByteXor_112_2_fu_366_b_offset(0),
      O => \ram_reg_i_33__2_n_0\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EAFFEAFFEA00"
    )
        port map (
      I0 => ram_reg_i_91_n_0,
      I1 => ram_reg_5,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_6,
      I5 => grp_ByteXor_112_2_fu_366_b_offset(1),
      O => \ram_reg_i_36__0_n_0\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_i_102_n_0,
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => grp_ByteXor_112_2_fu_366_b_address0(0),
      O => \ram_reg_i_44__0_n_0\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ram_reg_i_33__2_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_7,
      I3 => grp_ByteXor_11151_fu_384_b_offset(1),
      I4 => ram_reg_0,
      I5 => grp_ByteXor_1_fu_524_b_address0(1),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ram_reg_i_36__0_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_4,
      I3 => grp_ByteXor_11151_fu_384_b_offset(0),
      I4 => ram_reg_0,
      I5 => grp_ByteXor_1_fu_524_b_address0(2),
      O => ADDRARDADDR(1)
    );
ram_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_dst_address0(7),
      I1 => \ram_reg_i_28__1\,
      O => \add_ln124_23_reg_174_reg[7]_0\
    );
ram_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_dst_address0(6),
      I1 => \ram_reg_i_28__1\,
      O => \add_ln124_23_reg_174_reg[6]_0\
    );
ram_reg_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300AAAA"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_dst_address0(5),
      I1 => \ram_reg_i_33__2_0\,
      I2 => \ram_reg_i_44__0_0\,
      I3 => \ram_reg_i_44__0_1\,
      I4 => \ram_reg_i_28__1\,
      O => ram_reg_i_86_n_0
    );
ram_reg_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AAAA"
    )
        port map (
      I0 => grp_ByteXor_111_fu_848_dst_address0(4),
      I1 => \ram_reg_i_36__0_0\,
      I2 => \ram_reg_i_44__0_0\,
      I3 => \ram_reg_i_44__0_1\,
      I4 => \ram_reg_i_28__1\,
      O => ram_reg_i_91_n_0
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_reg_i_44__0_n_0\,
      I1 => ram_reg,
      I2 => grp_ByteXor_11151_fu_384_b_address0(0),
      I3 => ram_reg_0,
      I4 => grp_ByteXor_1_fu_524_b_address0(0),
      O => ADDRARDADDR(0)
    );
\xor_ln124_reg_179[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(0),
      I1 => DOADO(0),
      O => xor_ln124_fu_134_p2(0)
    );
\xor_ln124_reg_179[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(1),
      I1 => DOADO(1),
      O => xor_ln124_fu_134_p2(1)
    );
\xor_ln124_reg_179[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(2),
      I1 => DOADO(2),
      O => xor_ln124_fu_134_p2(2)
    );
\xor_ln124_reg_179[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(3),
      I1 => DOADO(3),
      O => xor_ln124_fu_134_p2(3)
    );
\xor_ln124_reg_179[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(4),
      I1 => DOADO(4),
      O => xor_ln124_fu_134_p2(4)
    );
\xor_ln124_reg_179[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(5),
      I1 => DOADO(5),
      O => xor_ln124_fu_134_p2(5)
    );
\xor_ln124_reg_179[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(6),
      I1 => DOADO(6),
      O => xor_ln124_fu_134_p2(6)
    );
\xor_ln124_reg_179[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => DOADO(7),
      O => xor_ln124_fu_134_p2(7)
    );
\xor_ln124_reg_179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(0),
      Q => \xor_ln124_reg_179_reg[7]_0\(0),
      R => '0'
    );
\xor_ln124_reg_179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(1),
      Q => \xor_ln124_reg_179_reg[7]_0\(1),
      R => '0'
    );
\xor_ln124_reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(2),
      Q => \xor_ln124_reg_179_reg[7]_0\(2),
      R => '0'
    );
\xor_ln124_reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(3),
      Q => \xor_ln124_reg_179_reg[7]_0\(3),
      R => '0'
    );
\xor_ln124_reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(4),
      Q => \xor_ln124_reg_179_reg[7]_0\(4),
      R => '0'
    );
\xor_ln124_reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(5),
      Q => \xor_ln124_reg_179_reg[7]_0\(5),
      R => '0'
    );
\xor_ln124_reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(6),
      Q => \xor_ln124_reg_179_reg[7]_0\(6),
      R => '0'
    );
\xor_ln124_reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_134_p2(7),
      Q => \xor_ln124_reg_179_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_11150 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst_03_fu_50_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \idx_fu_38_reg[2]_1\ : out STD_LOGIC;
    con192_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_fu_702_rk_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_fu_702_ap_start_reg_reg : out STD_LOGIC;
    \dst16_04_fu_54_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    dst_03_fu_50_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_11150_fu_98_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_ap_start_reg : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    con192_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_12 : in STD_LOGIC;
    q0_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_11150 : entity is "clefia_ByteXor_11150";
end design_1_clefia_0_0_clefia_ByteXor_11150;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_11150 is
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clefia_s1_ce0 : STD_LOGIC;
  signal \dst16_04_fu_54[7]_i_1__2_n_0\ : STD_LOGIC;
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst3_01_fu_42[7]_i_1__2_n_0\ : STD_LOGIC;
  signal dst_03_fu_50_reg_i_1_n_0 : STD_LOGIC;
  signal dst_03_fu_50_reg_i_2_n_0 : STD_LOGIC;
  signal grp_ByteXor_11150_fu_98_ap_ready : STD_LOGIC;
  signal \^grp_clefiaf1xor_fu_702_rk_address0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_1\ : STD_LOGIC;
  signal \q0_reg_i_15__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_20__0_n_0\ : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  signal NLW_dst_03_fu_50_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst_03_fu_50_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst_03_fu_50_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dst_03_fu_50_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__14\ : label is "soft_lutpair436";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dst_03_fu_50_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dst_03_fu_50_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dst_03_fu_50_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dst_03_fu_50_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_11150_fu_98/dst_03_fu_50_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dst_03_fu_50_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dst_03_fu_50_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dst_03_fu_50_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of dst_03_fu_50_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dst_03_fu_50_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dst_03_fu_50_reg : label is 7;
  attribute SOFT_HLUTNM of \q0_reg_i_15__5\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \q0_reg_i_17__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \q0_reg_i_18__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of q0_reg_i_23 : label is "soft_lutpair436";
begin
  \ap_CS_fsm_reg[1]_1\(0) <= \^ap_cs_fsm_reg[1]_1\(0);
  grp_ClefiaF1Xor_fu_702_rk_address0(1 downto 0) <= \^grp_clefiaf1xor_fu_702_rk_address0\(1 downto 0);
  \idx_fu_38_reg[2]_0\ <= \^idx_fu_38_reg[2]_0\;
  \idx_fu_38_reg[2]_1\ <= \^idx_fu_38_reg[2]_1\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I1 => \^ap_cs_fsm_reg[1]_1\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I2 => \^ap_cs_fsm_reg[1]_1\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_1\,
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I1 => \^idx_fu_38_reg[2]_1\,
      I2 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[1]_1\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I3 => grp_ByteXor_11150_fu_98_ap_ready,
      I4 => Q(0),
      I5 => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ap_CS_fsm[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I2 => \^idx_fu_38_reg[2]_1\,
      I3 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I3 => grp_ByteXor_11150_fu_98_ap_ready,
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_1\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__2_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(0),
      Q => \dst16_04_fu_54_reg[7]_0\(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(1),
      Q => \dst16_04_fu_54_reg[7]_0\(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(2),
      Q => \dst16_04_fu_54_reg[7]_0\(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(3),
      Q => \dst16_04_fu_54_reg[7]_0\(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(4),
      Q => \dst16_04_fu_54_reg[7]_0\(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(5),
      Q => \dst16_04_fu_54_reg[7]_0\(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(6),
      Q => \dst16_04_fu_54_reg[7]_0\(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(7),
      Q => \dst16_04_fu_54_reg[7]_0\(7),
      R => '0'
    );
\dst3_01_fu_42[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__2_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(0),
      Q => dst3_01_fu_42(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(1),
      Q => dst3_01_fu_42(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(2),
      Q => dst3_01_fu_42(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(3),
      Q => dst3_01_fu_42(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(4),
      Q => dst3_01_fu_42(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(5),
      Q => dst3_01_fu_42(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(6),
      Q => dst3_01_fu_42(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__2_n_0\,
      D => dst_03_fu_50_reg_1(7),
      Q => dst3_01_fu_42(7),
      R => '0'
    );
dst_03_fu_50_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => dst_03_fu_50_reg_1(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => dst_03_fu_50_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_dst_03_fu_50_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => NLW_dst_03_fu_50_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => dst_03_fu_50_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_dst_03_fu_50_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_dst_03_fu_50_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => dst_03_fu_50_reg_i_1_n_0,
      ENBWREN => dst_03_fu_50_reg_i_2_n_0,
      REGCEAREGCE => clefia_s1_ce0,
      REGCEB => clefia_s1_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
dst_03_fu_50_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => dst_03_fu_50_reg_i_1_n_0
    );
dst_03_fu_50_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => dst_03_fu_50_reg_i_2_n_0
    );
dst_03_fu_50_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I3 => grp_ByteXor_11150_fu_98_ap_ready,
      O => clefia_s1_ce0
    );
grp_ByteXor_11150_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ByteXor_11150_fu_98_ap_ready,
      I3 => grp_ByteXor_11150_fu_98_ap_start_reg,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_98_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_98_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_1\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_98_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^idx_fu_38_reg[2]_1\,
      R => '0'
    );
\q0_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(7),
      I1 => dst3_01_fu_42(7),
      I2 => Q(2),
      O => ADDRBWRADDR(7)
    );
\q0_reg_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I1 => q0_reg_4,
      I2 => grp_ClefiaF0Xor_1_fu_663_rk_address0(0),
      I3 => q0_reg_6,
      I4 => con192_address0(0),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(6),
      I1 => dst3_01_fu_42(6),
      I2 => Q(2),
      O => ADDRBWRADDR(6)
    );
\q0_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(5),
      I1 => dst3_01_fu_42(5),
      I2 => Q(2),
      O => ADDRBWRADDR(5)
    );
\q0_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(4),
      I1 => dst3_01_fu_42(4),
      I2 => Q(2),
      O => ADDRBWRADDR(4)
    );
\q0_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(3),
      I1 => dst3_01_fu_42(3),
      I2 => Q(2),
      O => ADDRBWRADDR(3)
    );
\q0_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(2),
      I1 => dst3_01_fu_42(2),
      I2 => Q(2),
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => q0_reg,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => q0_reg_0,
      I3 => q0_reg_1,
      I4 => q0_reg_2,
      O => \q0_reg_i_15__5_n_0\
    );
\q0_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(1),
      I1 => dst3_01_fu_42(1),
      I2 => Q(2),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q0_reg,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => q0_reg_0,
      O => \q0_reg_i_17__1_n_0\
    );
\q0_reg_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_14(0),
      I1 => dst3_01_fu_42(0),
      I2 => Q(2),
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I1 => \^idx_fu_38_reg[2]_1\,
      I2 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      O => grp_ByteXor_11150_fu_98_ap_ready
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => q0_reg_4,
      I2 => q0_reg_11(0),
      I3 => q0_reg_12,
      I4 => q0_reg_6,
      I5 => q0_reg_13(0),
      O => con192_ce0
    );
\q0_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11150_fu_98_ap_start_reg,
      I3 => grp_ByteXor_11150_fu_98_ap_ready,
      I4 => Q(2),
      O => clefia_s0_ce0
    );
\q0_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_0,
      I1 => \^idx_fu_38_reg[2]_0\,
      O => \q0_reg_i_20__0_n_0\
    );
q0_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_3,
      I1 => \^idx_fu_38_reg[2]_1\,
      O => \^idx_fu_38_reg[2]_0\
    );
\q0_reg_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => q0_reg_7,
      I1 => q0_reg_4,
      I2 => \q0_reg_i_15__5_n_0\,
      I3 => q0_reg_6,
      I4 => con192_address0(6),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \q0_reg_i_17__1_n_0\,
      I1 => q0_reg_8,
      I2 => q0_reg_4,
      I3 => q0_reg_9,
      I4 => q0_reg_6,
      I5 => con192_address0(5),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \q0_reg_i_20__0_n_0\,
      I1 => q0_reg,
      I2 => q0_reg_4,
      I3 => q0_reg_10,
      I4 => q0_reg_6,
      I5 => con192_address0(4),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_1\,
      I1 => q0_reg_3,
      I2 => q0_reg_4,
      I3 => q0_reg_5,
      I4 => q0_reg_6,
      I5 => con192_address0(3),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_1\,
      I1 => q0_reg_4,
      I2 => grp_ClefiaF0Xor_1_fu_663_rk_address0(2),
      I3 => q0_reg_6,
      I4 => con192_address0(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I1 => q0_reg_4,
      I2 => grp_ClefiaF0Xor_1_fu_663_rk_address0(1),
      I3 => q0_reg_6,
      I4 => con192_address0(1),
      O => ADDRARDADDR(1)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_1\,
      I3 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_fu_702_rk_address0\(1),
      I2 => \^idx_fu_38_reg[2]_1\,
      I3 => \^grp_clefiaf1xor_fu_702_rk_address0\(0),
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_11150_25 is
  port (
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_38_reg[1]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_3_reg_334_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst2_02_fu_46_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_11150_fu_94_ap_start_reg : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_11150_25 : entity is "clefia_ByteXor_11150";
end design_1_clefia_0_0_clefia_ByteXor_11150_25;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_11150_25 is
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst16_04_fu_54[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dst2_02_fu_46[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dst3_01_fu_42[7]_i_1__1_n_0\ : STD_LOGIC;
  signal dst_03_fu_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst_03_fu_50[7]_i_1__0_n_0\ : STD_LOGIC;
  signal grp_ByteXor_11150_fu_94_ap_ready : STD_LOGIC;
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[0]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[1]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_0\ : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__10\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair302";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of dst2_02_fu_46_reg_i_12 : label is "soft_lutpair303";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \idx_fu_38_reg[0]_0\ <= \^idx_fu_38_reg[0]_0\;
  \idx_fu_38_reg[1]_0\ <= \^idx_fu_38_reg[1]_0\;
  \idx_fu_38_reg[2]_0\ <= \^idx_fu_38_reg[2]_0\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^ap_cs_fsm_reg[1]_0\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_94_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => grp_ByteXor_11150_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F888F8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_94_ap_start_reg,
      I5 => grp_ByteXor_11150_fu_94_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_11150_fu_94_ap_ready,
      I1 => grp_ByteXor_11150_fu_94_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_38_reg[0]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[1]_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      O => grp_ByteXor_11150_fu_94_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__1_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst16_04_fu_54(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst16_04_fu_54(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst16_04_fu_54(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst16_04_fu_54(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst16_04_fu_54(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst16_04_fu_54(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst16_04_fu_54(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst16_04_fu_54(7),
      R => '0'
    );
\dst2_02_fu_46[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => \dst2_02_fu_46[7]_i_1__0_n_0\
    );
\dst2_02_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst2_02_fu_46_reg[7]_0\(0),
      R => '0'
    );
\dst2_02_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst2_02_fu_46_reg[7]_0\(1),
      R => '0'
    );
\dst2_02_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst2_02_fu_46_reg[7]_0\(2),
      R => '0'
    );
\dst2_02_fu_46_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst2_02_fu_46_reg[7]_0\(3),
      R => '0'
    );
\dst2_02_fu_46_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst2_02_fu_46_reg[7]_0\(4),
      R => '0'
    );
\dst2_02_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst2_02_fu_46_reg[7]_0\(5),
      R => '0'
    );
\dst2_02_fu_46_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst2_02_fu_46_reg[7]_0\(6),
      R => '0'
    );
\dst2_02_fu_46_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst2_02_fu_46_reg[7]_0\(7),
      R => '0'
    );
dst2_02_fu_46_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(0),
      I1 => dst16_04_fu_54(0),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(0)
    );
dst2_02_fu_46_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11150_fu_94_ap_start_reg,
      I3 => grp_ByteXor_11150_fu_94_ap_ready,
      O => ap_NS_fsm10_out
    );
dst2_02_fu_46_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(7),
      I1 => dst16_04_fu_54(7),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(7)
    );
dst2_02_fu_46_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(6),
      I1 => dst16_04_fu_54(6),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(6)
    );
dst2_02_fu_46_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(5),
      I1 => dst16_04_fu_54(5),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(5)
    );
dst2_02_fu_46_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(4),
      I1 => dst16_04_fu_54(4),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(4)
    );
dst2_02_fu_46_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(3),
      I1 => dst16_04_fu_54(3),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(3)
    );
dst2_02_fu_46_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(2),
      I1 => dst16_04_fu_54(2),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(2)
    );
dst2_02_fu_46_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dst2_02_fu_46_reg(1),
      I1 => dst16_04_fu_54(1),
      I2 => Q(2),
      O => \x_3_reg_334_reg[7]\(1)
    );
\dst3_01_fu_42[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__1_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst3_01_fu_42_reg[7]_0\(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst3_01_fu_42_reg[7]_0\(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst3_01_fu_42_reg[7]_0\(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst3_01_fu_42_reg[7]_0\(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst3_01_fu_42_reg[7]_0\(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst3_01_fu_42_reg[7]_0\(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst3_01_fu_42_reg[7]_0\(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst3_01_fu_42_reg[7]_0\(7),
      R => '0'
    );
\dst_03_fu_50[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \dst_03_fu_50[7]_i_1__0_n_0\
    );
\dst_03_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst_03_fu_50(0),
      R => '0'
    );
\dst_03_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst_03_fu_50(1),
      R => '0'
    );
\dst_03_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst_03_fu_50(2),
      R => '0'
    );
\dst_03_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst_03_fu_50(3),
      R => '0'
    );
\dst_03_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst_03_fu_50(4),
      R => '0'
    );
\dst_03_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst_03_fu_50(5),
      R => '0'
    );
\dst_03_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst_03_fu_50(6),
      R => '0'
    );
\dst_03_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__0_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst_03_fu_50(7),
      R => '0'
    );
grp_ByteXor_11150_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ByteXor_11150_fu_94_ap_ready,
      I3 => grp_ByteXor_11150_fu_94_ap_start_reg,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_94_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_94_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11150_fu_94_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^idx_fu_38_reg[0]_0\,
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^idx_fu_38_reg[1]_0\,
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^idx_fu_38_reg[2]_0\,
      R => '0'
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(7),
      I1 => dst_03_fu_50(7),
      I2 => Q(2),
      O => ADDRARDADDR(7)
    );
\q0_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(6),
      I1 => dst_03_fu_50(6),
      I2 => Q(2),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(5),
      I1 => dst_03_fu_50(5),
      I2 => Q(2),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(4),
      I1 => dst_03_fu_50(4),
      I2 => Q(2),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(3),
      I1 => dst_03_fu_50(3),
      I2 => Q(2),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(2),
      I1 => dst_03_fu_50(2),
      I2 => Q(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(1),
      I1 => dst_03_fu_50(1),
      I2 => Q(2),
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg(0),
      I1 => dst_03_fu_50(0),
      I2 => Q(2),
      O => ADDRARDADDR(0)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_11151 is
  port (
    clefia_s1_ce0 : out STD_LOGIC;
    grp_ByteXor_11151_fu_384_ap_done : out STD_LOGIC;
    clefia_s1_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[100]\ : out STD_LOGIC;
    grp_ByteXor_11151_fu_384_a_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_fu_38_reg[1]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx_fu_38_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_fu_38_reg[1]_1\ : out STD_LOGIC;
    \idx_fu_38_reg[1]_2\ : out STD_LOGIC;
    b_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[100]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[100]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dst2_02_fu_46_reg : in STD_LOGIC;
    dst2_02_fu_46_reg_0 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_0_0_i_5__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__6_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_11151_fu_384_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ram_reg_i_45__1_0\ : in STD_LOGIC;
    \ram_reg_i_45__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_11151 : entity is "clefia_ByteXor_11151";
end design_1_clefia_0_0_clefia_ByteXor_11151;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_11151 is
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_return_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_return_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_return_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_ce0\ : STD_LOGIC;
  signal \dst16_04_fu_54[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \dst2_02_fu_46[7]_i_1__2_n_0\ : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_13_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_14_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_15_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_16_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_17_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_18_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_19_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_20_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_21_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_22_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_23_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_24_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_25_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_26_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_27_n_0 : STD_LOGIC;
  signal dst2_02_fu_46_reg_i_28_n_0 : STD_LOGIC;
  signal \dst3_01_fu_42[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \dst_03_fu_50[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \^grp_bytexor_11151_fu_384_a_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^grp_bytexor_11151_fu_384_ap_done\ : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_ap_ready : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[1]_2\ : STD_LOGIC;
  signal \q0_reg_i_11__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_12__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_13__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_14__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_15__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_16__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_17__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_18__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_19__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_20__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_21__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_22__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_23__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_24__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_25__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_29__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_31__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_33__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_34__2_n_0\ : STD_LOGIC;
  signal ram_reg_i_96_n_0 : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  signal xor_ln124_fu_184_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[100]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_CS_fsm[101]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_CS_fsm[106]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_CS_fsm[107]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1__0\ : label is "soft_lutpair80";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_11151_fu_384_ap_start_reg_i_2 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q0_reg_i_12__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \q0_reg_i_14__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \q0_reg_i_16__4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \q0_reg_i_18__5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \q0_reg_i_20__4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \q0_reg_i_22__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \q0_reg_i_24__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \q0_reg_i_26__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_i_29__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_i_31__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_i_40__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_reg_i_43__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ram_reg_i_96 : label is "soft_lutpair73";
begin
  ap_return_1(7 downto 0) <= \^ap_return_1\(7 downto 0);
  ap_return_2(7 downto 0) <= \^ap_return_2\(7 downto 0);
  ap_return_3(7 downto 0) <= \^ap_return_3\(7 downto 0);
  b_ce0 <= \^b_ce0\;
  grp_ByteXor_11151_fu_384_a_address0(2 downto 0) <= \^grp_bytexor_11151_fu_384_a_address0\(2 downto 0);
  grp_ByteXor_11151_fu_384_ap_done <= \^grp_bytexor_11151_fu_384_ap_done\;
  \idx_fu_38_reg[1]_2\ <= \^idx_fu_38_reg[1]_2\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I1 => \^b_ce0\,
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => \^b_ce0\,
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I3 => \^b_ce0\,
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11151_fu_384_ap_start_reg,
      I5 => \^b_ce0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[100]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => \^grp_bytexor_11151_fu_384_ap_done\,
      I2 => Q(7),
      O => D(4)
    );
\ap_CS_fsm[101]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_ap_done\,
      I1 => Q(7),
      O => D(5)
    );
\ap_CS_fsm[106]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(9),
      I1 => \^grp_bytexor_11151_fu_384_ap_done\,
      I2 => Q(10),
      O => D(6)
    );
\ap_CS_fsm[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_ap_done\,
      I1 => Q(10),
      O => D(7)
    );
\ap_CS_fsm[1]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => grp_ByteXor_11151_fu_384_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_bytexor_11151_fu_384_ap_done\,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_ap_done\,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I3 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => \^grp_bytexor_11151_fu_384_ap_done\,
      I2 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_ap_done\,
      I1 => Q(4),
      O => D(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^b_ce0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\dst16_04_fu_54[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__5_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(0),
      Q => \^ap_return_1\(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(1),
      Q => \^ap_return_1\(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(2),
      Q => \^ap_return_1\(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(3),
      Q => \^ap_return_1\(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(4),
      Q => \^ap_return_1\(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(5),
      Q => \^ap_return_1\(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(6),
      Q => \^ap_return_1\(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(7),
      Q => \^ap_return_1\(7),
      R => '0'
    );
\dst2_02_fu_46[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => \dst2_02_fu_46[7]_i_1__2_n_0\
    );
\dst2_02_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(0),
      Q => \^ap_return_2\(0),
      R => '0'
    );
\dst2_02_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(1),
      Q => \^ap_return_2\(1),
      R => '0'
    );
\dst2_02_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(2),
      Q => \^ap_return_2\(2),
      R => '0'
    );
\dst2_02_fu_46_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(3),
      Q => \^ap_return_2\(3),
      R => '0'
    );
\dst2_02_fu_46_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(4),
      Q => \^ap_return_2\(4),
      R => '0'
    );
\dst2_02_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(5),
      Q => \^ap_return_2\(5),
      R => '0'
    );
\dst2_02_fu_46_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(6),
      Q => \^ap_return_2\(6),
      R => '0'
    );
\dst2_02_fu_46_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(7),
      Q => \^ap_return_2\(7),
      R => '0'
    );
\dst2_02_fu_46_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_27_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_28_n_0,
      O => ADDRBWRADDR(0)
    );
\dst2_02_fu_46_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I3 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I4 => grp_ByteXor_11151_fu_384_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^grp_bytexor_11151_fu_384_ap_done\
    );
dst2_02_fu_46_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(7),
      I1 => Q(4),
      I2 => q0_reg_0(7),
      I3 => Q(2),
      I4 => \^ap_return_1\(7),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_13_n_0
    );
dst2_02_fu_46_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(7),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(7),
      I5 => \^ap_return_1\(7),
      O => dst2_02_fu_46_reg_i_14_n_0
    );
dst2_02_fu_46_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(6),
      I1 => Q(4),
      I2 => q0_reg_0(6),
      I3 => Q(2),
      I4 => \^ap_return_1\(6),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_15_n_0
    );
dst2_02_fu_46_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(6),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(6),
      I5 => \^ap_return_1\(6),
      O => dst2_02_fu_46_reg_i_16_n_0
    );
dst2_02_fu_46_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(5),
      I1 => Q(4),
      I2 => q0_reg_0(5),
      I3 => Q(2),
      I4 => \^ap_return_1\(5),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_17_n_0
    );
dst2_02_fu_46_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(5),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(5),
      I5 => \^ap_return_1\(5),
      O => dst2_02_fu_46_reg_i_18_n_0
    );
dst2_02_fu_46_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(4),
      I1 => Q(4),
      I2 => q0_reg_0(4),
      I3 => Q(2),
      I4 => \^ap_return_1\(4),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_19_n_0
    );
dst2_02_fu_46_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(4),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(4),
      I5 => \^ap_return_1\(4),
      O => dst2_02_fu_46_reg_i_20_n_0
    );
dst2_02_fu_46_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(3),
      I1 => Q(4),
      I2 => q0_reg_0(3),
      I3 => Q(2),
      I4 => \^ap_return_1\(3),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_21_n_0
    );
dst2_02_fu_46_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(3),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(3),
      I5 => \^ap_return_1\(3),
      O => dst2_02_fu_46_reg_i_22_n_0
    );
dst2_02_fu_46_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(2),
      I1 => Q(4),
      I2 => q0_reg_0(2),
      I3 => Q(2),
      I4 => \^ap_return_1\(2),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_23_n_0
    );
dst2_02_fu_46_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(2),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(2),
      I5 => \^ap_return_1\(2),
      O => dst2_02_fu_46_reg_i_24_n_0
    );
dst2_02_fu_46_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(1),
      I1 => Q(4),
      I2 => q0_reg_0(1),
      I3 => Q(2),
      I4 => \^ap_return_1\(1),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_25_n_0
    );
dst2_02_fu_46_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(1),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(1),
      I5 => \^ap_return_1\(1),
      O => dst2_02_fu_46_reg_i_26_n_0
    );
dst2_02_fu_46_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \^ap_return_2\(0),
      I1 => Q(4),
      I2 => q0_reg_0(0),
      I3 => Q(2),
      I4 => \^ap_return_1\(0),
      I5 => Q(1),
      O => dst2_02_fu_46_reg_i_27_n_0
    );
dst2_02_fu_46_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B88B8B88888"
    )
        port map (
      I0 => \^ap_return_2\(0),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(7),
      I4 => q0_reg_0(0),
      I5 => \^ap_return_1\(0),
      O => dst2_02_fu_46_reg_i_28_n_0
    );
\dst2_02_fu_46_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0CFFAE"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_bytexor_11151_fu_384_ap_done\,
      I2 => dst2_02_fu_46_reg,
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_0,
      O => clefia_s1_ce0
    );
\dst2_02_fu_46_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_13_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_14_n_0,
      O => ADDRBWRADDR(7)
    );
\dst2_02_fu_46_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_15_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_16_n_0,
      O => ADDRBWRADDR(6)
    );
\dst2_02_fu_46_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_17_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_18_n_0,
      O => ADDRBWRADDR(5)
    );
\dst2_02_fu_46_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_19_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_20_n_0,
      O => ADDRBWRADDR(4)
    );
\dst2_02_fu_46_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_21_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_22_n_0,
      O => ADDRBWRADDR(3)
    );
\dst2_02_fu_46_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_23_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_24_n_0,
      O => ADDRBWRADDR(2)
    );
\dst2_02_fu_46_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dst2_02_fu_46_reg_i_25_n_0,
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dst2_02_fu_46_reg_i_26_n_0,
      O => ADDRBWRADDR(1)
    );
\dst3_01_fu_42[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__5_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(0),
      Q => \^ap_return_3\(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(1),
      Q => \^ap_return_3\(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(2),
      Q => \^ap_return_3\(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(3),
      Q => \^ap_return_3\(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(4),
      Q => \^ap_return_3\(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(5),
      Q => \^ap_return_3\(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(6),
      Q => \^ap_return_3\(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__5_n_0\,
      D => xor_ln124_fu_184_p2(7),
      Q => \^ap_return_3\(7),
      R => '0'
    );
\dst_03_fu_50[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(0),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(0),
      I4 => DOADO(0),
      O => xor_ln124_fu_184_p2(0)
    );
\dst_03_fu_50[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(1),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(1),
      I4 => DOADO(1),
      O => xor_ln124_fu_184_p2(1)
    );
\dst_03_fu_50[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(2),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(2),
      I4 => DOADO(2),
      O => xor_ln124_fu_184_p2(2)
    );
\dst_03_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(3),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(3),
      I4 => DOADO(3),
      O => xor_ln124_fu_184_p2(3)
    );
\dst_03_fu_50[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(4),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(4),
      I4 => DOADO(4),
      O => xor_ln124_fu_184_p2(4)
    );
\dst_03_fu_50[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(5),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(5),
      I4 => DOADO(5),
      O => xor_ln124_fu_184_p2(5)
    );
\dst_03_fu_50[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(6),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(6),
      I4 => DOADO(6),
      O => xor_ln124_fu_184_p2(6)
    );
\dst_03_fu_50[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \dst_03_fu_50[7]_i_1__2_n_0\
    );
\dst_03_fu_50[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(7),
      I1 => Q(10),
      I2 => Q(7),
      I3 => \dst3_01_fu_42_reg[7]_1\(7),
      I4 => DOADO(7),
      O => xor_ln124_fu_184_p2(7)
    );
\dst_03_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(0),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(0),
      R => '0'
    );
\dst_03_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(1),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(1),
      R => '0'
    );
\dst_03_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(2),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(2),
      R => '0'
    );
\dst_03_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(3),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(3),
      R => '0'
    );
\dst_03_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(4),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(4),
      R => '0'
    );
\dst_03_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(5),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(5),
      R => '0'
    );
\dst_03_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(6),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(6),
      R => '0'
    );
\dst_03_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__2_n_0\,
      D => xor_ln124_fu_184_p2(7),
      Q => grp_ByteXor_11151_fu_384_ap_return_0(7),
      R => '0'
    );
grp_ByteXor_11151_fu_384_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_ready,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(9),
      I4 => Q(6),
      I5 => grp_ByteXor_11151_fu_384_ap_start_reg,
      O => \ap_CS_fsm_reg[23]\
    );
grp_ByteXor_11151_fu_384_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I3 => \^b_ce0\,
      O => grp_ByteXor_11151_fu_384_ap_ready
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11151_fu_384_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11151_fu_384_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11151_fu_384_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^grp_bytexor_11151_fu_384_a_address0\(0),
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^grp_bytexor_11151_fu_384_a_address0\(1),
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^grp_bytexor_11151_fu_384_a_address0\(2),
      R => '0'
    );
\q0_reg_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(7),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(7),
      I4 => Q(5),
      I5 => q0_reg_1(7),
      O => \q0_reg_i_11__5_n_0\
    );
\q0_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_27__2_n_0\,
      O => \q0_reg_i_12__5_n_0\
    );
\q0_reg_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(6),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(6),
      I4 => Q(5),
      I5 => q0_reg_1(6),
      O => \q0_reg_i_13__4_n_0\
    );
\q0_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_28__2_n_0\,
      O => \q0_reg_i_14__5_n_0\
    );
\q0_reg_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(5),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(5),
      I4 => Q(5),
      I5 => q0_reg_1(5),
      O => \q0_reg_i_15__4_n_0\
    );
\q0_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_29__2_n_0\,
      O => \q0_reg_i_16__4_n_0\
    );
\q0_reg_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(4),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(4),
      I4 => Q(5),
      I5 => q0_reg_1(4),
      O => \q0_reg_i_17__5_n_0\
    );
\q0_reg_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_30__2_n_0\,
      O => \q0_reg_i_18__5_n_0\
    );
\q0_reg_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(3),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(3),
      I4 => Q(5),
      I5 => q0_reg_1(3),
      O => \q0_reg_i_19__4_n_0\
    );
\q0_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_31__2_n_0\,
      O => \q0_reg_i_20__4_n_0\
    );
\q0_reg_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(2),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(2),
      I4 => Q(5),
      I5 => q0_reg_1(2),
      O => \q0_reg_i_21__2_n_0\
    );
\q0_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_32__2_n_0\,
      O => \q0_reg_i_22__2_n_0\
    );
\q0_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(1),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(1),
      I4 => Q(5),
      I5 => q0_reg_1(1),
      O => \q0_reg_i_23__2_n_0\
    );
\q0_reg_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_33__2_n_0\,
      O => \q0_reg_i_24__2_n_0\
    );
\q0_reg_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131010DCDFDCDC"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(0),
      I1 => Q(8),
      I2 => Q(7),
      I3 => q0_reg_0(0),
      I4 => Q(5),
      I5 => q0_reg_1(0),
      O => \q0_reg_i_25__2_n_0\
    );
\q0_reg_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \q0_reg_i_34__2_n_0\,
      O => \q0_reg_i_26__2_n_0\
    );
\q0_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(7),
      I1 => Q(4),
      I2 => q0_reg_1(7),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(7),
      I5 => Q(1),
      O => \q0_reg_i_27__2_n_0\
    );
\q0_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(6),
      I1 => Q(4),
      I2 => q0_reg_1(6),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(6),
      I5 => Q(1),
      O => \q0_reg_i_28__2_n_0\
    );
\q0_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(5),
      I1 => Q(4),
      I2 => q0_reg_1(5),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(5),
      I5 => Q(1),
      O => \q0_reg_i_29__2_n_0\
    );
\q0_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_11__5_n_0\,
      I1 => \q0_reg_i_12__5_n_0\,
      I2 => \^ap_return_3\(7),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(7),
      O => \dst3_01_fu_42_reg[7]_0\(7)
    );
\q0_reg_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(4),
      I1 => Q(4),
      I2 => q0_reg_1(4),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(4),
      I5 => Q(1),
      O => \q0_reg_i_30__2_n_0\
    );
\q0_reg_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(3),
      I1 => Q(4),
      I2 => q0_reg_1(3),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(3),
      I5 => Q(1),
      O => \q0_reg_i_31__2_n_0\
    );
\q0_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(2),
      I1 => Q(4),
      I2 => q0_reg_1(2),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(2),
      I5 => Q(1),
      O => \q0_reg_i_32__2_n_0\
    );
\q0_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(1),
      I1 => Q(4),
      I2 => q0_reg_1(1),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(1),
      I5 => Q(1),
      O => \q0_reg_i_33__2_n_0\
    );
\q0_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \^ap_return_1\(0),
      I1 => Q(4),
      I2 => q0_reg_1(0),
      I3 => Q(2),
      I4 => grp_ByteXor_11151_fu_384_ap_return_0(0),
      I5 => Q(1),
      O => \q0_reg_i_34__2_n_0\
    );
\q0_reg_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_13__4_n_0\,
      I1 => \q0_reg_i_14__5_n_0\,
      I2 => \^ap_return_3\(6),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(6),
      O => \dst3_01_fu_42_reg[7]_0\(6)
    );
\q0_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_15__4_n_0\,
      I1 => \q0_reg_i_16__4_n_0\,
      I2 => \^ap_return_3\(5),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(5),
      O => \dst3_01_fu_42_reg[7]_0\(5)
    );
\q0_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_17__5_n_0\,
      I1 => \q0_reg_i_18__5_n_0\,
      I2 => \^ap_return_3\(4),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(4),
      O => \dst3_01_fu_42_reg[7]_0\(4)
    );
\q0_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_19__4_n_0\,
      I1 => \q0_reg_i_20__4_n_0\,
      I2 => \^ap_return_3\(3),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(3),
      O => \dst3_01_fu_42_reg[7]_0\(3)
    );
\q0_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_21__2_n_0\,
      I1 => \q0_reg_i_22__2_n_0\,
      I2 => \^ap_return_3\(2),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(2),
      O => \dst3_01_fu_42_reg[7]_0\(2)
    );
\q0_reg_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_23__2_n_0\,
      I1 => \q0_reg_i_24__2_n_0\,
      I2 => \^ap_return_3\(1),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(1),
      O => \dst3_01_fu_42_reg[7]_0\(1)
    );
\q0_reg_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \q0_reg_i_25__2_n_0\,
      I1 => \q0_reg_i_26__2_n_0\,
      I2 => \^ap_return_3\(0),
      I3 => Q(10),
      I4 => Q(11),
      I5 => q0_reg(0),
      O => \dst3_01_fu_42_reg[7]_0\(0)
    );
q1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_ap_done\,
      I1 => Q(10),
      I2 => Q(4),
      O => clefia_s1_ce1
    );
q1_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(7),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(7)
    );
q1_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(6),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(6)
    );
q1_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(5),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(5)
    );
q1_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(4),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(4)
    );
q1_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(3),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(3)
    );
q1_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(2),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(2)
    );
q1_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(1),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(1)
    );
q1_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_ap_return_0(0),
      I1 => Q(10),
      I2 => Q(4),
      O => ADDRARDADDR(0)
    );
\ram_reg_0_15_0_0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I1 => Q(1),
      I2 => Q(4),
      I3 => \ram_reg_0_15_0_0_i_5__6\(0),
      I4 => Q(2),
      I5 => \ram_reg_0_15_0_0_i_5__6_0\(0),
      O => \idx_fu_38_reg[0]_0\
    );
\ram_reg_0_15_0_0_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I1 => Q(7),
      I2 => Q(10),
      I3 => \ram_reg_0_15_0_0_i_5__6\(1),
      I4 => Q(8),
      I5 => \ram_reg_0_15_0_0_i_5__6_0\(1),
      O => \idx_fu_38_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I1 => Q(7),
      I2 => Q(10),
      I3 => \ram_reg_0_15_0_0_i_5__6\(2),
      I4 => Q(8),
      I5 => \ram_reg_0_15_0_0_i_5__6_0\(2),
      O => \idx_fu_38_reg[2]_0\
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(5),
      I1 => \^idx_fu_38_reg[1]_2\,
      I2 => grp_ByteXor_11151_fu_384_b_offset(4),
      I3 => grp_ByteXor_11151_fu_384_b_offset(6),
      I4 => grp_ByteXor_11151_fu_384_b_offset(7),
      O => grp_ByteXor_11151_fu_384_b_address0(2)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(5),
      I1 => \^idx_fu_38_reg[1]_2\,
      I2 => grp_ByteXor_11151_fu_384_b_offset(4),
      O => \ap_CS_fsm_reg[100]_0\
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(4),
      I1 => \^idx_fu_38_reg[1]_2\,
      O => \ap_CS_fsm_reg[100]_1\
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E800E8000000"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(1),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => ram_reg_i_96_n_0,
      I3 => grp_ByteXor_11151_fu_384_b_offset(3),
      I4 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I5 => grp_ByteXor_11151_fu_384_b_offset(2),
      O => \^idx_fu_38_reg[1]_2\
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(1),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => ram_reg_i_96_n_0,
      I3 => grp_ByteXor_11151_fu_384_b_offset(2),
      I4 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      O => \idx_fu_38_reg[1]_1\
    );
\ram_reg_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => grp_ByteXor_11151_fu_384_b_offset(1),
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => ram_reg_i_96_n_0,
      I3 => grp_ByteXor_11151_fu_384_b_offset(2),
      I4 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      O => grp_ByteXor_11151_fu_384_b_address0(1)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_i_96_n_0,
      I1 => grp_ByteXor_11151_fu_384_b_offset(1),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      O => grp_ByteXor_11151_fu_384_b_address0(0)
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010001FFFF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grp_ByteXor_11151_fu_384_b_offset(0),
      I5 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      O => \ap_CS_fsm_reg[100]\
    );
ram_reg_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ram_reg_i_45__1_0\,
      I1 => Q(10),
      I2 => \ram_reg_i_45__1_1\(0),
      I3 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      O => ram_reg_i_96_n_0
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I3 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_11151_fu_384_a_address0\(1),
      I2 => \^grp_bytexor_11151_fu_384_a_address0\(2),
      I3 => \^grp_bytexor_11151_fu_384_a_address0\(0),
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_11152 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0_0 : out STD_LOGIC;
    \reg_588_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_581_reg[7]\ : out STD_LOGIC;
    \reg_595_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_581_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_595_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_1 : out STD_LOGIC;
    \reg_595_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[109]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst2_02_fu_46_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_581_reg[1]\ : out STD_LOGIC;
    \reg_600_reg[0]\ : out STD_LOGIC;
    \reg_581_reg[2]\ : out STD_LOGIC;
    \reg_588_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_588_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_3 : out STD_LOGIC;
    \reg_581_reg[2]_0\ : out STD_LOGIC;
    \reg_600_reg[7]\ : out STD_LOGIC;
    \reg_581_reg[7]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_600_reg[5]\ : out STD_LOGIC;
    dst2_02_fu_46_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln124_reg_273_reg[1]_0\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ByteXor_11152_fu_82_a_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    con128_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_2_fu_802_rk_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_1_reg_322_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg : out STD_LOGIC;
    \dst16_04_fu_54_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    \dst3_01_fu_42_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[2]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[4]\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[4]_0\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_1\ : in STD_LOGIC;
    \y_1_3_reg_1480[3]_i_2_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[6]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_2_2_reg_1435_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_1_1_reg_1324_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[0]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[1]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[5]\ : in STD_LOGIC;
    \y_3_1_reg_1334[5]_i_2_0\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[7]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_1\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[4]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[4]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[5]\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[5]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[0]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]_0\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[5]\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_11152_fu_82_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    q0_reg_7 : in STD_LOGIC;
    con128_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_13 : in STD_LOGIC;
    q0_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_11152 : entity is "clefia_ByteXor_11152";
end design_1_clefia_0_0_clefia_ByteXor_11152;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_11152 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^clefia_s1_ce0_0\ : STD_LOGIC;
  signal \dst16_04_fu_54[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \^dst2_02_fu_46_reg_1\ : STD_LOGIC;
  signal \^dst2_02_fu_46_reg_3\ : STD_LOGIC;
  signal \dst2_02_fu_46_reg_i_1__0_n_0\ : STD_LOGIC;
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst3_01_fu_42[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \^grp_bytexor_11152_fu_82_a_address0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ByteXor_11152_fu_82_ap_ready : STD_LOGIC;
  signal \^grp_clefiaf1xor_2_fu_802_rk_address0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_13__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \^reg_581_reg[1]\ : STD_LOGIC;
  signal \^reg_581_reg[2]\ : STD_LOGIC;
  signal \^reg_581_reg[2]_0\ : STD_LOGIC;
  signal \^reg_581_reg[7]\ : STD_LOGIC;
  signal \^reg_595_reg[2]\ : STD_LOGIC;
  signal \^reg_600_reg[0]\ : STD_LOGIC;
  signal \^reg_600_reg[5]\ : STD_LOGIC;
  signal \^reg_600_reg[7]\ : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[5]_i_4_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[4]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_3_reg_1480[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_reg_1279[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_1_reg_1334[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_1_reg_1334[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_1_reg_1334[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_1_reg_1334[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_1_reg_1334[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_1289[6]_i_3_n_0\ : STD_LOGIC;
  signal NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__22\ : label is "soft_lutpair405";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dst2_02_fu_46_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dst2_02_fu_46_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dst2_02_fu_46_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dst2_02_fu_46_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_2_fu_802/grp_ByteXor_11152_fu_82/dst2_02_fu_46_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dst2_02_fu_46_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dst2_02_fu_46_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dst2_02_fu_46_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of dst2_02_fu_46_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dst2_02_fu_46_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dst2_02_fu_46_reg : label is 7;
  attribute SOFT_HLUTNM of \q0_reg_i_18__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \q0_reg_i_20__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \y_0_1_reg_1319[5]_i_3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[2]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[3]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[5]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[7]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[2]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[3]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[5]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \y_1_3_reg_1480[7]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \y_1_reg_1279[4]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \y_3_1_reg_1334[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \y_3_1_reg_1334[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \y_3_1_reg_1334[5]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \y_3_3_reg_1490[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \y_3_3_reg_1490[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \y_3_3_reg_1490[5]_i_1\ : label is "soft_lutpair409";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[1]_1\(0) <= \^ap_cs_fsm_reg[1]_1\(0);
  clefia_s1_ce0_0 <= \^clefia_s1_ce0_0\;
  dst2_02_fu_46_reg_1 <= \^dst2_02_fu_46_reg_1\;
  dst2_02_fu_46_reg_3 <= \^dst2_02_fu_46_reg_3\;
  grp_ByteXor_11152_fu_82_a_address0(0) <= \^grp_bytexor_11152_fu_82_a_address0\(0);
  grp_ClefiaF1Xor_2_fu_802_rk_address0(1 downto 0) <= \^grp_clefiaf1xor_2_fu_802_rk_address0\(1 downto 0);
  \reg_581_reg[1]\ <= \^reg_581_reg[1]\;
  \reg_581_reg[2]\ <= \^reg_581_reg[2]\;
  \reg_581_reg[2]_0\ <= \^reg_581_reg[2]_0\;
  \reg_581_reg[7]\ <= \^reg_581_reg[7]\;
  \reg_595_reg[2]\ <= \^reg_595_reg[2]\;
  \reg_600_reg[0]\ <= \^reg_600_reg[0]\;
  \reg_600_reg[5]\ <= \^reg_600_reg[5]\;
  \reg_600_reg[7]\ <= \^reg_600_reg[7]\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I1 => \^ap_cs_fsm_reg[1]_1\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I2 => \^ap_cs_fsm_reg[1]_1\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I1 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I2 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I1 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I2 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[1]_1\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => q0_reg_3(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I3 => grp_ByteXor_11152_fu_82_ap_ready,
      I4 => q0_reg_3(0),
      I5 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ap_CS_fsm[2]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I2 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I3 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => q0_reg_3(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I3 => grp_ByteXor_11152_fu_82_ap_ready,
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_1\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__4_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(0),
      Q => \dst16_04_fu_54_reg[7]_0\(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(1),
      Q => \dst16_04_fu_54_reg[7]_0\(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(2),
      Q => \dst16_04_fu_54_reg[7]_0\(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(3),
      Q => \dst16_04_fu_54_reg[7]_0\(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(4),
      Q => \dst16_04_fu_54_reg[7]_0\(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(5),
      Q => \dst16_04_fu_54_reg[7]_0\(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(6),
      Q => \dst16_04_fu_54_reg[7]_0\(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(7),
      Q => \dst16_04_fu_54_reg[7]_0\(7),
      R => '0'
    );
dst2_02_fu_46_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => \dst3_01_fu_42_reg[7]_0\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \dst2_02_fu_46_reg_i_1__0_n_0\,
      ENBWREN => clefia_s1_ce0,
      REGCEAREGCE => \^clefia_s1_ce0_0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\dst2_02_fu_46_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => \dst2_02_fu_46_reg_i_1__0_n_0\
    );
\dst3_01_fu_42[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__4_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(0),
      Q => dst3_01_fu_42(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(1),
      Q => dst3_01_fu_42(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(2),
      Q => dst3_01_fu_42(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(3),
      Q => dst3_01_fu_42(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(4),
      Q => dst3_01_fu_42(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(5),
      Q => dst3_01_fu_42(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(6),
      Q => dst3_01_fu_42(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__4_n_0\,
      D => \dst3_01_fu_42_reg[7]_0\(7),
      Q => dst3_01_fu_42(7),
      R => '0'
    );
grp_ByteXor_11152_fu_82_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      I1 => q0_reg_3(0),
      I2 => grp_ByteXor_11152_fu_82_ap_ready,
      I3 => grp_ByteXor_11152_fu_82_ap_start_reg,
      O => grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_82_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_82_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_82_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^grp_bytexor_11152_fu_82_a_address0\(0),
      R => '0'
    );
\q0_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(7),
      I1 => dst3_01_fu_42(7),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(7)
    );
\q0_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(6),
      I1 => dst3_01_fu_42(6),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(6)
    );
\q0_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(5),
      I1 => dst3_01_fu_42(5),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(5)
    );
\q0_reg_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880FFFFFFFF"
    )
        port map (
      I0 => q0_reg,
      I1 => \q0_reg_i_18__2_n_0\,
      I2 => q0_reg_0(0),
      I3 => q0_reg_0(1),
      I4 => q0_reg_1,
      I5 => q0_reg_2,
      O => \q0_reg_i_13__5_n_0\
    );
\q0_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(4),
      I1 => dst3_01_fu_42(4),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(4)
    );
\q0_reg_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg,
      I1 => \q0_reg_i_18__2_n_0\,
      O => \q0_reg_i_15__1_n_0\
    );
\q0_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(3),
      I1 => dst3_01_fu_42(3),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(3)
    );
\q0_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(2),
      I1 => dst3_01_fu_42(2),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(2)
    );
\q0_reg_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(1),
      I1 => dst3_01_fu_42(1),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(1)
    );
\q0_reg_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_4,
      I1 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      O => \q0_reg_i_18__2_n_0\
    );
\q0_reg_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_15(0),
      I1 => dst3_01_fu_42(0),
      I2 => q0_reg_3(2),
      O => \x_1_reg_322_reg[7]\(0)
    );
\q0_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => q0_reg_5,
      I2 => q0_reg_12(0),
      I3 => q0_reg_13,
      I4 => q0_reg_7,
      I5 => q0_reg_14(0),
      O => con128_ce0
    );
\q0_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273_reg[1]_0\
    );
\q0_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I1 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I2 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I3 => \^ap_cs_fsm_reg[1]_1\(0),
      O => grp_ByteXor_11152_fu_82_ap_ready
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => q0_reg_3(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I3 => grp_ByteXor_11152_fu_82_ap_ready,
      O => \^clefia_s1_ce0_0\
    );
\q0_reg_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => q0_reg_3(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11152_fu_82_ap_start_reg,
      I3 => grp_ByteXor_11152_fu_82_ap_ready,
      I4 => q0_reg_3(2),
      O => clefia_s0_ce0
    );
\q0_reg_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \q0_reg_i_13__5_n_0\,
      I1 => q0_reg_5,
      I2 => q0_reg_8,
      I3 => q0_reg_7,
      I4 => con128_address0(6),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \q0_reg_i_15__1_n_0\,
      I1 => q0_reg_9,
      I2 => q0_reg_5,
      I3 => q0_reg_10,
      I4 => q0_reg_7,
      I5 => con128_address0(5),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \q0_reg_i_18__2_n_0\,
      I1 => q0_reg,
      I2 => q0_reg_5,
      I3 => q0_reg_11,
      I4 => q0_reg_7,
      I5 => con128_address0(4),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I1 => q0_reg_4,
      I2 => q0_reg_5,
      I3 => q0_reg_6,
      I4 => q0_reg_7,
      I5 => con128_address0(3),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I1 => q0_reg_5,
      I2 => grp_ClefiaF0Xor_125_fu_777_rk_address0(2),
      I3 => q0_reg_7,
      I4 => con128_address0(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I1 => q0_reg_5,
      I2 => grp_ClefiaF0Xor_125_fu_777_rk_address0(1),
      I3 => q0_reg_7,
      I4 => con128_address0(1),
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I1 => q0_reg_5,
      I2 => grp_ClefiaF0Xor_125_fu_777_rk_address0(0),
      I3 => q0_reg_7,
      I4 => con128_address0(0),
      O => ADDRARDADDR(0)
    );
\reg_588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(0),
      O => dst2_02_fu_46_reg_4(0)
    );
\reg_588[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(1),
      O => dst2_02_fu_46_reg_4(1)
    );
\reg_588[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(2),
      O => dst2_02_fu_46_reg_4(2)
    );
\reg_588[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(3),
      O => dst2_02_fu_46_reg_4(3)
    );
\reg_588[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(4),
      O => dst2_02_fu_46_reg_4(4)
    );
\reg_588[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(5),
      O => dst2_02_fu_46_reg_4(5)
    );
\reg_588[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(6),
      O => dst2_02_fu_46_reg_4(6)
    );
\reg_588[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(2),
      I2 => Q(0),
      I3 => DOADO(7),
      O => dst2_02_fu_46_reg_4(7)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I2 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I3 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\(0),
      I1 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(1),
      I2 => \^grp_bytexor_11152_fu_82_a_address0\(0),
      I3 => \^grp_clefiaf1xor_2_fu_802_rk_address0\(0),
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
\y_0_1_reg_1319[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_0_reg_1274[0]_i_2_n_0\,
      I1 => \^reg_600_reg[7]\,
      I2 => \y_0_3_reg_1475_reg[0]\,
      I3 => \y_3_2_reg_1440_reg[0]\,
      I4 => \y_3_1_reg_1334_reg[1]\(0),
      O => \reg_588_reg[7]\(0)
    );
\y_0_1_reg_1319[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \y_0_1_reg_1319[1]_i_2_n_0\,
      I1 => \^dst2_02_fu_46_reg_3\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \y_3_3_reg_1490_reg[7]\(7),
      I5 => \y_3_1_reg_1334_reg[1]\(1),
      O => \reg_588_reg[7]\(1)
    );
\y_0_1_reg_1319[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969996969666"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[0]_0\,
      I1 => \^reg_600_reg[0]\,
      I2 => \y_1_1_reg_1324_reg[0]\(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \^dobdo\(0),
      O => \y_0_1_reg_1319[1]_i_2_n_0\
    );
\y_0_1_reg_1319[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dst2_02_fu_46_reg_1\,
      I1 => \^reg_581_reg[1]\,
      I2 => \y_0_3_reg_1475_reg[2]\,
      I3 => \y_0_3_reg_1475_reg[2]_0\,
      I4 => \y_3_1_reg_1334_reg[1]\(2),
      O => \reg_588_reg[7]\(2)
    );
\y_0_1_reg_1319[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[3]\,
      I1 => \^reg_595_reg[2]\,
      I2 => \y_3_2_reg_1440_reg[0]\,
      I3 => \^reg_581_reg[7]\,
      I4 => \y_3_1_reg_1334_reg[1]\(3),
      O => \reg_588_reg[7]\(3)
    );
\y_0_1_reg_1319[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC5A3333335A"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(7),
      I1 => \^dst2_02_fu_46_reg_3\,
      I2 => \y_3_3_reg_1490_reg[7]\(1),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^reg_600_reg[0]\,
      O => \^reg_581_reg[7]\
    );
\y_0_1_reg_1319[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(4),
      I1 => \^reg_581_reg[2]\,
      I2 => \y_3_2_reg_1440_reg[0]\,
      I3 => \y_0_reg_1274[4]_i_2_n_0\,
      O => \reg_588_reg[7]\(4)
    );
\y_0_1_reg_1319[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559AAA9"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[0]_1\,
      I1 => \y_3_3_reg_1490_reg[7]\(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \^reg_581_reg[1]\,
      O => \^reg_581_reg[2]\
    );
\y_0_1_reg_1319[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_0_3_reg_1475_reg[5]\,
      I1 => \y_0_1_reg_1319[5]_i_3_n_0\,
      I2 => \y_3_1_reg_1334_reg[1]\(5),
      I3 => \y_0_1_reg_1319[5]_i_4_n_0\,
      I4 => \y_0_reg_1274[5]_i_3_n_0\,
      O => \reg_588_reg[7]\(5)
    );
\y_0_1_reg_1319[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \^reg_581_reg[2]_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \y_3_3_reg_1490_reg[7]\(3),
      O => \y_0_1_reg_1319[5]_i_3_n_0\
    );
\y_0_1_reg_1319[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \y_1_1_reg_1324_reg[0]\(4),
      O => \y_0_1_reg_1319[5]_i_4_n_0\
    );
\y_0_1_reg_1319[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665666A999A9995"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(6),
      I1 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \y_3_3_reg_1490_reg[7]\(4),
      I5 => \y_0_1_reg_1319[6]_i_3_n_0\,
      O => \reg_588_reg[7]\(6)
    );
\y_0_1_reg_1319[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47774474B888BB8B"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \y_3_1_reg_1334_reg[7]\(3),
      I4 => \y_2_reg_1284[3]_i_3_n_0\,
      I5 => \^reg_600_reg[7]\,
      O => \y_0_1_reg_1319[6]_i_2_n_0\
    );
\y_0_1_reg_1319[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \y_1_1_reg_1324_reg[0]\(5),
      I2 => \^reg_600_reg[5]\,
      I3 => \y_3_3_reg_1490_reg[4]\,
      I4 => \y_3_1_reg_1334_reg[3]\,
      I5 => \y_2_2_reg_1435_reg[7]\(1),
      O => \y_0_1_reg_1319[6]_i_3_n_0\
    );
\y_0_1_reg_1319[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dst2_02_fu_46_reg_3\,
      I1 => \y_0_reg_1274[7]_i_3_n_0\,
      I2 => \y_3_2_reg_1440_reg[6]_0\,
      I3 => \y_3_2_reg_1440_reg[6]_1\,
      I4 => \y_3_1_reg_1334_reg[1]\(7),
      O => \reg_588_reg[7]\(7)
    );
\y_0_reg_1274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_0_reg_1274[0]_i_2_n_0\,
      I1 => \^reg_600_reg[7]\,
      I2 => \y_0_3_reg_1475_reg[0]\,
      I3 => \y_3_3_reg_1490_reg[0]\,
      I4 => \y_3_3_reg_1490_reg[7]\(0),
      O => \reg_581_reg[7]_1\(0)
    );
\y_0_reg_1274[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^dobdo\(7),
      O => \y_0_reg_1274[0]_i_2_n_0\
    );
\y_0_reg_1274[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAACCF0"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[7]\(7),
      I1 => \y_3_3_reg_1490_reg[7]\(7),
      I2 => \^dobdo\(6),
      I3 => Q(3),
      I4 => Q(1),
      O => \^reg_600_reg[7]\
    );
\y_0_reg_1274[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_0_reg_1274[1]_i_2_n_0\,
      I1 => \^reg_600_reg[0]\,
      I2 => \y_3_2_reg_1440_reg[0]_0\,
      I3 => \y_3_1_reg_1334_reg[1]_0\,
      I4 => \y_3_3_reg_1490_reg[7]\(1),
      O => \reg_581_reg[7]_1\(1)
    );
\y_0_reg_1274[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^dobdo\(0),
      O => \y_0_reg_1274[1]_i_2_n_0\
    );
\y_0_reg_1274[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D0C3F"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[7]\(0),
      I1 => Q(3),
      I2 => \y_3_3_reg_1490_reg[7]\(0),
      I3 => \^dobdo\(7),
      I4 => Q(1),
      O => \^reg_600_reg[0]\
    );
\y_0_reg_1274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[2]\,
      I1 => \y_3_3_reg_1490_reg[7]\(2),
      I2 => \^dst2_02_fu_46_reg_1\,
      I3 => \^reg_581_reg[1]\,
      I4 => \y_0_3_reg_1475_reg[2]\,
      O => \reg_581_reg[7]_1\(2)
    );
\y_0_reg_1274[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \y_1_1_reg_1324_reg[0]\(7),
      I2 => \^dobdo\(1),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \y_1_1_reg_1324_reg[0]\(1),
      O => \^dst2_02_fu_46_reg_1\
    );
\y_0_reg_1274[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A95959A9595"
    )
        port map (
      I0 => \^reg_600_reg[7]\,
      I1 => \y_3_3_reg_1490_reg[7]\(1),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \^dobdo\(0),
      I5 => \y_3_1_reg_1334_reg[7]\(1),
      O => \^reg_581_reg[1]\
    );
\y_0_reg_1274[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B8B8748B47"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(2),
      I1 => \y_3_1_reg_1334_reg[3]\,
      I2 => \^dobdo\(2),
      I3 => \y_1_1_reg_1324_reg[0]\(7),
      I4 => \^dobdo\(7),
      I5 => \^reg_581_reg[2]_0\,
      O => \^reg_595_reg[2]\
    );
\y_0_reg_1274[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_0_reg_1274[4]_i_2_n_0\,
      I1 => \y_3_3_reg_1490_reg[4]\,
      I2 => \y_3_3_reg_1490_reg[7]\(4),
      O => \reg_581_reg[7]_1\(3)
    );
\y_0_reg_1274[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I1 => \y_0_reg_1274[0]_i_2_n_0\,
      I2 => \y_1_1_reg_1324_reg[0]\(3),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \^dobdo\(3),
      I5 => \y_2_3_reg_1485_reg[4]\,
      O => \y_0_reg_1274[4]_i_2_n_0\
    );
\y_0_reg_1274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(5),
      I1 => \y_3_3_reg_1490_reg[5]\,
      I2 => \^dobdo\(4),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_1_1_reg_1324_reg[0]\(4),
      I5 => \y_0_reg_1274[5]_i_3_n_0\,
      O => \reg_581_reg[7]_1\(4)
    );
\y_0_reg_1274[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10DC32FEEF23CD01"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I3 => \y_3_3_reg_1490_reg[7]\(4),
      I4 => \y_3_1_reg_1334_reg[7]\(4),
      I5 => \y_3_2_reg_1440_reg[4]\,
      O => \y_0_reg_1274[5]_i_3_n_0\
    );
\y_0_reg_1274[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dst2_02_fu_46_reg_3\,
      I1 => \y_0_reg_1274[7]_i_3_n_0\,
      I2 => \y_3_2_reg_1440_reg[6]_0\,
      I3 => \y_3_3_reg_1490_reg[7]_0\,
      I4 => \y_3_3_reg_1490_reg[7]\(7),
      O => \reg_581_reg[7]_1\(5)
    );
\y_0_reg_1274[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0CCAA"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \y_3_3_reg_1490_reg[7]\(6),
      I2 => \y_3_1_reg_1334_reg[7]\(6),
      I3 => Q(3),
      I4 => Q(1),
      O => \^dst2_02_fu_46_reg_3\
    );
\y_0_reg_1274[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \y_1_1_reg_1324_reg[0]\(6),
      O => \y_0_reg_1274[7]_i_3_n_0\
    );
\y_1_1_reg_1324[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[0]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(7),
      I2 => \y_3_3_reg_1490_reg[7]\(0),
      O => \reg_595_reg[6]\(0)
    );
\y_1_1_reg_1324[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^reg_600_reg[7]\,
      I1 => \y_3_1_reg_1334_reg[1]\(5),
      I2 => \y_3_1_reg_1334_reg[3]\,
      I3 => \y_3_1_reg_1334_reg[1]\(4),
      I4 => \y_1_1_reg_1324_reg[0]\(5),
      I5 => \^dobdo\(5),
      O => \y_1_1_reg_1324[0]_i_2_n_0\
    );
\y_1_1_reg_1324[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => \y_1_1_reg_1324[1]_i_2_n_0\,
      I1 => \^reg_600_reg[0]\,
      I2 => \y_1_1_reg_1324_reg[0]\(0),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \^dobdo\(0),
      I5 => \y_3_3_reg_1490_reg[7]\(1),
      O => \reg_595_reg[6]\(1)
    );
\y_1_1_reg_1324[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAC3555555C3"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(6),
      I1 => \^dobdo\(6),
      I2 => \y_3_1_reg_1334_reg[1]\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \y_3_1_reg_1334_reg[1]\(6),
      O => \y_1_1_reg_1324[1]_i_2_n_0\
    );
\y_1_1_reg_1324[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^reg_581_reg[1]\,
      I1 => \^dst2_02_fu_46_reg_1\,
      I2 => \y_1_1_reg_1324[2]_i_2_n_0\,
      I3 => \y_3_3_reg_1490_reg[7]\(2),
      O => \reg_595_reg[6]\(2)
    );
\y_1_1_reg_1324[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84747B847B8B847"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(5),
      I1 => \y_3_1_reg_1334_reg[3]\,
      I2 => \y_3_1_reg_1334_reg[1]\(4),
      I3 => \y_3_1_reg_1334_reg[3]_0\,
      I4 => \y_0_reg_1274[0]_i_2_n_0\,
      I5 => \y_3_1_reg_1334[0]_i_2_n_0\,
      O => \y_1_1_reg_1324[2]_i_2_n_0\
    );
\y_1_1_reg_1324[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_595_reg[2]\,
      I1 => \y_1_1_reg_1324[3]_i_2_n_0\,
      O => \reg_595_reg[6]\(3)
    );
\y_1_1_reg_1324[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(3),
      I1 => \y_1_1_reg_1324[3]_i_3_n_0\,
      O => \y_1_1_reg_1324[3]_i_2_n_0\
    );
\y_1_1_reg_1324[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \y_1_3_reg_1480[3]_i_2_0\,
      I1 => \y_0_reg_1274[1]_i_2_n_0\,
      I2 => \y_3_1_reg_1334_reg[1]\(7),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(0),
      I5 => \y_1_1_reg_1324[3]_i_5_n_0\,
      O => \y_1_1_reg_1324[3]_i_3_n_0\
    );
\y_1_1_reg_1324[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C553C3C3CAA"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \y_1_1_reg_1324_reg[0]\(5),
      I2 => \y_1_1_reg_1324_reg[0]\(6),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dobdo\(6),
      O => \y_1_1_reg_1324[3]_i_5_n_0\
    );
\y_1_1_reg_1324[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I1 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I2 => \y_1_1_reg_1324[4]_i_3_n_0\,
      I3 => \y_3_3_reg_1490_reg[7]\(4),
      O => \reg_595_reg[6]\(4)
    );
\y_1_1_reg_1324[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3AAC3C3C355"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \y_1_1_reg_1324_reg[0]\(7),
      I2 => \y_1_1_reg_1324_reg[0]\(3),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^dobdo\(3),
      O => \y_1_1_reg_1324[4]_i_2_n_0\
    );
\y_1_1_reg_1324[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_3_1_reg_1334[0]_i_2_n_0\,
      I1 => \y_0_reg_1274[7]_i_3_n_0\,
      I2 => \^dst2_02_fu_46_reg_1\,
      I3 => \y_1_3_reg_1480_reg[4]\,
      I4 => \y_3_2_reg_1440_reg[6]\,
      I5 => \y_1_3_reg_1480_reg[4]_0\,
      O => \y_1_1_reg_1324[4]_i_3_n_0\
    );
\y_1_1_reg_1324[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[5]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(4),
      I2 => \y_3_3_reg_1490_reg[7]\(5),
      O => \reg_595_reg[6]\(5)
    );
\y_1_1_reg_1324[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10DC32FEEF23CD01"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I3 => \y_3_3_reg_1490_reg[7]\(4),
      I4 => \y_3_1_reg_1334_reg[7]\(4),
      I5 => \y_1_1_reg_1324[5]_i_3_n_0\,
      O => \y_1_1_reg_1324[5]_i_2_n_0\
    );
\y_1_1_reg_1324[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \y_3_1_reg_1334[5]_i_2_0\,
      I1 => \y_0_reg_1274[7]_i_3_n_0\,
      I2 => \y_3_1_reg_1334_reg[1]\(5),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(6),
      I5 => \y_2_reg_1284[3]_i_3_n_0\,
      O => \y_1_1_reg_1324[5]_i_3_n_0\
    );
\y_1_1_reg_1324[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[6]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(5),
      I2 => \y_3_3_reg_1490_reg[7]\(6),
      O => \reg_595_reg[6]\(6)
    );
\y_1_1_reg_1324[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44477477BBB88B88"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^dobdo\(4),
      I4 => \y_3_1_reg_1334_reg[7]\(5),
      I5 => \y_3_1_reg_1334[6]_i_2_n_0\,
      O => \y_1_1_reg_1324[6]_i_2_n_0\
    );
\y_1_1_reg_1324[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[7]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(6),
      I2 => \y_3_3_reg_1490_reg[7]\(7),
      O => \reg_595_reg[6]\(7)
    );
\y_1_1_reg_1324[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \^dst2_02_fu_46_reg_3\,
      I1 => \y_3_1_reg_1334_reg[1]\(4),
      I2 => \y_3_1_reg_1334_reg[3]\,
      I3 => \y_3_3_reg_1490_reg[4]\,
      I4 => \^dobdo\(4),
      I5 => \y_1_1_reg_1324_reg[0]\(4),
      O => \y_1_1_reg_1324[7]_i_2_n_0\
    );
\y_1_3_reg_1480[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[0]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(7),
      I2 => \y_3_1_reg_1334_reg[7]\(0),
      O => \reg_595_reg[6]_0\(0)
    );
\y_1_3_reg_1480[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => \y_1_1_reg_1324[1]_i_2_n_0\,
      I1 => \^reg_600_reg[0]\,
      I2 => \y_1_1_reg_1324_reg[0]\(0),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \^dobdo\(0),
      I5 => \y_3_1_reg_1334_reg[7]\(1),
      O => \reg_595_reg[6]_0\(1)
    );
\y_1_3_reg_1480[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^reg_581_reg[1]\,
      I1 => \^dst2_02_fu_46_reg_1\,
      I2 => \y_1_1_reg_1324[2]_i_2_n_0\,
      I3 => \y_3_1_reg_1334_reg[7]\(2),
      O => \reg_595_reg[6]_0\(2)
    );
\y_1_3_reg_1480[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_595_reg[2]\,
      I1 => \y_1_3_reg_1480[3]_i_2_n_0\,
      O => \reg_595_reg[6]_0\(3)
    );
\y_1_3_reg_1480[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[7]\(3),
      I1 => \y_1_1_reg_1324[3]_i_3_n_0\,
      O => \y_1_3_reg_1480[3]_i_2_n_0\
    );
\y_1_3_reg_1480[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_1_1_reg_1324[4]_i_3_n_0\,
      I1 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I2 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I3 => \y_3_1_reg_1334_reg[7]\(4),
      O => \reg_595_reg[6]_0\(4)
    );
\y_1_3_reg_1480[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[5]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(4),
      I2 => \y_3_1_reg_1334_reg[7]\(5),
      O => \reg_595_reg[6]_0\(5)
    );
\y_1_3_reg_1480[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[6]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(5),
      I2 => \y_3_1_reg_1334_reg[7]\(6),
      O => \reg_595_reg[6]_0\(6)
    );
\y_1_3_reg_1480[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_1_1_reg_1324[7]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(6),
      I2 => \y_3_1_reg_1334_reg[7]\(7),
      O => \reg_595_reg[6]_0\(7)
    );
\y_1_reg_1279[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9595959A9A959A"
    )
        port map (
      I0 => \^reg_600_reg[7]\,
      I1 => \y_3_3_reg_1490_reg[7]\(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \y_3_1_reg_1334_reg[7]\(2),
      I5 => \^dst2_02_fu_46_reg_1\,
      O => \^reg_581_reg[2]_0\
    );
\y_1_reg_1279[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_1_reg_1279[4]_i_2_n_0\,
      I1 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I2 => \y_2_3_reg_1485_reg[4]\,
      I3 => \y_3_1_reg_1334_reg[1]\(4),
      I4 => \y_3_2_reg_1440_reg[4]\,
      O => \reg_588_reg[5]\(0)
    );
\y_1_reg_1279[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFD01"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]\(3),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^reg_581_reg[2]_0\,
      I4 => \y_3_2_reg_1440_reg[0]_1\,
      O => \y_1_reg_1279[4]_i_2_n_0\
    );
\y_1_reg_1279[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \y_0_reg_1274[5]_i_3_n_0\,
      I1 => \y_3_1_reg_1334_reg[1]\(5),
      I2 => \y_1_2_reg_1430_reg[5]\,
      I3 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I4 => \y_3_1_reg_1334_reg[3]\,
      I5 => \y_3_3_reg_1490_reg[7]\(4),
      O => \reg_588_reg[5]\(1)
    );
\y_1_reg_1279[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[7]\(5),
      I1 => \^dobdo\(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \y_3_3_reg_1490_reg[7]\(5),
      O => \^reg_600_reg[5]\
    );
\y_2_1_reg_1329[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_2_reg_1284[3]_i_2_n_0\,
      I1 => \y_3_1_reg_1334_reg[3]_1\,
      I2 => \y_2_3_reg_1485_reg[3]\,
      I3 => \y_1_1_reg_1324_reg[0]\(3),
      O => \ap_CS_fsm_reg[109]\(0)
    );
\y_2_1_reg_1329[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_2_reg_1284[4]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(4),
      I2 => \y_3_3_reg_1490_reg[4]\,
      I3 => \y_2_3_reg_1485_reg[4]\,
      O => \ap_CS_fsm_reg[109]\(1)
    );
\y_2_1_reg_1329[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_1_reg_1279[4]_i_2_n_0\,
      I1 => \y_3_2_reg_1440_reg[4]\,
      I2 => \y_1_1_reg_1324_reg[0]\(5),
      I3 => \y_3_3_reg_1490_reg[5]\,
      I4 => \y_2_2_reg_1435_reg[5]\,
      O => \ap_CS_fsm_reg[109]\(2)
    );
\y_2_1_reg_1329[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \y_2_reg_1284[6]_i_2_n_0\,
      I1 => \y_3_3_reg_1490_reg[4]\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \y_2_2_reg_1435_reg[7]\(1),
      I5 => \y_1_1_reg_1324_reg[0]\(6),
      O => \ap_CS_fsm_reg[109]\(3)
    );
\y_2_reg_1284[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_2_reg_1284[3]_i_2_n_0\,
      I1 => \y_2_2_reg_1435_reg[7]\(0),
      I2 => \y_2_reg_1284[3]_i_3_n_0\,
      I3 => \y_3_1_reg_1334_reg[3]_1\,
      O => dst2_02_fu_46_reg_2(0)
    );
\y_2_reg_1284[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => \^reg_581_reg[7]\,
      I1 => \y_3_2_reg_1440_reg[0]\,
      I2 => \y_3_1_reg_1334_reg[1]\(2),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_3_reg_1490_reg[2]\,
      I5 => \y_3_1_reg_1334_reg[3]_0\,
      O => \y_2_reg_1284[3]_i_2_n_0\
    );
\y_2_reg_1284[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \y_1_1_reg_1324_reg[0]\(7),
      I2 => \^dobdo\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \y_1_1_reg_1324_reg[0]\(2),
      O => \y_2_reg_1284[3]_i_3_n_0\
    );
\y_2_reg_1284[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_reg_1284[4]_i_2_n_0\,
      I1 => \y_2_2_reg_1435_reg[7]\(1),
      I2 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I3 => \y_3_3_reg_1490_reg[4]\,
      O => dst2_02_fu_46_reg_2(1)
    );
\y_2_reg_1284[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999699696669"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[0]\,
      I1 => \y_3_2_reg_1440_reg[0]_1\,
      I2 => \y_3_3_reg_1490_reg[7]\(2),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \^reg_581_reg[1]\,
      I5 => \y_3_3_reg_1490_reg[4]_0\,
      O => \y_2_reg_1284[4]_i_2_n_0\
    );
\y_2_reg_1284[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_2_2_reg_1435_reg[5]\,
      I1 => \y_1_reg_1279[4]_i_2_n_0\,
      I2 => \y_3_3_reg_1490_reg[5]\,
      I3 => \y_0_1_reg_1319[5]_i_4_n_0\,
      I4 => \y_2_2_reg_1435_reg[7]\(2),
      O => dst2_02_fu_46_reg_2(2)
    );
\y_2_reg_1284[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \y_2_reg_1284[6]_i_2_n_0\,
      I1 => \y_1_1_reg_1324_reg[0]\(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \^dobdo\(5),
      I5 => \y_2_2_reg_1435_reg[7]\(3),
      O => dst2_02_fu_46_reg_2(3)
    );
\y_2_reg_1284[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[6]\,
      I1 => \y_3_1_reg_1334_reg[1]\(5),
      I2 => \y_3_1_reg_1334_reg[3]\,
      I3 => \y_3_1_reg_1334_reg[1]\(4),
      I4 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I5 => \y_3_3_reg_1490_reg[7]\(4),
      O => \y_2_reg_1284[6]_i_2_n_0\
    );
\y_2_reg_1284[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955595556AAA6"
    )
        port map (
      I0 => \y_2_2_reg_1435_reg[7]_0\,
      I1 => \^dobdo\(6),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \y_1_1_reg_1324_reg[0]\(6),
      I5 => \y_2_2_reg_1435_reg[7]\(4),
      O => dst2_02_fu_46_reg_2(4)
    );
\y_3_1_reg_1334[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_3_1_reg_1334[0]_i_2_n_0\,
      I1 => \y_3_2_reg_1440_reg[6]\,
      I2 => \y_3_1_reg_1334_reg[3]_0\,
      I3 => \y_3_3_reg_1490_reg[0]\,
      I4 => \y_3_1_reg_1334_reg[7]\(0),
      O => \reg_588_reg[6]\(0)
    );
\y_3_1_reg_1334[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^dobdo\(5),
      O => \y_3_1_reg_1334[0]_i_2_n_0\
    );
\y_3_1_reg_1334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]_0\,
      I1 => \y_3_1_reg_1334_reg[7]\(1),
      I2 => \y_3_1_reg_1334_reg[1]\(0),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(7),
      I5 => \y_1_1_reg_1324[1]_i_2_n_0\,
      O => \reg_588_reg[6]\(1)
    );
\y_3_1_reg_1334[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[2]\,
      I1 => \y_3_1_reg_1334_reg[7]\(2),
      I2 => \y_3_1_reg_1334[2]_i_2_n_0\,
      O => \reg_588_reg[6]\(2)
    );
\y_3_1_reg_1334[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B8B8748B47"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(1),
      I1 => \y_3_1_reg_1334_reg[3]\,
      I2 => \y_3_1_reg_1334_reg[1]\(0),
      I3 => \y_3_1_reg_1334_reg[1]\(7),
      I4 => \y_3_1_reg_1334_reg[1]\(6),
      I5 => \y_1_1_reg_1324[2]_i_2_n_0\,
      O => \y_3_1_reg_1334[2]_i_2_n_0\
    );
\y_3_1_reg_1334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \y_1_3_reg_1480[3]_i_2_n_0\,
      I1 => \y_3_1_reg_1334_reg[3]_0\,
      I2 => \y_3_3_reg_1490_reg[2]\,
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(2),
      I5 => \y_3_1_reg_1334_reg[3]_1\,
      O => \reg_588_reg[6]\(3)
    );
\y_3_1_reg_1334[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_1_1_reg_1324[4]_i_3_n_0\,
      I1 => \y_3_1_reg_1334_reg[7]\(4),
      I2 => \y_3_3_reg_1490_reg[4]_0\,
      I3 => \y_3_3_reg_1490_reg[4]\,
      O => \reg_588_reg[6]\(4)
    );
\y_3_1_reg_1334[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_3_1_reg_1334[5]_i_2_n_0\,
      I1 => \y_3_3_reg_1490_reg[5]\,
      I2 => \y_3_1_reg_1334_reg[7]\(5),
      O => \reg_588_reg[6]\(5)
    );
\y_3_1_reg_1334[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FDFE02"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[4]\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => \y_3_1_reg_1334_reg[1]\(4),
      I4 => \y_1_1_reg_1324[5]_i_3_n_0\,
      O => \y_3_1_reg_1334[5]_i_2_n_0\
    );
\y_3_1_reg_1334[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84747B847B8B847"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(5),
      I1 => \y_3_1_reg_1334_reg[3]\,
      I2 => \y_3_1_reg_1334_reg[1]\(4),
      I3 => \y_3_1_reg_1334[6]_i_2_n_0\,
      I4 => \y_3_3_reg_1490_reg[6]\,
      I5 => \y_3_1_reg_1334_reg[7]\(6),
      O => \reg_588_reg[6]\(6)
    );
\y_3_1_reg_1334[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \y_1_1_reg_1324[4]_i_2_n_0\,
      I1 => \y_3_1_reg_1334_reg[1]\(3),
      I2 => \y_3_1_reg_1334_reg[3]\,
      I3 => \y_3_1_reg_1334_reg[3]_1\,
      I4 => \y_3_1_reg_1334_reg[1]\(7),
      I5 => \y_3_1_reg_1334_reg[1]\(6),
      O => \y_3_1_reg_1334[6]_i_2_n_0\
    );
\y_3_1_reg_1334[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84747B847B8B847"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]\(6),
      I1 => \y_3_1_reg_1334_reg[3]\,
      I2 => \y_3_1_reg_1334_reg[1]\(5),
      I3 => \y_3_1_reg_1334[7]_i_2_n_0\,
      I4 => \y_3_3_reg_1490_reg[7]_0\,
      I5 => \y_3_1_reg_1334_reg[7]\(7),
      O => \reg_588_reg[6]\(7)
    );
\y_3_1_reg_1334[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555553CAAAAAA3C"
    )
        port map (
      I0 => \y_1_1_reg_1324_reg[0]\(4),
      I1 => \^dobdo\(4),
      I2 => \y_3_3_reg_1490_reg[4]\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => \y_3_1_reg_1334_reg[1]\(4),
      O => \y_3_1_reg_1334[7]_i_2_n_0\
    );
\y_3_3_reg_1490[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[0]\,
      I1 => \y_3_3_reg_1490_reg[7]\(0),
      I2 => \y_3_1_reg_1334[0]_i_2_n_0\,
      I3 => \y_3_2_reg_1440_reg[6]\,
      I4 => \y_3_1_reg_1334_reg[3]_0\,
      O => \reg_581_reg[7]_0\(0)
    );
\y_3_3_reg_1490[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[1]_0\,
      I1 => \y_3_3_reg_1490_reg[7]\(1),
      I2 => \y_3_1_reg_1334_reg[1]\(0),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(7),
      I5 => \y_1_1_reg_1324[1]_i_2_n_0\,
      O => \reg_581_reg[7]_0\(1)
    );
\y_3_3_reg_1490[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[2]\,
      I1 => \y_3_3_reg_1490_reg[7]\(2),
      I2 => \y_3_1_reg_1334[2]_i_2_n_0\,
      O => \reg_581_reg[7]_0\(2)
    );
\y_3_3_reg_1490[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \y_1_1_reg_1324[3]_i_2_n_0\,
      I1 => \y_3_1_reg_1334_reg[3]_0\,
      I2 => \y_3_3_reg_1490_reg[2]\,
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(2),
      I5 => \y_3_1_reg_1334_reg[3]_1\,
      O => \reg_581_reg[7]_0\(3)
    );
\y_3_3_reg_1490[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_1_1_reg_1324[4]_i_3_n_0\,
      I1 => \y_3_3_reg_1490_reg[7]\(4),
      I2 => \y_3_3_reg_1490_reg[4]\,
      I3 => \y_3_3_reg_1490_reg[4]_0\,
      O => \reg_581_reg[7]_0\(4)
    );
\y_3_3_reg_1490[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[5]\,
      I1 => \y_3_3_reg_1490_reg[7]\(5),
      I2 => \y_3_1_reg_1334[5]_i_2_n_0\,
      O => \reg_581_reg[7]_0\(5)
    );
\y_3_3_reg_1490[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[6]\,
      I1 => \y_3_3_reg_1490_reg[7]\(6),
      I2 => \y_3_1_reg_1334_reg[1]\(5),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(4),
      I5 => \y_3_1_reg_1334[6]_i_2_n_0\,
      O => \reg_581_reg[7]_0\(6)
    );
\y_3_3_reg_1490[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \y_3_3_reg_1490_reg[7]_0\,
      I1 => \y_3_3_reg_1490_reg[7]\(7),
      I2 => \y_3_1_reg_1334_reg[1]\(6),
      I3 => \y_3_1_reg_1334_reg[3]\,
      I4 => \y_3_1_reg_1334_reg[1]\(5),
      I5 => \y_3_1_reg_1334[7]_i_2_n_0\,
      O => \reg_581_reg[7]_0\(7)
    );
\y_3_reg_1289[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_3_1_reg_1334_reg[3]_0\,
      I1 => \y_3_2_reg_1440_reg[0]\,
      I2 => \^dobdo\(0),
      I3 => \y_3_2_reg_1440_reg[0]_0\,
      I4 => \y_3_2_reg_1440_reg[0]_1\,
      O => dst2_02_fu_46_reg_0(0)
    );
\y_3_reg_1289[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[2]\,
      I1 => \^dobdo\(2),
      I2 => \y_3_2_reg_1440_reg[2]_0\,
      I3 => \^reg_581_reg[7]\,
      O => dst2_02_fu_46_reg_0(1)
    );
\y_3_reg_1289[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_reg_1284[3]_i_2_n_0\,
      I1 => \^dobdo\(3),
      I2 => \y_3_2_reg_1440_reg[3]\,
      I3 => \^reg_581_reg[2]\,
      O => dst2_02_fu_46_reg_0(2)
    );
\y_3_reg_1289[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_1_reg_1279[4]_i_2_n_0\,
      I1 => \y_3_2_reg_1440_reg[4]\,
      I2 => \y_2_reg_1284[4]_i_2_n_0\,
      I3 => \^dobdo\(4),
      O => dst2_02_fu_46_reg_0(3)
    );
\y_3_reg_1289[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \y_2_2_reg_1435_reg[5]\,
      I1 => \y_1_reg_1279[4]_i_2_n_0\,
      I2 => \^dobdo\(5),
      I3 => \y_1_2_reg_1430_reg[5]\,
      I4 => \y_3_reg_1289[6]_i_3_n_0\,
      O => dst2_02_fu_46_reg_0(4)
    );
\y_3_reg_1289[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[6]\,
      I1 => \y_3_reg_1289[6]_i_3_n_0\,
      I2 => \^dobdo\(6),
      I3 => \y_3_2_reg_1440_reg[6]_0\,
      I4 => \y_3_2_reg_1440_reg[6]_1\,
      O => dst2_02_fu_46_reg_0(5)
    );
\y_3_reg_1289[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \y_0_1_reg_1319[6]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \y_3_3_reg_1490_reg[7]\(4),
      O => \y_3_reg_1289[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_11152_30 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_38_reg[1]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[2]_0\ : out STD_LOGIC;
    \idx_fu_38_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_3_reg_298_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg : out STD_LOGIC;
    \dst2_02_fu_46_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_11152_fu_78_ap_start_reg : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_11152_30 : entity is "clefia_ByteXor_11152";
end design_1_clefia_0_0_clefia_ByteXor_11152_30;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_11152_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln124_reg_258 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln124_reg_258[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_reg_258[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst16_04_fu_54[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \dst2_02_fu_46[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dst3_01_fu_42[7]_i_1__3_n_0\ : STD_LOGIC;
  signal dst_03_fu_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dst_03_fu_50[7]_i_1__1_n_0\ : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_ap_ready : STD_LOGIC;
  signal \idx_fu_38[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_38[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[0]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[1]_0\ : STD_LOGIC;
  signal \^idx_fu_38_reg[2]_0\ : STD_LOGIC;
  signal trunc_ln124_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln124_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln124_reg_273[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_reg_258[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_ln124_reg_258[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__18\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair276";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \q0_reg_i_19__0\ : label is "soft_lutpair277";
begin
  Q(0) <= \^q\(0);
  \idx_fu_38_reg[0]_0\ <= \^idx_fu_38_reg[0]_0\;
  \idx_fu_38_reg[1]_0\ <= \^idx_fu_38_reg[1]_0\;
  \idx_fu_38_reg[2]_0\ <= \^idx_fu_38_reg[2]_0\;
\add_ln124_reg_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^q\(0),
      I2 => add_ln124_reg_258(0),
      O => \add_ln124_reg_258[0]_i_1_n_0\
    );
\add_ln124_reg_258[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^q\(0),
      I3 => add_ln124_reg_258(1),
      O => \add_ln124_reg_258[1]_i_1_n_0\
    );
\add_ln124_reg_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^q\(0),
      I4 => add_ln124_reg_258(2),
      O => \add_ln124_reg_258[2]_i_1_n_0\
    );
\add_ln124_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[0]_i_1_n_0\,
      Q => add_ln124_reg_258(0),
      R => '0'
    );
\add_ln124_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[1]_i_1_n_0\,
      Q => add_ln124_reg_258(1),
      R => '0'
    );
\add_ln124_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln124_reg_258[2]_i_1_n_0\,
      Q => add_ln124_reg_258(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_78_ap_start_reg,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ByteXor_11152_fu_78_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F888F8"
    )
        port map (
      I0 => q0_reg(0),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      I2 => q0_reg(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_78_ap_start_reg,
      I5 => grp_ByteXor_11152_fu_78_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_11152_fu_78_ap_ready,
      I1 => grp_ByteXor_11152_fu_78_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => q0_reg(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[0]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[1]_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => \^idx_fu_38_reg[2]_0\,
      I2 => \^idx_fu_38_reg[0]_0\,
      I3 => \^q\(0),
      O => grp_ByteXor_11152_fu_78_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\dst16_04_fu_54[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => trunc_ln124_reg_273(1),
      I2 => ap_CS_fsm_state3,
      O => \dst16_04_fu_54[7]_i_1__3_n_0\
    );
\dst16_04_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst16_04_fu_54(0),
      R => '0'
    );
\dst16_04_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst16_04_fu_54(1),
      R => '0'
    );
\dst16_04_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst16_04_fu_54(2),
      R => '0'
    );
\dst16_04_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst16_04_fu_54(3),
      R => '0'
    );
\dst16_04_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst16_04_fu_54(4),
      R => '0'
    );
\dst16_04_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst16_04_fu_54(5),
      R => '0'
    );
\dst16_04_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst16_04_fu_54(6),
      R => '0'
    );
\dst16_04_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst16_04_fu_54[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst16_04_fu_54(7),
      R => '0'
    );
\dst2_02_fu_46[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => trunc_ln124_reg_273(1),
      I2 => trunc_ln124_reg_273(0),
      O => \dst2_02_fu_46[7]_i_1__1_n_0\
    );
\dst2_02_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst2_02_fu_46_reg[7]_0\(0),
      R => '0'
    );
\dst2_02_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst2_02_fu_46_reg[7]_0\(1),
      R => '0'
    );
\dst2_02_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst2_02_fu_46_reg[7]_0\(2),
      R => '0'
    );
\dst2_02_fu_46_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst2_02_fu_46_reg[7]_0\(3),
      R => '0'
    );
\dst2_02_fu_46_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst2_02_fu_46_reg[7]_0\(4),
      R => '0'
    );
\dst2_02_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst2_02_fu_46_reg[7]_0\(5),
      R => '0'
    );
\dst2_02_fu_46_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst2_02_fu_46_reg[7]_0\(6),
      R => '0'
    );
\dst2_02_fu_46_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst2_02_fu_46[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst2_02_fu_46_reg[7]_0\(7),
      R => '0'
    );
\dst3_01_fu_42[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln124_reg_273(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(1),
      O => \dst3_01_fu_42[7]_i_1__3_n_0\
    );
\dst3_01_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => \dst3_01_fu_42_reg[7]_0\(0),
      R => '0'
    );
\dst3_01_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => \dst3_01_fu_42_reg[7]_0\(1),
      R => '0'
    );
\dst3_01_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => \dst3_01_fu_42_reg[7]_0\(2),
      R => '0'
    );
\dst3_01_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => \dst3_01_fu_42_reg[7]_0\(3),
      R => '0'
    );
\dst3_01_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => \dst3_01_fu_42_reg[7]_0\(4),
      R => '0'
    );
\dst3_01_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => \dst3_01_fu_42_reg[7]_0\(5),
      R => '0'
    );
\dst3_01_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => \dst3_01_fu_42_reg[7]_0\(6),
      R => '0'
    );
\dst3_01_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst3_01_fu_42[7]_i_1__3_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => \dst3_01_fu_42_reg[7]_0\(7),
      R => '0'
    );
\dst_03_fu_50[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln124_reg_273(1),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln124_reg_273(0),
      O => \dst_03_fu_50[7]_i_1__1_n_0\
    );
\dst_03_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(0),
      Q => dst_03_fu_50(0),
      R => '0'
    );
\dst_03_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(1),
      Q => dst_03_fu_50(1),
      R => '0'
    );
\dst_03_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(2),
      Q => dst_03_fu_50(2),
      R => '0'
    );
\dst_03_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(3),
      Q => dst_03_fu_50(3),
      R => '0'
    );
\dst_03_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(4),
      Q => dst_03_fu_50(4),
      R => '0'
    );
\dst_03_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(5),
      Q => dst_03_fu_50(5),
      R => '0'
    );
\dst_03_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(6),
      Q => dst_03_fu_50(6),
      R => '0'
    );
\dst_03_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dst_03_fu_50[7]_i_1__1_n_0\,
      D => \dst3_01_fu_42_reg[7]_1\(7),
      Q => dst_03_fu_50(7),
      R => '0'
    );
grp_ByteXor_11152_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      I1 => q0_reg(0),
      I2 => grp_ByteXor_11152_fu_78_ap_ready,
      I3 => grp_ByteXor_11152_fu_78_ap_start_reg,
      O => grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg
    );
\idx_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[0]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_78_ap_start_reg,
      O => \idx_fu_38[0]_i_1_n_0\
    );
\idx_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[1]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_78_ap_start_reg,
      O => \idx_fu_38[1]_i_1_n_0\
    );
\idx_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \^idx_fu_38_reg[2]_0\,
      I1 => ap_CS_fsm_state3,
      I2 => add_ln124_reg_258(2),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_11152_fu_78_ap_start_reg,
      O => \idx_fu_38[2]_i_1_n_0\
    );
\idx_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[0]_i_1_n_0\,
      Q => \^idx_fu_38_reg[0]_0\,
      R => '0'
    );
\idx_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[1]_i_1_n_0\,
      Q => \^idx_fu_38_reg[1]_0\,
      R => '0'
    );
\idx_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_38[2]_i_1_n_0\,
      Q => \^idx_fu_38_reg[2]_0\,
      R => '0'
    );
\q0_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(0),
      I1 => dst_03_fu_50(0),
      I2 => q0_reg(2),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(0),
      I1 => dst16_04_fu_54(0),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(0)
    );
\q0_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => q0_reg(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_11152_fu_78_ap_start_reg,
      I3 => grp_ByteXor_11152_fu_78_ap_ready,
      O => ap_NS_fsm10_out
    );
\q0_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => dst_03_fu_50(7),
      I2 => q0_reg(2),
      O => ADDRARDADDR(7)
    );
\q0_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(7),
      I1 => dst16_04_fu_54(7),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(7)
    );
\q0_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => dst_03_fu_50(6),
      I2 => q0_reg(2),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(6),
      I1 => dst16_04_fu_54(6),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(6)
    );
\q0_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(5),
      I1 => dst_03_fu_50(5),
      I2 => q0_reg(2),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(5),
      I1 => dst16_04_fu_54(5),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(5)
    );
\q0_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(4),
      I1 => dst_03_fu_50(4),
      I2 => q0_reg(2),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(4),
      I1 => dst16_04_fu_54(4),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(4)
    );
\q0_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(3),
      I1 => dst_03_fu_50(3),
      I2 => q0_reg(2),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(3),
      I1 => dst16_04_fu_54(3),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(3)
    );
\q0_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(2),
      I1 => dst_03_fu_50(2),
      I2 => q0_reg(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(2),
      I1 => dst16_04_fu_54(2),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(2)
    );
\q0_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_0(1),
      I1 => dst_03_fu_50(1),
      I2 => q0_reg(2),
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q0_reg_1(1),
      I1 => dst16_04_fu_54(1),
      I2 => q0_reg(2),
      O => \x_3_reg_298_reg[7]\(1)
    );
\trunc_ln124_reg_273[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75AA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(0),
      O => \trunc_ln124_reg_273[0]_i_1_n_0\
    );
\trunc_ln124_reg_273[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD8888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^idx_fu_38_reg[1]_0\,
      I2 => \^idx_fu_38_reg[2]_0\,
      I3 => \^idx_fu_38_reg[0]_0\,
      I4 => trunc_ln124_reg_273(1),
      O => \trunc_ln124_reg_273[1]_i_1_n_0\
    );
\trunc_ln124_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[0]_i_1_n_0\,
      Q => trunc_ln124_reg_273(0),
      R => '0'
    );
\trunc_ln124_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln124_reg_273[1]_i_1_n_0\,
      Q => trunc_ln124_reg_273(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_112 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ByteXor_112_fu_453_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[172]\ : out STD_LOGIC;
    b_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_fu_34_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \retval_0_reg_425_reg[2]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[3]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[340]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[172]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[339]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ByteXor_112_fu_453_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[172]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[172]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[172]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[172]_4\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln124_15_reg_198_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln124_15_reg_198_reg[4]_0\ : out STD_LOGIC;
    skey256_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[179]\ : out STD_LOGIC;
    grp_ByteXor_112_fu_453_dst_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    idx_fu_30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_ByteXor_112_fu_453_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_done : in STD_LOGIC;
    ram_reg_i_76_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    g0_b3_i_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    icmp_ln401_reg_908 : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \retval_0_reg_425_reg[2]_0\ : in STD_LOGIC;
    grp_ByteXor_112_fu_453_ap_start_reg_reg_0 : in STD_LOGIC;
    icmp_ln401_fu_894_p2 : in STD_LOGIC;
    \retval_0_reg_425_reg[2]_1\ : in STD_LOGIC;
    \retval_0_reg_425_reg[3]_0\ : in STD_LOGIC;
    \retval_0_reg_425_reg[4]_0\ : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[171]\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \ram_reg_i_42__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    \ram_reg_i_42__0_1\ : in STD_LOGIC;
    \ram_reg_i_28__1_0\ : in STD_LOGIC;
    \ram_reg_i_28__1_1\ : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    dst_ce0 : in STD_LOGIC;
    ram_reg_i_71_0 : in STD_LOGIC;
    ram_reg_i_76_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    grp_ByteXor_112_fu_453_ap_start_reg_reg_1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_52__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_52__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_112 : entity is "clefia_ByteXor_112";
end design_1_clefia_0_0_clefia_ByteXor_112;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_112 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln124_15_fu_142_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \add_ln124_15_reg_198[6]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln124_15_reg_198[6]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln124_15_reg_198_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln124_15_reg_198_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln124_15_reg_198_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln124_15_reg_198_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal add_ln124_fu_108_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \ap_CS_fsm[171]_i_4_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^b_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grp_bytexor_112_fu_453_ap_ready\ : STD_LOGIC;
  signal \^grp_bytexor_112_fu_453_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_b_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_ByteXor_112_fu_453_dst_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_112_fu_453_dst_offset : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal grp_ClefiaKeySet_fu_347_rk_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_340 : STD_LOGIC;
  signal \^idx_fu_34_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_i_104_n_0 : STD_LOGIC;
  signal ram_reg_i_118_n_0 : STD_LOGIC;
  signal ram_reg_i_120_n_0 : STD_LOGIC;
  signal ram_reg_i_130_n_0 : STD_LOGIC;
  signal \ram_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_76_n_0 : STD_LOGIC;
  signal \retval_0_reg_425[2]_i_2_n_0\ : STD_LOGIC;
  signal \retval_0_reg_425[4]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_add_ln124_15_reg_198_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln124_15_reg_198_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln124_15_reg_198_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln124_15_reg_198_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_CS_fsm[171]_i_10\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair191";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \g0_b4__0_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \g0_b6__0_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b6__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \idx_fu_34[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \idx_fu_34[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \idx_fu_34[3]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram_reg_i_42__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \retval_0_reg_425[2]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \retval_0_reg_425[4]_i_2\ : label is "soft_lutpair193";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[2]_1\(1 downto 0) <= \^ap_cs_fsm_reg[2]_1\(1 downto 0);
  b_address1(1 downto 0) <= \^b_address1\(1 downto 0);
  grp_ByteXor_112_fu_453_ap_ready <= \^grp_bytexor_112_fu_453_ap_ready\;
  grp_ByteXor_112_fu_453_ap_start_reg_reg <= \^grp_bytexor_112_fu_453_ap_start_reg_reg\;
  \idx_fu_34_reg[3]_0\(0) <= \^idx_fu_34_reg[3]_0\(0);
\add_ln124_15_reg_198[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \q1_reg[7]_0\,
      I1 => icmp_ln401_reg_908,
      I2 => \q1_reg[7]\,
      I3 => ram_reg_i_76_0(3),
      I4 => ram_reg_i_76_0(12),
      O => grp_ByteXor_112_fu_453_dst_offset(6)
    );
\add_ln124_15_reg_198[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => ram_reg_i_76_0(12),
      I1 => \q1_reg[7]_0\,
      I2 => icmp_ln401_reg_908,
      I3 => \q1_reg[7]\,
      I4 => ram_reg_i_76_0(3),
      O => \add_ln124_15_reg_198[6]_i_3_n_0\
    );
\add_ln124_15_reg_198[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAA6AA"
    )
        port map (
      I0 => \^idx_fu_34_reg[3]_0\(0),
      I1 => ram_reg_i_76_0(3),
      I2 => \q1_reg[7]\,
      I3 => icmp_ln401_reg_908,
      I4 => \q1_reg[7]_0\,
      I5 => ram_reg_i_76_0(12),
      O => \add_ln124_15_reg_198[6]_i_4_n_0\
    );
\add_ln124_15_reg_198[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\(0),
      I1 => grp_ByteXor_112_fu_453_b_address1(1),
      I2 => \^idx_fu_34_reg[3]_0\(0),
      I3 => \^b_address1\(1),
      I4 => \^b_address1\(0),
      O => idx_fu_340
    );
\add_ln124_15_reg_198[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => ram_reg_i_76_0(12),
      I1 => \q1_reg[7]_0\,
      I2 => icmp_ln401_reg_908,
      I3 => \q1_reg[7]\,
      I4 => ram_reg_i_76_0(3),
      O => grp_ByteXor_112_fu_453_dst_offset(3)
    );
\add_ln124_15_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => \^b_address1\(0),
      Q => grp_ByteXor_112_fu_453_dst_address0(0),
      R => '0'
    );
\add_ln124_15_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => grp_ByteXor_112_fu_453_b_address1(1),
      Q => \add_ln124_15_reg_198_reg[6]_0\(0),
      R => '0'
    );
\add_ln124_15_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => \^b_address1\(1),
      Q => grp_ByteXor_112_fu_453_dst_address0(2),
      R => '0'
    );
\add_ln124_15_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_15_fu_142_p2(3),
      Q => \add_ln124_15_reg_198_reg[6]_0\(1),
      R => '0'
    );
\add_ln124_15_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_15_fu_142_p2(4),
      Q => grp_ByteXor_112_fu_453_dst_address0(4),
      R => '0'
    );
\add_ln124_15_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_15_fu_142_p2(5),
      Q => \add_ln124_15_reg_198_reg[6]_0\(2),
      R => '0'
    );
\add_ln124_15_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_15_fu_142_p2(6),
      Q => \add_ln124_15_reg_198_reg[6]_0\(3),
      R => '0'
    );
\add_ln124_15_reg_198_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln124_15_reg_198_reg[6]_i_1_n_0\,
      CO(2) => \add_ln124_15_reg_198_reg[6]_i_1_n_1\,
      CO(1) => \add_ln124_15_reg_198_reg[6]_i_1_n_2\,
      CO(0) => \add_ln124_15_reg_198_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^idx_fu_34_reg[3]_0\(0),
      O(3 downto 0) => add_ln124_15_fu_142_p2(6 downto 3),
      S(3) => grp_ByteXor_112_fu_453_dst_offset(6),
      S(2) => ram_reg_i_76_0(12),
      S(1) => \add_ln124_15_reg_198[6]_i_3_n_0\,
      S(0) => \add_ln124_15_reg_198[6]_i_4_n_0\
    );
\add_ln124_15_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_15_fu_142_p2(7),
      Q => grp_ByteXor_112_fu_453_dst_address0(7),
      R => '0'
    );
\add_ln124_15_reg_198_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln124_15_reg_198_reg[6]_i_1_n_0\,
      CO(3 downto 0) => \NLW_add_ln124_15_reg_198_reg[7]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln124_15_reg_198_reg[7]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln124_15_fu_142_p2(7),
      S(3 downto 1) => B"000",
      S(0) => grp_ByteXor_112_fu_453_dst_offset(3)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => \^grp_bytexor_112_fu_453_ap_ready\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[2]_1\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80FFFFAA80"
    )
        port map (
      I0 => ram_reg_i_76_0(3),
      I1 => \^grp_bytexor_112_fu_453_ap_start_reg_reg\,
      I2 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I3 => \ap_CS_fsm_reg[0]_1\,
      I4 => ram_reg_i_76_0(0),
      I5 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      O => \ap_CS_fsm_reg[339]\(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_b_address1(1),
      I1 => \^idx_fu_34_reg[3]_0\(0),
      I2 => \^b_address1\(1),
      I3 => \^b_address1\(0),
      I4 => \^ap_cs_fsm_reg[2]_1\(0),
      O => \^grp_bytexor_112_fu_453_ap_ready\
    );
\ap_CS_fsm[171]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => icmp_ln401_fu_894_p2,
      I1 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I2 => ram_reg_i_76_0(2),
      I3 => \ap_CS_fsm[171]_i_4_n_0\,
      I4 => ram_reg_6,
      I5 => \ap_CS_fsm_reg[171]\,
      O => \ap_CS_fsm_reg[339]\(3)
    );
\ap_CS_fsm[171]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteXor_112_fu_453_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm[171]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEAAAAAAAAA"
    )
        port map (
      I0 => \retval_0_reg_425_reg[2]_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg,
      I4 => \^grp_bytexor_112_fu_453_ap_ready\,
      I5 => ram_reg_i_76_0(12),
      O => \ap_CS_fsm[171]_i_4_n_0\
    );
\ap_CS_fsm[180]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFFFFAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_76_0(9),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg,
      I3 => \^grp_bytexor_112_fu_453_ap_ready\,
      I4 => grp_ClefiaF0Xor_1_fu_663_ap_done,
      I5 => ram_reg_i_76_0(10),
      O => \ap_CS_fsm_reg[339]\(4)
    );
\ap_CS_fsm[181]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => ram_reg_i_76_0(10),
      I1 => grp_ClefiaF0Xor_1_fu_663_ap_done,
      I2 => \^grp_bytexor_112_fu_453_ap_ready\,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[339]\(5)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\(0),
      I1 => grp_ByteXor_112_fu_453_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_1\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => icmp_ln401_fu_894_p2,
      I1 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I2 => \^grp_bytexor_112_fu_453_ap_start_reg_reg\,
      I3 => \ap_CS_fsm_reg[1]_0\,
      I4 => ram_reg_i_76_0(1),
      O => \ap_CS_fsm_reg[339]\(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^grp_bytexor_112_fu_453_ap_ready\,
      I1 => grp_ByteXor_112_fu_453_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^grp_bytexor_112_fu_453_ap_start_reg_reg\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\(0),
      I1 => \^b_address1\(0),
      I2 => \^b_address1\(1),
      I3 => \^idx_fu_34_reg[3]_0\(0),
      I4 => grp_ByteXor_112_fu_453_b_address1(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222020"
    )
        port map (
      I0 => ram_reg_i_76_0(1),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => \^grp_bytexor_112_fu_453_ap_ready\,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[339]\(2)
    );
\ap_CS_fsm[340]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBFAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_76_0(11),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg,
      I4 => \^grp_bytexor_112_fu_453_ap_ready\,
      I5 => ram_reg_i_76_0(12),
      O => \ap_CS_fsm_reg[339]\(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_1\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_1\(1),
      R => SR(0)
    );
g0_b3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBFFBBBFBBAA"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => \^idx_fu_34_reg[3]_0\(0),
      I2 => ram_reg_i_76_0(12),
      I3 => ram_reg_6,
      I4 => ram_reg_i_76_0(1),
      I5 => g0_b3_i_1(4),
      O => \ap_CS_fsm_reg[172]_1\
    );
\g0_b4__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => \^b_address1\(0),
      I2 => ram_reg_6,
      I3 => ram_reg_i_76_0(1),
      I4 => g0_b3_i_1(0),
      O => \ap_CS_fsm_reg[172]_2\
    );
\g0_b5__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => grp_ByteXor_112_fu_453_b_address1(1),
      I2 => ram_reg_6,
      I3 => ram_reg_i_76_0(1),
      I4 => g0_b3_i_1(1),
      O => \ap_CS_fsm_reg[172]_3\
    );
\g0_b5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_b_address1(1),
      O => \^d\(1)
    );
\g0_b6__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => \^b_address1\(1),
      I2 => ram_reg_6,
      I3 => ram_reg_i_76_0(1),
      I4 => g0_b3_i_1(2),
      O => \ap_CS_fsm_reg[172]_4\
    );
\g0_b6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_address1\(1),
      O => \^d\(2)
    );
\g0_b7__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBEAFFFAFBEAFAA"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => ram_reg_i_76_0(12),
      I2 => \^idx_fu_34_reg[3]_0\(0),
      I3 => ram_reg_6,
      I4 => ram_reg_i_76_0(1),
      I5 => g0_b3_i_1(3),
      O => \ap_CS_fsm_reg[172]_0\
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555955"
    )
        port map (
      I0 => \^idx_fu_34_reg[3]_0\(0),
      I1 => ram_reg_i_76_0(3),
      I2 => \q1_reg[7]\,
      I3 => icmp_ln401_reg_908,
      I4 => \q1_reg[7]_0\,
      I5 => ram_reg_i_76_0(12),
      O => \^d\(3)
    );
grp_ByteXor_112_fu_453_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFDFFFCFCFC"
    )
        port map (
      I0 => \^grp_bytexor_112_fu_453_ap_ready\,
      I1 => ram_reg_i_76_0(9),
      I2 => grp_ByteXor_112_fu_453_ap_start_reg_reg_1,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I4 => icmp_ln401_fu_894_p2,
      I5 => grp_ByteXor_112_fu_453_ap_start_reg,
      O => \ap_CS_fsm_reg[179]\
    );
\idx_fu_34[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_address1\(0),
      O => \^d\(0)
    );
\idx_fu_34[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_address1\(0),
      I1 => grp_ByteXor_112_fu_453_b_address1(1),
      O => add_ln124_fu_108_p2(1)
    );
\idx_fu_34[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_address1\(0),
      I1 => grp_ByteXor_112_fu_453_b_address1(1),
      I2 => \^b_address1\(1),
      O => add_ln124_fu_108_p2(2)
    );
\idx_fu_34[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_34[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_b_address1(1),
      I1 => \^b_address1\(0),
      I2 => \^b_address1\(1),
      I3 => \^idx_fu_34_reg[3]_0\(0),
      O => add_ln124_fu_108_p2(3)
    );
\idx_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => \^d\(0),
      Q => \^b_address1\(0),
      R => ap_NS_fsm1
    );
\idx_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_fu_108_p2(1),
      Q => grp_ByteXor_112_fu_453_b_address1(1),
      R => ap_NS_fsm1
    );
\idx_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_fu_108_p2(2),
      Q => \^b_address1\(1),
      R => ap_NS_fsm1
    );
\idx_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_340,
      D => add_ln124_fu_108_p2(3),
      Q => \^idx_fu_34_reg[3]_0\(0),
      R => ap_NS_fsm1
    );
\q1[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\(0),
      I1 => ram_reg_i_76_0(3),
      I2 => \q1_reg[7]\,
      I3 => icmp_ln401_reg_908,
      I4 => \q1_reg[7]_0\,
      I5 => ram_reg_i_76_0(1),
      O => E(0)
    );
ram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAACCF0CCF0CC"
    )
        port map (
      I0 => ram_reg_i_130_n_0,
      I1 => \ram_reg_i_42__0_0\(1),
      I2 => \ram_reg_i_42__0_1\,
      I3 => ram_reg_9,
      I4 => \ram_reg_i_28__1_0\,
      I5 => \ram_reg_i_28__1_1\,
      O => grp_ClefiaKeySet_fu_347_rk_address0(2)
    );
ram_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCAFFFFCCCA0000"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_dst_address0(0),
      I1 => ram_reg_i_76_1(0),
      I2 => ram_reg_i_76_0(14),
      I3 => ram_reg_i_76_0(13),
      I4 => ram_reg_13,
      I5 => dst_address0(0),
      O => ram_reg_i_104_n_0
    );
ram_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \ram_reg_i_52__0\(7),
      I2 => DOADO(7),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(3),
      O => grp_ByteXor_112_fu_453_dst_d0(7)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_ClefiaKeySet_fu_347_rk_address0(0),
      I2 => ram_reg_0,
      I3 => grp_ByteXor_112_2_fu_366_b_address0(0),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => ADDRARDADDR(0)
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \ram_reg_i_52__0\(6),
      I2 => DOADO(6),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(2),
      O => grp_ByteXor_112_fu_453_dst_d0(6)
    );
ram_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \ram_reg_i_52__0\(5),
      I2 => DOADO(5),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(1),
      O => grp_ByteXor_112_fu_453_dst_d0(5)
    );
ram_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \ram_reg_i_52__0\(4),
      I2 => DOADO(4),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(0),
      O => grp_ByteXor_112_fu_453_dst_d0(4)
    );
ram_reg_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \ram_reg_i_52__0\(3),
      I2 => DOADO(3),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(3),
      O => grp_ByteXor_112_fu_453_dst_d0(3)
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \ram_reg_i_52__0\(2),
      I2 => DOADO(2),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(2),
      O => grp_ByteXor_112_fu_453_dst_d0(2)
    );
ram_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \ram_reg_i_52__0\(1),
      I2 => DOADO(1),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(1),
      O => grp_ByteXor_112_fu_453_dst_d0(1)
    );
ram_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \ram_reg_i_52__0\(0),
      I2 => DOADO(0),
      I3 => ram_reg_i_76_0(10),
      I4 => ram_reg_i_76_0(12),
      I5 => \ram_reg_i_52__0_0\(0),
      O => grp_ByteXor_112_fu_453_dst_d0(0)
    );
ram_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_76_0(12),
      I1 => ram_reg_i_76_0(10),
      I2 => ram_reg_i_71_0,
      I3 => ram_reg_i_76_0(14),
      I4 => ram_reg_i_76_0(13),
      I5 => \^ap_cs_fsm_reg[2]_1\(1),
      O => ram_reg_i_118_n_0
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCAFFFFCCCA0000"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_dst_address0(7),
      I1 => ram_reg_i_76_1(3),
      I2 => ram_reg_i_76_0(14),
      I3 => ram_reg_i_76_0(13),
      I4 => ram_reg_13,
      I5 => dst_address0(3),
      O => ram_reg_i_120_n_0
    );
ram_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCAFFFFCCCA0000"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_dst_address0(4),
      I1 => ram_reg_i_76_1(2),
      I2 => ram_reg_i_76_0(14),
      I3 => ram_reg_i_76_0(13),
      I4 => ram_reg_13,
      I5 => dst_address0(2),
      O => \add_ln124_15_reg_198_reg[4]_0\
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCAFFFFCCCA0000"
    )
        port map (
      I0 => grp_ByteXor_112_fu_453_dst_address0(2),
      I1 => ram_reg_i_76_1(1),
      I2 => ram_reg_i_76_0(14),
      I3 => ram_reg_i_76_0(13),
      I4 => ram_reg_13,
      I5 => dst_address0(1),
      O => ram_reg_i_130_n_0
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => ram_reg_i_76_0(7),
      I1 => ram_reg_i_76_0(8),
      I2 => ram_reg_i_76_0(5),
      I3 => ram_reg_i_76_0(6),
      I4 => \^ap_cs_fsm_reg[2]_1\(0),
      I5 => ram_reg_14,
      O => skey256_ce1
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => ram_reg_i_76_n_0,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => ram_reg_0,
      I5 => grp_ByteXor_112_2_fu_366_b_address0(1),
      O => \ram_reg_i_28__1_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_reg_i_28__1_n_0\,
      I1 => ram_reg,
      I2 => grp_ByteXor_11151_fu_384_b_address0(1),
      I3 => ram_reg_2,
      I4 => grp_ByteXor_1_fu_524_b_address0(1),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30333032CFCCCFCE"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_rk_address0(2),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => idx_fu_30(0),
      O => \ram_reg_i_42__0_n_0\
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101115"
    )
        port map (
      I0 => ram_reg_i_76_0(4),
      I1 => grp_ByteXor_112_fu_453_b_address1(1),
      I2 => ram_reg_i_76_0(10),
      I3 => ram_reg_i_76_0(12),
      I4 => g0_b3_i_1(1),
      O => \ap_CS_fsm_reg[172]\
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_i_104_n_0,
      I2 => \ram_reg_i_42__0_0\(0),
      I3 => ram_reg_9,
      I4 => ram_reg_10,
      I5 => ram_reg_3,
      O => grp_ClefiaKeySet_fu_347_rk_address0(0)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => ram_reg_i_76_0(12),
      I1 => ram_reg_6,
      I2 => \^idx_fu_34_reg[3]_0\(0),
      I3 => ram_reg_7,
      O => \ap_CS_fsm_reg[340]\(3)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ram_reg_i_76_0(8),
      I1 => ram_reg_i_76_0(7),
      I2 => ram_reg_i_76_0(5),
      I3 => ram_reg_i_76_0(6),
      I4 => \^b_address1\(1),
      O => \ap_CS_fsm_reg[340]\(2)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEFCCEE"
    )
        port map (
      I0 => ram_reg_i_76_0(6),
      I1 => ram_reg_i_76_0(8),
      I2 => ram_reg_i_76_0(5),
      I3 => ram_reg_i_76_0(7),
      I4 => grp_ByteXor_112_fu_453_b_address1(1),
      O => \ap_CS_fsm_reg[340]\(1)
    );
ram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAA2A220000"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_i_118_n_0,
      I2 => ram_reg_11,
      I3 => ram_reg_12(0),
      I4 => ram_reg_13,
      I5 => dst_ce0,
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ram_reg_9,
      I1 => \ram_reg_i_28__1_1\,
      I2 => \ram_reg_i_28__1_0\,
      I3 => ram_reg_i_120_n_0,
      O => ram_reg_i_76_n_0
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^b_address1\(0),
      I1 => ram_reg_i_76_0(7),
      I2 => ram_reg_i_76_0(8),
      I3 => ram_reg_i_76_0(5),
      I4 => ram_reg_i_76_0(6),
      O => \ap_CS_fsm_reg[340]\(0)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_reg_i_42__0_n_0\,
      I1 => ram_reg,
      I2 => grp_ByteXor_11151_fu_384_b_address0(0),
      I3 => ram_reg_2,
      I4 => grp_ByteXor_1_fu_524_b_address0(0),
      O => ADDRARDADDR(1)
    );
\retval_0_reg_425[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B000B0A0A000A"
    )
        port map (
      I0 => \retval_0_reg_425[2]_i_2_n_0\,
      I1 => \retval_0_reg_425_reg[2]_0\,
      I2 => \retval_0_reg_425[4]_i_2_n_0\,
      I3 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I4 => icmp_ln401_fu_894_p2,
      I5 => \retval_0_reg_425_reg[2]_1\,
      O => \retval_0_reg_425_reg[2]\
    );
\retval_0_reg_425[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => ram_reg_i_76_0(12),
      I1 => \^grp_bytexor_112_fu_453_ap_ready\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      O => \retval_0_reg_425[2]_i_2_n_0\
    );
\retval_0_reg_425[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0DCC0C"
    )
        port map (
      I0 => \ap_CS_fsm[171]_i_4_n_0\,
      I1 => \retval_0_reg_425[4]_i_2_n_0\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I3 => icmp_ln401_fu_894_p2,
      I4 => \retval_0_reg_425_reg[3]_0\,
      O => \retval_0_reg_425_reg[3]\
    );
\retval_0_reg_425[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEE0E"
    )
        port map (
      I0 => \ap_CS_fsm[171]_i_4_n_0\,
      I1 => \retval_0_reg_425[4]_i_2_n_0\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
      I3 => icmp_ln401_fu_894_p2,
      I4 => \retval_0_reg_425_reg[4]_0\,
      O => \retval_0_reg_425_reg[4]\
    );
\retval_0_reg_425[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => ram_reg_6,
      I1 => \^grp_bytexor_112_fu_453_ap_ready\,
      I2 => grp_ByteXor_112_fu_453_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      O => \retval_0_reg_425[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_112_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    b_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[312]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_addr_reg_152_reg[3]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[0]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[1]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[2]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[4]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[5]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[6]_0\ : out STD_LOGIC;
    \a_addr_reg_152_reg[7]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[328]\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[1]_0\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[2]_0\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[3]_0\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[4]_0\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[5]_0\ : out STD_LOGIC;
    \xor_ln124_reg_157_reg[6]_0\ : out STD_LOGIC;
    grp_ByteXor_112_1_fu_645_ap_start_reg_reg : out STD_LOGIC;
    \idx_fu_30_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 34 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_ap_done : in STD_LOGIC;
    grp_ByteXor_112_1_fu_645_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_done : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \ram_reg_i_25__2\ : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \ram_reg_i_25__2_0\ : in STD_LOGIC;
    dst_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    dst_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_112_1_fu_645_ap_start_reg0 : in STD_LOGIC;
    \xor_ln124_reg_157_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_157_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_112_1 : entity is "clefia_ByteXor_112_1";
end design_1_clefia_0_0_clefia_ByteXor_112_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_112_1 is
  signal a_addr_reg_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \a_addr_reg_152[7]_i_6_n_0\ : STD_LOGIC;
  signal \a_addr_reg_152[7]_i_7_n_0\ : STD_LOGIC;
  signal \a_addr_reg_152[7]_i_8_n_0\ : STD_LOGIC;
  signal \a_addr_reg_152_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \a_addr_reg_152_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \a_addr_reg_152_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln124_12_fu_106_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal add_ln124_fu_86_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[312]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[328]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^b_address0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal g0_b3_i_1_n_0 : STD_LOGIC;
  signal \g0_b4__0_i_1_n_0\ : STD_LOGIC;
  signal \g0_b5__0_i_1_n_0\ : STD_LOGIC;
  signal \g0_b6__0_i_1_n_0\ : STD_LOGIC;
  signal \g0_b7__0_i_1_n_0\ : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_a_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_112_1_fu_645_a_offset : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal grp_ByteXor_112_1_fu_645_ap_ready : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_b_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ram_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_66_n_0 : STD_LOGIC;
  signal xor_ln124_fu_121_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_a_addr_reg_152_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_addr_reg_152[3]_i_1\ : label is "soft_lutpair178";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \a_addr_reg_152_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__12\ : label is "soft_lutpair185";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of grp_ByteXor_112_1_fu_645_ap_start_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \idx_fu_30[4]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of ram_reg_i_105 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of ram_reg_i_129 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram_reg_i_49__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_i_55__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_i_57__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_i_59__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_i_61__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_i_63__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_i_65__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of ram_reg_i_66 : label is "soft_lutpair181";
begin
  \ap_CS_fsm_reg[312]\ <= \^ap_cs_fsm_reg[312]\;
  \ap_CS_fsm_reg[328]\ <= \^ap_cs_fsm_reg[328]\;
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  b_address0(0) <= \^b_address0\(0);
\a_addr_reg_152[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(3),
      O => add_ln124_12_fu_106_p2(3)
    );
\a_addr_reg_152[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I3 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I4 => \^b_address0\(0),
      I5 => idx_fu_30_reg(4),
      O => idx_fu_300
    );
\a_addr_reg_152[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(26),
      O => grp_ByteXor_112_1_fu_645_a_offset(7)
    );
\a_addr_reg_152[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(26),
      I3 => Q(34),
      I4 => \^ap_cs_fsm_reg[328]\,
      I5 => \a_addr_reg_152[7]_i_7_n_0\,
      O => grp_ByteXor_112_1_fu_645_a_offset(6)
    );
\a_addr_reg_152[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => \^ap_cs_fsm_reg[328]\,
      I2 => Q(34),
      I3 => \a_addr_reg_152[7]_i_8_n_0\,
      I4 => Q(9),
      I5 => Q(26),
      O => grp_ByteXor_112_1_fu_645_a_offset(5)
    );
\a_addr_reg_152[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_30_reg(4),
      O => \a_addr_reg_152[7]_i_6_n_0\
    );
\a_addr_reg_152[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(32),
      I1 => Q(22),
      I2 => Q(5),
      O => \a_addr_reg_152[7]_i_7_n_0\
    );
\a_addr_reg_152[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(22),
      I2 => Q(32),
      I3 => Q(3),
      I4 => Q(20),
      I5 => Q(30),
      O => \a_addr_reg_152[7]_i_8_n_0\
    );
\a_addr_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => grp_ByteXor_112_1_fu_645_b_address0(0),
      Q => a_addr_reg_152(0),
      R => '0'
    );
\a_addr_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => grp_ByteXor_112_1_fu_645_b_address0(1),
      Q => a_addr_reg_152(1),
      R => '0'
    );
\a_addr_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^b_address0\(0),
      Q => a_addr_reg_152(2),
      R => '0'
    );
\a_addr_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_12_fu_106_p2(3),
      Q => a_addr_reg_152(3),
      R => '0'
    );
\a_addr_reg_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_12_fu_106_p2(4),
      Q => a_addr_reg_152(4),
      R => '0'
    );
\a_addr_reg_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_12_fu_106_p2(5),
      Q => a_addr_reg_152(5),
      R => '0'
    );
\a_addr_reg_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_12_fu_106_p2(6),
      Q => a_addr_reg_152(6),
      R => '0'
    );
\a_addr_reg_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_12_fu_106_p2(7),
      Q => a_addr_reg_152(7),
      R => '0'
    );
\a_addr_reg_152_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_a_addr_reg_152_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \a_addr_reg_152_reg[7]_i_2_n_1\,
      CO(1) => \a_addr_reg_152_reg[7]_i_2_n_2\,
      CO(0) => \a_addr_reg_152_reg[7]_i_2_n_3\,
      CYINIT => grp_ByteXor_112_1_fu_645_b_address0(3),
      DI(3 downto 1) => B"000",
      DI(0) => idx_fu_30_reg(4),
      O(3 downto 0) => add_ln124_12_fu_106_p2(7 downto 4),
      S(3 downto 1) => grp_ByteXor_112_1_fu_645_a_offset(7 downto 5),
      S(0) => \a_addr_reg_152[7]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444474"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_112_1_fu_645_ap_ready,
      I3 => ap_CS_fsm_state3,
      I4 => \^ap_cs_fsm_reg[3]_0\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I3 => \^b_address0\(0),
      I4 => idx_fu_30_reg(4),
      I5 => \^ap_cs_fsm_reg[3]_0\(0),
      O => grp_ByteXor_112_1_fu_645_ap_ready
    );
\ap_CS_fsm[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[128]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[135]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[136]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[143]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(4),
      I5 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[144]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[151]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(6),
      I5 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[152]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(8),
      I5 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[160]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[167]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(10),
      I5 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[168]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => idx_fu_30_reg(4),
      I2 => \^b_address0\(0),
      I3 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I4 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I5 => grp_ByteXor_112_1_fu_645_b_address0(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[304]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(17),
      I5 => Q(18),
      O => D(12)
    );
\ap_CS_fsm[305]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(18),
      O => D(13)
    );
\ap_CS_fsm[312]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(19),
      I5 => Q(20),
      O => D(14)
    );
\ap_CS_fsm[313]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(20),
      O => D(15)
    );
\ap_CS_fsm[320]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(21),
      I5 => Q(22),
      O => D(16)
    );
\ap_CS_fsm[321]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(22),
      O => D(17)
    );
\ap_CS_fsm[328]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(23),
      I5 => Q(24),
      O => D(18)
    );
\ap_CS_fsm[329]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(24),
      O => D(19)
    );
\ap_CS_fsm[336]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(25),
      I5 => Q(26),
      O => D(20)
    );
\ap_CS_fsm[337]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(26),
      O => D(21)
    );
\ap_CS_fsm[443]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(27),
      I5 => Q(28),
      O => D(22)
    );
\ap_CS_fsm[444]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(28),
      O => D(23)
    );
\ap_CS_fsm[451]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(29),
      I5 => Q(30),
      O => D(24)
    );
\ap_CS_fsm[452]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(30),
      O => D(25)
    );
\ap_CS_fsm[459]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(31),
      I5 => Q(32),
      O => D(26)
    );
\ap_CS_fsm[460]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(32),
      O => D(27)
    );
\ap_CS_fsm[467]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7757FFFF0000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(33),
      I5 => Q(34),
      O => D(28)
    );
\ap_CS_fsm[468]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80000"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I1 => grp_ByteXor_112_1_fu_645_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I4 => Q(34),
      O => D(29)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SR(0)
    );
g0_b0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b4__0_i_1_n_0\,
      I1 => g0_b3_i_1_n_0,
      O => \idx_fu_30_reg[3]_0\(0)
    );
g0_b1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b5__0_i_1_n_0\,
      I1 => g0_b3_i_1_n_0,
      O => \idx_fu_30_reg[3]_0\(1)
    );
g0_b2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      I1 => g0_b3_i_1_n_0,
      O => \idx_fu_30_reg[3]_0\(2)
    );
g0_b3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b7__0_i_1_n_0\,
      I1 => g0_b3_i_1_n_0,
      O => \idx_fu_30_reg[3]_0\(3)
    );
g0_b3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACA0A0A0A0"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(4),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[3]\(4),
      I4 => Q(12),
      I5 => \q0_reg[3]_0\,
      O => g0_b3_i_1_n_0
    );
\g0_b4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b4__0_i_1_n_0\,
      O => \idx_fu_30_reg[3]_0\(4)
    );
\g0_b4__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACA0A0A0A0"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[3]\(0),
      I4 => Q(12),
      I5 => \q0_reg[4]\,
      O => \g0_b4__0_i_1_n_0\
    );
\g0_b5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b5__0_i_1_n_0\,
      O => \idx_fu_30_reg[3]_0\(5)
    );
\g0_b5__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACA0A0A0A0"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[3]\(1),
      I4 => Q(12),
      I5 => \q0_reg[5]\,
      O => \g0_b5__0_i_1_n_0\
    );
\g0_b6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b6__0_i_1_n_0\,
      O => \idx_fu_30_reg[3]_0\(6)
    );
\g0_b6__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACA0A0A0A0"
    )
        port map (
      I0 => \^b_address0\(0),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[3]\(2),
      I4 => Q(12),
      I5 => \q0_reg[6]\,
      O => \g0_b6__0_i_1_n_0\
    );
\g0_b7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b7__0_i_1_n_0\,
      O => \idx_fu_30_reg[3]_0\(7)
    );
\g0_b7__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACA0A0A0A0"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[3]\(3),
      I4 => Q(12),
      I5 => \q0_reg[7]_1\,
      O => \g0_b7__0_i_1_n_0\
    );
grp_ByteXor_112_1_fu_645_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_ap_ready,
      I1 => grp_ByteXor_112_1_fu_645_ap_start_reg0,
      I2 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      O => grp_ByteXor_112_1_fu_645_ap_start_reg_reg
    );
\idx_fu_30[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      O => add_ln124_fu_86_p2(0)
    );
\idx_fu_30[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(1),
      O => add_ln124_fu_86_p2(1)
    );
\idx_fu_30[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I2 => \^b_address0\(0),
      O => add_ln124_fu_86_p2(2)
    );
\idx_fu_30[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I2 => \^b_address0\(0),
      I3 => grp_ByteXor_112_1_fu_645_b_address0(3),
      O => add_ln124_fu_86_p2(3)
    );
\idx_fu_30[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^b_address0\(0),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I3 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I4 => idx_fu_30_reg(4),
      O => add_ln124_fu_86_p2(4)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_86_p2(0),
      Q => grp_ByteXor_112_1_fu_645_b_address0(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_86_p2(1),
      Q => grp_ByteXor_112_1_fu_645_b_address0(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_86_p2(2),
      Q => \^b_address0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_86_p2(3),
      Q => grp_ByteXor_112_1_fu_645_b_address0(3),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_fu_86_p2(4),
      Q => idx_fu_30_reg(4),
      R => ap_NS_fsm1
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACACACA0A0A0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => \q0_reg[7]_2\(0),
      I4 => Q(12),
      I5 => \q0_reg[7]_3\(0),
      O => E(0)
    );
ram_reg_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => a_addr_reg_152(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I3 => ram_reg_9,
      I4 => dst_address0(1),
      O => \a_addr_reg_152_reg[1]_0\
    );
ram_reg_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => a_addr_reg_152(0),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I3 => ram_reg_9,
      I4 => dst_address0(0),
      O => \a_addr_reg_152_reg[0]_0\
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => Q(16),
      I1 => \ram_reg_i_33__1_n_0\,
      I2 => Q(15),
      O => ADDRBWRADDR(1)
    );
ram_reg_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => a_addr_reg_152(3),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I3 => ram_reg_9,
      I4 => dst_address0(3),
      O => \a_addr_reg_152_reg[3]_0\
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(0),
      I1 => \^ap_cs_fsm_reg[312]\,
      I2 => ram_reg_5,
      I3 => ram_reg_10,
      O => ADDRBWRADDR(0)
    );
ram_reg_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => a_addr_reg_152(2),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => \^b_address0\(0),
      I3 => ram_reg_9,
      I4 => dst_address0(2),
      O => \a_addr_reg_152_reg[2]_0\
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ram_reg_i_49__1_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => ram_reg_4,
      I4 => ram_reg_2(1),
      I5 => ram_reg_3,
      O => DIADI(1)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => ram_reg_i_66_n_0,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2(0),
      I5 => ram_reg_3,
      O => DIADI(0)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      I2 => Q(24),
      I3 => Q(18),
      I4 => Q(26),
      O => \^ap_cs_fsm_reg[312]\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => idx_fu_30_reg(4),
      I1 => ram_reg_13,
      I2 => Q(20),
      I3 => Q(3),
      I4 => Q(11),
      I5 => \^ap_cs_fsm_reg[328]\,
      O => grp_ByteXor_112_1_fu_645_b_address0(4)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515155005555"
    )
        port map (
      I0 => Q(14),
      I1 => grp_ByteXor_112_1_fu_645_b_address0(1),
      I2 => Q(13),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => \^ap_cs_fsm_reg[312]\,
      O => \ram_reg_i_33__1_n_0\
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(7),
      O => \^ap_cs_fsm_reg[328]\
    );
\ram_reg_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(7),
      I1 => ram_reg_9,
      I2 => dst_d0(7),
      O => \ram_reg_i_49__1_n_0\
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(6),
      I1 => ram_reg_9,
      I2 => dst_d0(6),
      O => \xor_ln124_reg_157_reg[6]_0\
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(5),
      I1 => ram_reg_9,
      I2 => dst_d0(5),
      O => \xor_ln124_reg_157_reg[5]_0\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(4),
      I1 => ram_reg_9,
      I2 => dst_d0(4),
      O => \xor_ln124_reg_157_reg[4]_0\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(3),
      I1 => ram_reg_9,
      I2 => dst_d0(3),
      O => \xor_ln124_reg_157_reg[3]_0\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(2),
      I1 => ram_reg_9,
      I2 => dst_d0(2),
      O => \xor_ln124_reg_157_reg[2]_0\
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(1),
      I1 => ram_reg_9,
      I2 => dst_d0(1),
      O => \xor_ln124_reg_157_reg[1]_0\
    );
ram_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_a_d0(0),
      I1 => ram_reg_9,
      I2 => dst_d0(0),
      O => ram_reg_i_66_n_0
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ram_reg_i_25__2\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \^ap_cs_fsm_reg[3]_0\(1),
      I3 => ram_reg_9,
      I4 => \ram_reg_i_25__2_0\,
      I5 => ram_reg_3,
      O => \ap_CS_fsm_reg[1]_0\
    );
ram_reg_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => a_addr_reg_152(7),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => add_ln124_12_fu_106_p2(7),
      I3 => ram_reg_9,
      I4 => dst_address0(7),
      O => \a_addr_reg_152_reg[7]_0\
    );
ram_reg_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => a_addr_reg_152(6),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => add_ln124_12_fu_106_p2(6),
      I3 => ram_reg_9,
      I4 => dst_address0(6),
      O => \a_addr_reg_152_reg[6]_0\
    );
ram_reg_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => a_addr_reg_152(5),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => add_ln124_12_fu_106_p2(5),
      I3 => ram_reg_9,
      I4 => dst_address0(5),
      O => \a_addr_reg_152_reg[5]_0\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFBF8F8F8F"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(4),
      I1 => \^ap_cs_fsm_reg[312]\,
      I2 => ram_reg_5,
      I3 => ram_reg_6(1),
      I4 => Q(12),
      I5 => ram_reg_8,
      O => ADDRBWRADDR(3)
    );
ram_reg_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => a_addr_reg_152(4),
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => add_ln124_12_fu_106_p2(4),
      I3 => ram_reg_9,
      I4 => dst_address0(4),
      O => \a_addr_reg_152_reg[4]_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFBF8F8F8F"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_b_address0(3),
      I1 => \^ap_cs_fsm_reg[312]\,
      I2 => ram_reg_5,
      I3 => ram_reg_6(0),
      I4 => Q(12),
      I5 => ram_reg_7,
      O => ADDRBWRADDR(2)
    );
\xor_ln124_reg_157[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(0),
      I1 => \xor_ln124_reg_157_reg[7]_1\(0),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(0),
      O => xor_ln124_fu_121_p2(0)
    );
\xor_ln124_reg_157[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(1),
      I1 => \xor_ln124_reg_157_reg[7]_1\(1),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(1),
      O => xor_ln124_fu_121_p2(1)
    );
\xor_ln124_reg_157[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(2),
      I1 => \xor_ln124_reg_157_reg[7]_1\(2),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(2),
      O => xor_ln124_fu_121_p2(2)
    );
\xor_ln124_reg_157[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(3),
      I1 => \xor_ln124_reg_157_reg[7]_1\(3),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(3),
      O => xor_ln124_fu_121_p2(3)
    );
\xor_ln124_reg_157[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(4),
      I1 => \xor_ln124_reg_157_reg[7]_1\(4),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(4),
      O => xor_ln124_fu_121_p2(4)
    );
\xor_ln124_reg_157[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(5),
      I1 => \xor_ln124_reg_157_reg[7]_1\(5),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(5),
      O => xor_ln124_fu_121_p2(5)
    );
\xor_ln124_reg_157[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(6),
      I1 => \xor_ln124_reg_157_reg[7]_1\(6),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(6),
      O => xor_ln124_fu_121_p2(6)
    );
\xor_ln124_reg_157[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln124_reg_157_reg[7]_0\(7),
      I1 => \xor_ln124_reg_157_reg[7]_1\(7),
      I2 => \^ap_cs_fsm_reg[312]\,
      I3 => DOBDO(7),
      O => xor_ln124_fu_121_p2(7)
    );
\xor_ln124_reg_157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(0),
      Q => grp_ByteXor_112_1_fu_645_a_d0(0),
      R => '0'
    );
\xor_ln124_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(1),
      Q => grp_ByteXor_112_1_fu_645_a_d0(1),
      R => '0'
    );
\xor_ln124_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(2),
      Q => grp_ByteXor_112_1_fu_645_a_d0(2),
      R => '0'
    );
\xor_ln124_reg_157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(3),
      Q => grp_ByteXor_112_1_fu_645_a_d0(3),
      R => '0'
    );
\xor_ln124_reg_157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(4),
      Q => grp_ByteXor_112_1_fu_645_a_d0(4),
      R => '0'
    );
\xor_ln124_reg_157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(5),
      Q => grp_ByteXor_112_1_fu_645_a_d0(5),
      R => '0'
    );
\xor_ln124_reg_157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(6),
      Q => grp_ByteXor_112_1_fu_645_a_d0(6),
      R => '0'
    );
\xor_ln124_reg_157_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_121_p2(7),
      Q => grp_ByteXor_112_1_fu_645_a_d0(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_112_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_we0 : out STD_LOGIC;
    b_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \idx_fu_30_reg[2]_0\ : out STD_LOGIC;
    idx_fu_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_112_2_fu_366_b_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_112_2_fu_366_a_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln433_reg_1373_reg[7]\ : out STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_ap_start_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    add_ln433_reg_1373 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln432_reg_1368_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteXor_112_2_fu_366_b_offset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_112_2 : entity is "clefia_ByteXor_112_2";
end design_1_clefia_0_0_clefia_ByteXor_112_2;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_112_2 is
  signal a_addr_reg_157 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^a_we0\ : STD_LOGIC;
  signal add_ln124_10_fu_110_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^add_ln433_reg_1373_reg[7]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^b_ce0\ : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_ap_done : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_ap_ready : STD_LOGIC;
  signal \^grp_bytexor_112_2_fu_366_b_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^idx_fu_30\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \idx_fu_30[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \idx_fu_30[2]_i_1__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_121_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_addr_reg_157[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \a_addr_reg_157[3]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__29\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[94]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[95]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[96]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_CS_fsm[97]_i_1\ : label is "soft_lutpair87";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_112_2_fu_366_ap_start_reg_i_2 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_11__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_13__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_15__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_9__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of ram_reg_i_88 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of ram_reg_i_93 : label is "soft_lutpair84";
begin
  a_we0 <= \^a_we0\;
  \add_ln433_reg_1373_reg[7]\ <= \^add_ln433_reg_1373_reg[7]\;
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  b_ce0 <= \^b_ce0\;
  grp_ByteXor_112_2_fu_366_b_address0(3 downto 0) <= \^grp_bytexor_112_2_fu_366_b_address0\(3 downto 0);
  idx_fu_30(0) <= \^idx_fu_30\(0);
\a_addr_reg_157[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_30\(0),
      O => add_ln124_10_fu_110_p2(2)
    );
\a_addr_reg_157[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I2 => \^idx_fu_30\(0),
      I3 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      O => idx_fu_300
    );
\a_addr_reg_157[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^idx_fu_30\(0),
      I1 => Q(9),
      I2 => Q(3),
      O => add_ln124_10_fu_110_p2(3)
    );
\a_addr_reg_157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      Q => a_addr_reg_157(0),
      R => '0'
    );
\a_addr_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      Q => a_addr_reg_157(1),
      R => '0'
    );
\a_addr_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_10_fu_110_p2(2),
      Q => a_addr_reg_157(2),
      R => '0'
    );
\a_addr_reg_157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln124_10_fu_110_p2(3),
      Q => a_addr_reg_157(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I1 => \^idx_fu_30\(0),
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      I5 => \^b_ce0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ByteXor_112_2_fu_366_ap_done,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_done,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^a_we0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ByteXor_112_2_fu_366_ap_done,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_done,
      I1 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[2]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^b_ce0\,
      I1 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I2 => \^idx_fu_30\(0),
      I3 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[94]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => grp_ByteXor_112_2_fu_366_ap_done,
      I2 => Q(7),
      O => D(4)
    );
\ap_CS_fsm[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_done,
      I1 => Q(7),
      O => D(5)
    );
\ap_CS_fsm[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(8),
      I1 => grp_ByteXor_112_2_fu_366_ap_done,
      I2 => Q(9),
      O => D(6)
    );
\ap_CS_fsm[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_done,
      I1 => Q(9),
      O => D(7)
    );
\ap_CS_fsm[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^b_ce0\,
      I3 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I4 => \^idx_fu_30\(0),
      I5 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      O => grp_ByteXor_112_2_fu_366_ap_done
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^b_ce0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^a_we0\,
      R => ap_rst_n_inv
    );
grp_ByteXor_112_2_fu_366_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_ByteXor_112_2_fu_366_ap_ready,
      I1 => Q(2),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(0),
      I5 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      O => \ap_CS_fsm_reg[19]\
    );
grp_ByteXor_112_2_fu_366_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I1 => \^idx_fu_30\(0),
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I3 => \^b_ce0\,
      O => grp_ByteXor_112_2_fu_366_ap_ready
    );
\idx_fu_30[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I1 => \^b_ce0\,
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I3 => \^idx_fu_30\(0),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      O => \idx_fu_30[0]_i_1__3_n_0\
    );
\idx_fu_30[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I1 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I2 => \^b_ce0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      O => \idx_fu_30[1]_i_1__4_n_0\
    );
\idx_fu_30[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      I1 => \^idx_fu_30\(0),
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      I3 => \^b_ce0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_112_2_fu_366_ap_start_reg,
      O => \idx_fu_30[2]_i_1__4_n_0\
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_30[0]_i_1__3_n_0\,
      Q => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_30[1]_i_1__4_n_0\,
      Q => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_30[2]_i_1__4_n_0\,
      Q => \^idx_fu_30\(0),
      R => '0'
    );
\q0[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B88BBBBBBBB"
    )
        port map (
      I0 => \q0_reg[7]\(0),
      I1 => Q(4),
      I2 => \q0_reg[7]_0\,
      I3 => \^a_we0\,
      I4 => \^b_ce0\,
      I5 => \q0_reg[7]_1\,
      O => E(0)
    );
\q0[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
        port map (
      I0 => \q0_reg[7]_3\,
      I1 => \^a_we0\,
      I2 => \^b_ce0\,
      I3 => Q(10),
      I4 => \q0_reg[7]\(0),
      I5 => Q(5),
      O => \^ap_cs_fsm_reg[2]_0\
    );
\ram_reg_0_15_0_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_addr_reg_157(1),
      I1 => \^a_we0\,
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(1),
      O => grp_ByteXor_112_2_fu_366_a_address0(1)
    );
\ram_reg_0_15_0_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => a_addr_reg_157(2),
      I1 => \^a_we0\,
      I2 => \^idx_fu_30\(0),
      O => grp_ByteXor_112_2_fu_366_a_address0(2)
    );
\ram_reg_0_15_0_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8BB8"
    )
        port map (
      I0 => a_addr_reg_157(3),
      I1 => \^a_we0\,
      I2 => \^idx_fu_30\(0),
      I3 => Q(9),
      I4 => Q(3),
      O => grp_ByteXor_112_2_fu_366_a_address0(3)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => \q0_reg[7]_2\(0),
      I1 => Q(5),
      I2 => Q(9),
      I3 => Q(7),
      I4 => \^a_we0\,
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \p_0_in__0\
    );
\ram_reg_0_15_0_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a_addr_reg_157(0),
      I1 => \^a_we0\,
      I2 => \^grp_bytexor_112_2_fu_366_b_address0\(0),
      O => grp_ByteXor_112_2_fu_366_a_address0(0)
    );
ram_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(0),
      I1 => Q(7),
      I2 => Q(9),
      I3 => add_ln433_reg_1373(0),
      I4 => \^add_ln433_reg_1373_reg[7]\,
      O => ram_reg_i_121_n_0
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7F7F8A808080"
    )
        port map (
      I0 => ram_reg_i_121_n_0,
      I1 => add_ln433_reg_1373(1),
      I2 => Q(9),
      I3 => Q(7),
      I4 => add_ln432_reg_1368_reg(1),
      I5 => grp_ByteXor_112_2_fu_366_b_offset(0),
      O => \^grp_bytexor_112_2_fu_366_b_address0\(3)
    );
ram_reg_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => ram_reg_i_121_n_0,
      I1 => add_ln432_reg_1368_reg(1),
      I2 => Q(7),
      I3 => Q(9),
      I4 => add_ln433_reg_1373(1),
      O => \^grp_bytexor_112_2_fu_366_b_address0\(2)
    );
ram_reg_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln433_reg_1373(2),
      I1 => Q(9),
      I2 => \^idx_fu_30\(0),
      O => \^add_ln433_reg_1373_reg[7]\
    );
ram_reg_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^idx_fu_30\(0),
      I1 => Q(9),
      O => \idx_fu_30_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_113 is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[129]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \xor_ln124_reg_205_reg[0]_0\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln124_reg_205_reg[7]_0\ : out STD_LOGIC;
    \idx_fu_36_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    con256_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln124_8_reg_200_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ByteXor_113_fu_597_ap_start_reg_reg : out STD_LOGIC;
    \idx_fu_36_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    b_ce0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_ByteXor_113_fu_597_ap_start_reg : in STD_LOGIC;
    q0_reg : in STD_LOGIC;
    grp_ByteXor_112_fu_453_dst_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    \ram_reg_i_25__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_30__1_0\ : in STD_LOGIC;
    \ram_reg_i_25__2_1\ : in STD_LOGIC;
    \ram_reg_i_25__2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_30__1_1\ : in STD_LOGIC;
    \ram_reg_i_30__1_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_113_fu_597_ap_start_reg0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    b_offset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_113 : entity is "clefia_ByteXor_113";
end design_1_clefia_0_0_clefia_ByteXor_113;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_113 is
  signal add_ln124_8_fu_145_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \add_ln124_8_reg_200[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln124_8_reg_200_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln124_8_reg_200_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln124_8_reg_200_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln124_fu_111_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[129]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^con256_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_113_fu_597_ap_ready : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_con256_address0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_ByteXor_113_fu_597_dst_address0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal grp_ByteXor_113_fu_597_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idx_fu_360 : STD_LOGIC;
  signal \^idx_fu_36_reg[4]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_17__0_n_1\ : STD_LOGIC;
  signal \q0_reg_i_17__0_n_2\ : STD_LOGIC;
  signal \q0_reg_i_17__0_n_3\ : STD_LOGIC;
  signal q0_reg_i_39_n_0 : STD_LOGIC;
  signal \ram_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_62__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_73_n_0 : STD_LOGIC;
  signal ram_reg_i_81_n_0 : STD_LOGIC;
  signal xor_ln124_fu_155_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln124_8_reg_200_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q0_reg_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln124_8_reg_200_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[121]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_CS_fsm[122]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_CS_fsm[125]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_CS_fsm[126]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_CS_fsm[129]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_CS_fsm[130]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_CS_fsm[133]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_CS_fsm[134]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_CS_fsm[137]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[138]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[141]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[142]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[145]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[146]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[149]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[150]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[153]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[154]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[157]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[158]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[161]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[162]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[165]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[166]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[169]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[170]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__10\ : label is "soft_lutpair212";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_113_fu_597_ap_start_reg_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \idx_fu_36[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \idx_fu_36[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \idx_fu_36[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \idx_fu_36[4]_i_2\ : label is "soft_lutpair211";
  attribute ADDER_THRESHOLD of \q0_reg_i_14__0\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_17__0\ : label is 35;
begin
  \ap_CS_fsm_reg[129]\ <= \^ap_cs_fsm_reg[129]\;
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  con256_address0(7 downto 0) <= \^con256_address0\(7 downto 0);
  \idx_fu_36_reg[4]_1\(0) <= \^idx_fu_36_reg[4]_1\(0);
\add_ln124_8_reg_200[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con256_address0\(3),
      O => add_ln124_8_fu_145_p2(3)
    );
\add_ln124_8_reg_200[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^con256_address0\(0),
      I2 => \^con256_address0\(3),
      I3 => \^con256_address0\(1),
      I4 => \^con256_address0\(2),
      I5 => \^idx_fu_36_reg[4]_1\(0),
      O => idx_fu_360
    );
\add_ln124_8_reg_200[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      I2 => Q(7),
      I3 => Q(5),
      I4 => Q(3),
      O => \add_ln124_8_reg_200[7]_i_10_n_0\
    );
\add_ln124_8_reg_200[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      I2 => Q(25),
      I3 => Q(23),
      I4 => Q(21),
      O => \add_ln124_8_reg_200[7]_i_3_n_0\
    );
\add_ln124_8_reg_200[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => Q(25),
      I1 => Q(11),
      I2 => Q(9),
      I3 => Q(15),
      I4 => Q(13),
      I5 => \add_ln124_8_reg_200[7]_i_7_n_0\,
      O => \add_ln124_8_reg_200[7]_i_4_n_0\
    );
\add_ln124_8_reg_200[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454545455"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(23),
      I3 => Q(19),
      I4 => Q(17),
      I5 => \^ap_cs_fsm_reg[129]\,
      O => \add_ln124_8_reg_200[7]_i_5_n_0\
    );
\add_ln124_8_reg_200[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA5AAA59"
    )
        port map (
      I0 => \^idx_fu_36_reg[4]_1\(0),
      I1 => Q(21),
      I2 => Q(23),
      I3 => Q(25),
      I4 => \add_ln124_8_reg_200[7]_i_9_n_0\,
      O => \add_ln124_8_reg_200[7]_i_6_n_0\
    );
\add_ln124_8_reg_200[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(25),
      I3 => Q(19),
      I4 => Q(17),
      O => \add_ln124_8_reg_200[7]_i_7_n_0\
    );
\add_ln124_8_reg_200[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(9),
      I3 => Q(11),
      I4 => Q(15),
      I5 => Q(13),
      O => \^ap_cs_fsm_reg[129]\
    );
\add_ln124_8_reg_200[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0045"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => Q(11),
      I3 => \add_ln124_8_reg_200[7]_i_10_n_0\,
      I4 => Q(17),
      I5 => Q(19),
      O => \add_ln124_8_reg_200[7]_i_9_n_0\
    );
\add_ln124_8_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con256_address0\(0),
      Q => \add_ln124_8_reg_200_reg[7]_0\(0),
      R => '0'
    );
\add_ln124_8_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con256_address0\(1),
      Q => \add_ln124_8_reg_200_reg[7]_0\(1),
      R => '0'
    );
\add_ln124_8_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con256_address0\(2),
      Q => \add_ln124_8_reg_200_reg[7]_0\(2),
      R => '0'
    );
\add_ln124_8_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_8_fu_145_p2(3),
      Q => \add_ln124_8_reg_200_reg[7]_0\(3),
      R => '0'
    );
\add_ln124_8_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_8_fu_145_p2(4),
      Q => \add_ln124_8_reg_200_reg[7]_0\(4),
      R => '0'
    );
\add_ln124_8_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_8_fu_145_p2(5),
      Q => \add_ln124_8_reg_200_reg[7]_0\(5),
      R => '0'
    );
\add_ln124_8_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_8_fu_145_p2(6),
      Q => grp_ByteXor_113_fu_597_dst_address0(6),
      R => '0'
    );
\add_ln124_8_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_8_fu_145_p2(7),
      Q => \add_ln124_8_reg_200_reg[7]_0\(6),
      R => '0'
    );
\add_ln124_8_reg_200_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln124_8_reg_200_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln124_8_reg_200_reg[7]_i_2_n_1\,
      CO(1) => \add_ln124_8_reg_200_reg[7]_i_2_n_2\,
      CO(0) => \add_ln124_8_reg_200_reg[7]_i_2_n_3\,
      CYINIT => \^con256_address0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => \^idx_fu_36_reg[4]_1\(0),
      O(3 downto 0) => add_ln124_8_fu_145_p2(7 downto 4),
      S(3) => \add_ln124_8_reg_200[7]_i_3_n_0\,
      S(2) => \add_ln124_8_reg_200[7]_i_4_n_0\,
      S(1) => \add_ln124_8_reg_200[7]_i_5_n_0\,
      S(0) => \add_ln124_8_reg_200[7]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444474"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_113_fu_597_ap_ready,
      I3 => ap_CS_fsm_state3,
      I4 => \^ap_cs_fsm_reg[3]_0\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^con256_address0\(0),
      I1 => \^con256_address0\(3),
      I2 => \^con256_address0\(1),
      I3 => \^con256_address0\(2),
      I4 => \^idx_fu_36_reg[4]_1\(0),
      I5 => \^ap_cs_fsm_reg[3]_0\(0),
      O => grp_ByteXor_113_fu_597_ap_ready
    );
\ap_CS_fsm[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[122]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[129]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(4),
      I4 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[130]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[133]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(6),
      I4 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[134]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[137]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(8),
      I4 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[138]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[141]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(10),
      I4 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[142]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[145]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(12),
      I4 => Q(13),
      O => D(12)
    );
\ap_CS_fsm[146]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(13),
      O => D(13)
    );
\ap_CS_fsm[149]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(14),
      I4 => Q(15),
      O => D(14)
    );
\ap_CS_fsm[150]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(15),
      O => D(15)
    );
\ap_CS_fsm[153]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(16),
      I4 => Q(17),
      O => D(16)
    );
\ap_CS_fsm[154]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(17),
      O => D(17)
    );
\ap_CS_fsm[157]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(18),
      I4 => Q(19),
      O => D(18)
    );
\ap_CS_fsm[158]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(19),
      O => D(19)
    );
\ap_CS_fsm[161]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(20),
      I4 => Q(21),
      O => D(20)
    );
\ap_CS_fsm[162]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(21),
      O => D(21)
    );
\ap_CS_fsm[165]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(22),
      I4 => Q(23),
      O => D(22)
    );
\ap_CS_fsm[166]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(23),
      O => D(23)
    );
\ap_CS_fsm[169]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(24),
      I4 => Q(25),
      O => D(24)
    );
\ap_CS_fsm[170]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(25),
      O => D(25)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => grp_ByteXor_113_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^idx_fu_36_reg[4]_1\(0),
      I2 => \^con256_address0\(2),
      I3 => \^con256_address0\(1),
      I4 => \^con256_address0\(3),
      I5 => \^con256_address0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SR(0)
    );
grp_ByteXor_113_fu_597_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_ready,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg0,
      I2 => grp_ByteXor_113_fu_597_ap_start_reg,
      O => grp_ByteXor_113_fu_597_ap_start_reg_reg
    );
\idx_fu_36[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con256_address0\(0),
      O => add_ln124_fu_111_p2(0)
    );
\idx_fu_36[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^con256_address0\(0),
      I1 => \^con256_address0\(1),
      O => add_ln124_fu_111_p2(1)
    );
\idx_fu_36[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^con256_address0\(0),
      I1 => \^con256_address0\(1),
      I2 => \^con256_address0\(2),
      O => add_ln124_fu_111_p2(2)
    );
\idx_fu_36[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^con256_address0\(1),
      I1 => \^con256_address0\(0),
      I2 => \^con256_address0\(2),
      I3 => \^con256_address0\(3),
      O => add_ln124_fu_111_p2(3)
    );
\idx_fu_36[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_36[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^con256_address0\(2),
      I1 => \^con256_address0\(0),
      I2 => \^con256_address0\(1),
      I3 => \^con256_address0\(3),
      I4 => \^idx_fu_36_reg[4]_1\(0),
      O => add_ln124_fu_111_p2(4)
    );
\idx_fu_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(0),
      Q => \^con256_address0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(1),
      Q => \^con256_address0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(2),
      Q => \^con256_address0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(3),
      Q => \^con256_address0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(4),
      Q => \^idx_fu_36_reg[4]_1\(0),
      R => ap_NS_fsm1
    );
\q0_reg_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_17__0_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_14__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_14__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \^con256_address0\(7),
      S(3 downto 1) => B"000",
      S(0) => b_offset(3)
    );
\q0_reg_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_17__0_n_0\,
      CO(2) => \q0_reg_i_17__0_n_1\,
      CO(1) => \q0_reg_i_17__0_n_2\,
      CO(0) => \q0_reg_i_17__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^idx_fu_36_reg[4]_1\(0),
      O(3 downto 1) => \^con256_address0\(6 downto 4),
      O(0) => grp_ByteXor_113_fu_597_con256_address0(4),
      S(3 downto 1) => b_offset(2 downto 0),
      S(0) => q0_reg_i_39_n_0
    );
q0_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA5AAA59"
    )
        port map (
      I0 => \^idx_fu_36_reg[4]_1\(0),
      I1 => Q(21),
      I2 => Q(23),
      I3 => Q(25),
      I4 => \add_ln124_8_reg_200[7]_i_9_n_0\,
      O => q0_reg_i_39_n_0
    );
\q0_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFFAAAA0000AAAA"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_con256_address0(4),
      I1 => q0_reg_0,
      I2 => q0_reg_1,
      I3 => q0_reg_2,
      I4 => q0_reg,
      I5 => q0_reg_3,
      O => \idx_fu_36_reg[4]_0\(0)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_54__0_n_0\,
      I2 => ram_reg_10(5),
      I3 => ram_reg_11,
      I4 => ram_reg_17,
      I5 => ram_reg_6,
      O => DIADI(5)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_56__0_n_0\,
      I2 => ram_reg_10(4),
      I3 => ram_reg_11,
      I4 => ram_reg_16,
      I5 => ram_reg_6,
      O => DIADI(4)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_58__0_n_0\,
      I2 => ram_reg_10(3),
      I3 => ram_reg_11,
      I4 => ram_reg_15,
      I5 => ram_reg_6,
      O => DIADI(3)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_60__0_n_0\,
      I2 => ram_reg_10(2),
      I3 => ram_reg_11,
      I4 => ram_reg_14,
      I5 => ram_reg_6,
      O => DIADI(2)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_62__0_n_0\,
      I2 => ram_reg_10(1),
      I3 => ram_reg_11,
      I4 => ram_reg_13,
      I5 => ram_reg_6,
      O => DIADI(1)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_64__0_n_0\,
      I2 => ram_reg_10(0),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_6,
      O => DIADI(0)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_i_73_n_0,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => b_ce0,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => ram_reg_i_81_n_0,
      I1 => ram_reg_6,
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_2,
      I5 => grp_ByteXor_112_2_fu_366_b_address0(0),
      O => \ram_reg_i_30__1_n_0\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ram_reg_i_30__1_n_0\,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => grp_ByteXor_11151_fu_384_b_offset(0),
      I4 => ram_reg_5,
      I5 => grp_ByteXor_1_fu_524_b_address0(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(7),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(7),
      I5 => ram_reg_9(3),
      O => \xor_ln124_reg_205_reg[7]_0\
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(6),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(6),
      I5 => ram_reg_9(2),
      O => \ram_reg_i_54__0_n_0\
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(5),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(5),
      I5 => ram_reg_9(1),
      O => \ram_reg_i_56__0_n_0\
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(4),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(4),
      I5 => ram_reg_9(0),
      O => \ram_reg_i_58__0_n_0\
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(3),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(3),
      I5 => ram_reg_9(3),
      O => \ram_reg_i_60__0_n_0\
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(2),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(2),
      I5 => ram_reg_9(2),
      O => \ram_reg_i_62__0_n_0\
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(1),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(1),
      I5 => ram_reg_9(1),
      O => \ram_reg_i_64__0_n_0\
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111DDDD1DDDD"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_dst_d0(0),
      I1 => q0_reg,
      I2 => Q(27),
      I3 => Q(26),
      I4 => grp_ByteXor_112_fu_453_dst_d0(0),
      I5 => ram_reg_9(0),
      O => \xor_ln124_reg_205_reg[0]_0\
    );
ram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD1D111DDD1DDD1D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => q0_reg,
      I2 => \ram_reg_i_25__2_0\(0),
      I3 => \ram_reg_i_30__1_0\,
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_25__2_2\(0),
      O => ram_reg_i_73_n_0
    );
ram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008000800080"
    )
        port map (
      I0 => ram_reg_11,
      I1 => \ram_reg_i_30__1_1\,
      I2 => grp_ByteXor_113_fu_597_dst_address0(6),
      I3 => q0_reg,
      I4 => \ram_reg_i_30__1_0\,
      I5 => \ram_reg_i_30__1_2\(0),
      O => ram_reg_i_81_n_0
    );
\xor_ln124_reg_205[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(0),
      I1 => DOADO(0),
      O => xor_ln124_fu_155_p2(0)
    );
\xor_ln124_reg_205[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(1),
      I1 => DOADO(1),
      O => xor_ln124_fu_155_p2(1)
    );
\xor_ln124_reg_205[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(2),
      I1 => DOADO(2),
      O => xor_ln124_fu_155_p2(2)
    );
\xor_ln124_reg_205[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(3),
      I1 => DOADO(3),
      O => xor_ln124_fu_155_p2(3)
    );
\xor_ln124_reg_205[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(4),
      I1 => DOADO(4),
      O => xor_ln124_fu_155_p2(4)
    );
\xor_ln124_reg_205[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(5),
      I1 => DOADO(5),
      O => xor_ln124_fu_155_p2(5)
    );
\xor_ln124_reg_205[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(6),
      I1 => DOADO(6),
      O => xor_ln124_fu_155_p2(6)
    );
\xor_ln124_reg_205[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => DOADO(7),
      O => xor_ln124_fu_155_p2(7)
    );
\xor_ln124_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(0),
      Q => grp_ByteXor_113_fu_597_dst_d0(0),
      R => '0'
    );
\xor_ln124_reg_205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(1),
      Q => grp_ByteXor_113_fu_597_dst_d0(1),
      R => '0'
    );
\xor_ln124_reg_205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(2),
      Q => grp_ByteXor_113_fu_597_dst_d0(2),
      R => '0'
    );
\xor_ln124_reg_205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(3),
      Q => grp_ByteXor_113_fu_597_dst_d0(3),
      R => '0'
    );
\xor_ln124_reg_205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(4),
      Q => grp_ByteXor_113_fu_597_dst_d0(4),
      R => '0'
    );
\xor_ln124_reg_205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(5),
      Q => grp_ByteXor_113_fu_597_dst_d0(5),
      R => '0'
    );
\xor_ln124_reg_205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(6),
      Q => grp_ByteXor_113_fu_597_dst_d0(6),
      R => '0'
    );
\xor_ln124_reg_205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(7),
      Q => grp_ByteXor_113_fu_597_dst_d0(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_114 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    con192_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[314]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[330]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[310]\ : out STD_LOGIC;
    grp_ByteXor_114_fu_741_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln124_5_reg_200_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_205_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx_fu_36_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ByteXor_114_fu_741_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 21 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_114_fu_741_ap_start_reg0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    b_offset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_114 : entity is "clefia_ByteXor_114";
end design_1_clefia_0_0_clefia_ByteXor_114;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_114 is
  signal add_ln124_5_fu_145_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \add_ln124_5_reg_200[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln124_5_reg_200_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln124_5_reg_200_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln124_5_reg_200_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln124_fu_111_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[310]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[314]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[330]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^con192_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_114_fu_741_ap_ready : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_con192_address0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_ByteXor_114_fu_741_dst_ce0 : STD_LOGIC;
  signal idx_fu_360 : STD_LOGIC;
  signal \^idx_fu_36_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_16__1_n_1\ : STD_LOGIC;
  signal \q0_reg_i_16__1_n_2\ : STD_LOGIC;
  signal \q0_reg_i_16__1_n_3\ : STD_LOGIC;
  signal q0_reg_i_37_n_0 : STD_LOGIC;
  signal xor_ln124_fu_155_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln124_5_reg_200_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q0_reg_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_5_reg_200[7]_i_7\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln124_5_reg_200[7]_i_8\ : label is "soft_lutpair226";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln124_5_reg_200_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__20\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_CS_fsm[298]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[299]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[302]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_CS_fsm[303]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_CS_fsm[306]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_CS_fsm[307]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_CS_fsm[310]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[311]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[314]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm[315]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm[318]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_CS_fsm[319]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_CS_fsm[322]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_CS_fsm[323]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_CS_fsm[326]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_CS_fsm[327]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_CS_fsm[330]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_CS_fsm[331]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_CS_fsm[334]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_CS_fsm[335]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_CS_fsm[338]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_CS_fsm[339]_i_1\ : label is "soft_lutpair224";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_114_fu_741_ap_start_reg_i_1 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \idx_fu_36[1]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \idx_fu_36[2]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \idx_fu_36[3]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \idx_fu_36[4]_i_2__0\ : label is "soft_lutpair225";
  attribute ADDER_THRESHOLD of \q0_reg_i_13__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_16__1\ : label is 35;
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[310]\ <= \^ap_cs_fsm_reg[310]\;
  \ap_CS_fsm_reg[314]\ <= \^ap_cs_fsm_reg[314]\;
  \ap_CS_fsm_reg[330]\ <= \^ap_cs_fsm_reg[330]\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  con192_address0(7 downto 0) <= \^con192_address0\(7 downto 0);
  \idx_fu_36_reg[4]_0\(0) <= \^idx_fu_36_reg[4]_0\(0);
\add_ln124_5_reg_200[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con192_address0\(3),
      O => add_ln124_5_fu_145_p2(3)
    );
\add_ln124_5_reg_200[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^con192_address0\(0),
      I2 => \^con192_address0\(3),
      I3 => \^con192_address0\(1),
      I4 => \^con192_address0\(2),
      I5 => \^idx_fu_36_reg[4]_0\(0),
      O => idx_fu_360
    );
\add_ln124_5_reg_200[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      I2 => Q(21),
      O => \add_ln124_5_reg_200[7]_i_3_n_0\
    );
\add_ln124_5_reg_200[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      I2 => Q(21),
      I3 => \^ap_cs_fsm_reg[314]\,
      I4 => Q(13),
      I5 => Q(15),
      O => \add_ln124_5_reg_200[7]_i_4_n_0\
    );
\add_ln124_5_reg_200[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00EF"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => \^ap_cs_fsm_reg[314]\,
      I3 => \^ap_cs_fsm_reg[330]\,
      I4 => Q(21),
      I5 => \^ap_cs_fsm_reg[310]\,
      O => \add_ln124_5_reg_200[7]_i_5_n_0\
    );
\add_ln124_5_reg_200[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5555AA59"
    )
        port map (
      I0 => \^idx_fu_36_reg[4]_0\(0),
      I1 => \add_ln124_5_reg_200[7]_i_8_n_0\,
      I2 => \add_ln124_5_reg_200[7]_i_9_n_0\,
      I3 => Q(17),
      I4 => Q(19),
      I5 => Q(21),
      O => \add_ln124_5_reg_200[7]_i_6_n_0\
    );
\add_ln124_5_reg_200[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(9),
      I1 => Q(11),
      O => \^ap_cs_fsm_reg[314]\
    );
\add_ln124_5_reg_200[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => Q(15),
      O => \add_ln124_5_reg_200[7]_i_8_n_0\
    );
\add_ln124_5_reg_200[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      I2 => Q(7),
      I3 => Q(5),
      I4 => Q(3),
      O => \add_ln124_5_reg_200[7]_i_9_n_0\
    );
\add_ln124_5_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con192_address0\(0),
      Q => \add_ln124_5_reg_200_reg[7]_0\(0),
      R => '0'
    );
\add_ln124_5_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con192_address0\(1),
      Q => \add_ln124_5_reg_200_reg[7]_0\(1),
      R => '0'
    );
\add_ln124_5_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => \^con192_address0\(2),
      Q => \add_ln124_5_reg_200_reg[7]_0\(2),
      R => '0'
    );
\add_ln124_5_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_5_fu_145_p2(3),
      Q => \add_ln124_5_reg_200_reg[7]_0\(3),
      R => '0'
    );
\add_ln124_5_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_5_fu_145_p2(4),
      Q => \add_ln124_5_reg_200_reg[7]_0\(4),
      R => '0'
    );
\add_ln124_5_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_5_fu_145_p2(5),
      Q => \add_ln124_5_reg_200_reg[7]_0\(5),
      R => '0'
    );
\add_ln124_5_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_5_fu_145_p2(6),
      Q => \add_ln124_5_reg_200_reg[7]_0\(6),
      R => '0'
    );
\add_ln124_5_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_5_fu_145_p2(7),
      Q => \add_ln124_5_reg_200_reg[7]_0\(7),
      R => '0'
    );
\add_ln124_5_reg_200_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln124_5_reg_200_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln124_5_reg_200_reg[7]_i_2_n_1\,
      CO(1) => \add_ln124_5_reg_200_reg[7]_i_2_n_2\,
      CO(0) => \add_ln124_5_reg_200_reg[7]_i_2_n_3\,
      CYINIT => \^con192_address0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => \^idx_fu_36_reg[4]_0\(0),
      O(3 downto 0) => add_ln124_5_fu_145_p2(7 downto 4),
      S(3) => \add_ln124_5_reg_200[7]_i_3_n_0\,
      S(2) => \add_ln124_5_reg_200[7]_i_4_n_0\,
      S(1) => \add_ln124_5_reg_200[7]_i_5_n_0\,
      S(0) => \add_ln124_5_reg_200[7]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444474"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_114_fu_741_ap_ready,
      I3 => ap_CS_fsm_state3,
      I4 => grp_ByteXor_114_fu_741_dst_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^con192_address0\(0),
      I1 => \^con192_address0\(3),
      I2 => \^con192_address0\(1),
      I3 => \^con192_address0\(2),
      I4 => \^idx_fu_36_reg[4]_0\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => grp_ByteXor_114_fu_741_ap_ready
    );
\ap_CS_fsm[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_dst_ce0,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[298]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[299]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^idx_fu_36_reg[4]_0\(0),
      I2 => \^con192_address0\(2),
      I3 => \^con192_address0\(1),
      I4 => \^con192_address0\(3),
      I5 => \^con192_address0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[302]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[303]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[306]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(4),
      I4 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[307]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[310]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(6),
      I4 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[311]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[314]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(8),
      I4 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[315]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[318]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(10),
      I4 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[319]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[322]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(12),
      I4 => Q(13),
      O => D(12)
    );
\ap_CS_fsm[323]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(13),
      O => D(13)
    );
\ap_CS_fsm[326]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(14),
      I4 => Q(15),
      O => D(14)
    );
\ap_CS_fsm[327]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(15),
      O => D(15)
    );
\ap_CS_fsm[330]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(16),
      I4 => Q(17),
      O => D(16)
    );
\ap_CS_fsm[331]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(17),
      O => D(17)
    );
\ap_CS_fsm[334]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(18),
      I4 => Q(19),
      O => D(18)
    );
\ap_CS_fsm[335]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(19),
      O => D(19)
    );
\ap_CS_fsm[338]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(20),
      I4 => Q(21),
      O => D(20)
    );
\ap_CS_fsm[339]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(21),
      O => D(21)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => grp_ByteXor_114_fu_741_dst_ce0,
      R => SR(0)
    );
grp_ByteXor_114_fu_741_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_ready,
      I1 => grp_ByteXor_114_fu_741_ap_start_reg0,
      I2 => grp_ByteXor_114_fu_741_ap_start_reg,
      O => grp_ByteXor_114_fu_741_ap_start_reg_reg
    );
\idx_fu_36[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^con192_address0\(0),
      O => add_ln124_fu_111_p2(0)
    );
\idx_fu_36[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^con192_address0\(0),
      I1 => \^con192_address0\(1),
      O => add_ln124_fu_111_p2(1)
    );
\idx_fu_36[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^con192_address0\(0),
      I1 => \^con192_address0\(1),
      I2 => \^con192_address0\(2),
      O => add_ln124_fu_111_p2(2)
    );
\idx_fu_36[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^con192_address0\(1),
      I1 => \^con192_address0\(0),
      I2 => \^con192_address0\(2),
      I3 => \^con192_address0\(3),
      O => add_ln124_fu_111_p2(3)
    );
\idx_fu_36[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_36[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^con192_address0\(2),
      I1 => \^con192_address0\(0),
      I2 => \^con192_address0\(1),
      I3 => \^con192_address0\(3),
      I4 => \^idx_fu_36_reg[4]_0\(0),
      O => add_ln124_fu_111_p2(4)
    );
\idx_fu_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(0),
      Q => \^con192_address0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(1),
      Q => \^con192_address0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(2),
      Q => \^con192_address0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(3),
      Q => \^con192_address0\(3),
      R => ap_NS_fsm1
    );
\idx_fu_36_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_360,
      D => add_ln124_fu_111_p2(4),
      Q => \^idx_fu_36_reg[4]_0\(0),
      R => ap_NS_fsm1
    );
\q0_reg_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_16__1_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_13__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_13__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \^con192_address0\(7),
      S(3 downto 1) => B"000",
      S(0) => b_offset(3)
    );
\q0_reg_i_16__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_16__1_n_0\,
      CO(2) => \q0_reg_i_16__1_n_1\,
      CO(1) => \q0_reg_i_16__1_n_2\,
      CO(0) => \q0_reg_i_16__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^idx_fu_36_reg[4]_0\(0),
      O(3 downto 1) => \^con192_address0\(6 downto 4),
      O(0) => grp_ByteXor_114_fu_741_con192_address0(4),
      S(3 downto 1) => b_offset(2 downto 0),
      S(0) => q0_reg_i_37_n_0
    );
q0_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5555AA59"
    )
        port map (
      I0 => \^idx_fu_36_reg[4]_0\(0),
      I1 => \add_ln124_5_reg_200[7]_i_8_n_0\,
      I2 => \add_ln124_5_reg_200[7]_i_9_n_0\,
      I3 => Q(17),
      I4 => Q(19),
      I5 => Q(21),
      O => q0_reg_i_37_n_0
    );
\q0_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFFAAAA0000AAAA"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_con192_address0(4),
      I1 => q0_reg_0,
      I2 => q0_reg_1,
      I3 => q0_reg_2,
      I4 => q0_reg,
      I5 => q0_reg_3,
      O => ADDRARDADDR(0)
    );
\ram_reg_0_31_0_0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(13),
      I3 => Q(15),
      I4 => Q(21),
      O => \^ap_cs_fsm_reg[310]\
    );
ram_reg_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \^ap_cs_fsm_reg[330]\
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => ram_reg(0),
      I2 => q0_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => WEA(0)
    );
ram_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_dst_ce0,
      I1 => q0_reg,
      I2 => ram_reg_3,
      I3 => ram_reg_4(0),
      O => \^ap_cs_fsm_reg[3]_0\
    );
\xor_ln124_reg_205[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(0),
      I1 => DOADO(0),
      O => xor_ln124_fu_155_p2(0)
    );
\xor_ln124_reg_205[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(1),
      I1 => DOADO(1),
      O => xor_ln124_fu_155_p2(1)
    );
\xor_ln124_reg_205[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(2),
      I1 => DOADO(2),
      O => xor_ln124_fu_155_p2(2)
    );
\xor_ln124_reg_205[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(3),
      I1 => DOADO(3),
      O => xor_ln124_fu_155_p2(3)
    );
\xor_ln124_reg_205[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(4),
      I1 => DOADO(4),
      O => xor_ln124_fu_155_p2(4)
    );
\xor_ln124_reg_205[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(5),
      I1 => DOADO(5),
      O => xor_ln124_fu_155_p2(5)
    );
\xor_ln124_reg_205[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(6),
      I1 => DOADO(6),
      O => xor_ln124_fu_155_p2(6)
    );
\xor_ln124_reg_205[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => DOADO(7),
      O => xor_ln124_fu_155_p2(7)
    );
\xor_ln124_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(0),
      Q => \xor_ln124_reg_205_reg[7]_0\(0),
      R => '0'
    );
\xor_ln124_reg_205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(1),
      Q => \xor_ln124_reg_205_reg[7]_0\(1),
      R => '0'
    );
\xor_ln124_reg_205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(2),
      Q => \xor_ln124_reg_205_reg[7]_0\(2),
      R => '0'
    );
\xor_ln124_reg_205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(3),
      Q => \xor_ln124_reg_205_reg[7]_0\(3),
      R => '0'
    );
\xor_ln124_reg_205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(4),
      Q => \xor_ln124_reg_205_reg[7]_0\(4),
      R => '0'
    );
\xor_ln124_reg_205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(5),
      Q => \xor_ln124_reg_205_reg[7]_0\(5),
      R => '0'
    );
\xor_ln124_reg_205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(6),
      Q => \xor_ln124_reg_205_reg[7]_0\(6),
      R => '0'
    );
\xor_ln124_reg_205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_ln124_fu_155_p2(7),
      Q => \xor_ln124_reg_205_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_143_16 is
  port (
    \p_0_in__5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg_224_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln124_2_reg_219_reg[0]_0\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[1]_0\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[2]_0\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[2]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_ByteXor_143_fu_176_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[433]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_src_ce0 : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_15_0_0_i_5_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_src_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_15_0_0_i_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_dst_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_10\ : in STD_LOGIC;
    grp_ByteXor_143_fu_176_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg : in STD_LOGIC;
    \q0[7]_i_2__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_11152_fu_82_a_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_2_fu_802_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_143_16 : entity is "clefia_ByteXor_143";
end design_1_clefia_0_0_clefia_ByteXor_143_16;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_143_16 is
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_143_fu_176_a_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteXor_143_fu_176_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_143_fu_176_ap_ready : STD_LOGIC;
  signal grp_ByteXor_143_fu_176_dst_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_143_fu_176_dst_we0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_ap_done : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaF1Xor_2_fu_802_src_ce0 : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1_n_0\ : STD_LOGIC;
  signal \q0[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__0_n_0\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_2_reg_219[2]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__24\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ap_CS_fsm[345]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ap_CS_fsm[346]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ap_CS_fsm[353]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ap_CS_fsm[354]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ap_CS_fsm[361]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ap_CS_fsm[362]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ap_CS_fsm[369]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ap_CS_fsm[370]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ap_CS_fsm[377]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_CS_fsm[378]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_CS_fsm[385]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ap_CS_fsm[386]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ap_CS_fsm[393]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ap_CS_fsm[394]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ap_CS_fsm[401]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_CS_fsm[402]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_CS_fsm[409]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[410]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[417]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ap_CS_fsm[418]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ap_CS_fsm[425]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_CS_fsm[426]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_CS_fsm[433]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ap_CS_fsm[434]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__4\ : label is "soft_lutpair416";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_16__0\ : label is "soft_lutpair415";
begin
\add_ln124_2_reg_219[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_2_reg_219[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => grp_ByteXor_143_fu_176_a_address0(2)
    );
\add_ln124_2_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_143_fu_176_dst_address0(0),
      R => '0'
    );
\add_ln124_2_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_143_fu_176_dst_address0(1),
      R => '0'
    );
\add_ln124_2_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => grp_ByteXor_143_fu_176_a_address0(2),
      Q => grp_ByteXor_143_fu_176_dst_address0(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_176_ap_start_reg,
      I5 => grp_ByteXor_143_fu_176_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F22222F222"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      I2 => Q(4),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_176_ap_start_reg,
      I5 => grp_ByteXor_143_fu_176_ap_ready,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[1]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_a_ce0,
      I1 => grp_ByteXor_143_fu_176_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_143_fu_176_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[345]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(1),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(2),
      O => D(0)
    );
\ap_CS_fsm[346]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(2),
      O => D(1)
    );
\ap_CS_fsm[353]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(3),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(4),
      O => D(2)
    );
\ap_CS_fsm[354]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(4),
      O => D(3)
    );
\ap_CS_fsm[361]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(5),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(6),
      O => D(4)
    );
\ap_CS_fsm[362]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(6),
      O => D(5)
    );
\ap_CS_fsm[369]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(7),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(8),
      O => D(6)
    );
\ap_CS_fsm[370]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(8),
      O => D(7)
    );
\ap_CS_fsm[377]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(9),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(10),
      O => D(8)
    );
\ap_CS_fsm[378]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(10),
      O => D(9)
    );
\ap_CS_fsm[385]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(11),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(12),
      O => D(10)
    );
\ap_CS_fsm[386]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(12),
      O => D(11)
    );
\ap_CS_fsm[393]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(13),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(14),
      O => D(12)
    );
\ap_CS_fsm[394]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(14),
      O => D(13)
    );
\ap_CS_fsm[401]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(15),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(16),
      O => D(14)
    );
\ap_CS_fsm[402]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(16),
      O => D(15)
    );
\ap_CS_fsm[409]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(17),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(18),
      O => D(16)
    );
\ap_CS_fsm[410]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(18),
      O => D(17)
    );
\ap_CS_fsm[417]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(19),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(20),
      O => D(18)
    );
\ap_CS_fsm[418]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(20),
      O => D(19)
    );
\ap_CS_fsm[425]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(21),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(22),
      O => D(20)
    );
\ap_CS_fsm[426]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(22),
      O => D(21)
    );
\ap_CS_fsm[433]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[433]\(23),
      I1 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I2 => \ap_CS_fsm_reg[433]\(24),
      O => D(22)
    );
\ap_CS_fsm[434]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_done,
      I1 => \ap_CS_fsm_reg[433]\(24),
      O => D(23)
    );
\ap_CS_fsm[434]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ByteXor_143_fu_176_ap_ready,
      I3 => grp_ByteXor_143_fu_176_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => Q(4),
      O => grp_ClefiaF1Xor_2_fu_802_ap_done
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_143_fu_176_ap_start_reg,
      I4 => grp_ByteXor_143_fu_176_ap_ready,
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[5]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_143_fu_176_a_ce0,
      O => grp_ByteXor_143_fu_176_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_143_fu_176_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteXor_143_fu_176_dst_we0,
      R => SR(0)
    );
grp_ByteXor_143_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ByteXor_143_fu_176_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_143_fu_176_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_ap_ready,
      I1 => grp_ByteXor_143_fu_176_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(4),
      I4 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg0,
      I5 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      O => grp_ByteXor_143_fu_176_ap_start_reg_reg
    );
\idx_fu_40[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_143_fu_176_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_176_ap_start_reg,
      O => \idx_fu_40[0]_i_1_n_0\
    );
\idx_fu_40[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_143_fu_176_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_176_ap_start_reg,
      O => \idx_fu_40[1]_i_1_n_0\
    );
\idx_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_143_fu_176_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_176_ap_start_reg,
      O => \idx_fu_40[2]_i_1_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0[7]_i_2__5_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      O => E(0)
    );
\q0[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_dst_we0,
      I1 => Q(4),
      I2 => Q(2),
      I3 => \q0_reg[7]_2\(1),
      I4 => \q0_reg[7]_3\,
      I5 => \q0_reg[7]_4\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\q0[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_src_ce0,
      I1 => \q0_reg[7]_3\,
      I2 => \ap_CS_fsm_reg[433]\(0),
      I3 => \q0_reg[7]_1\(0),
      I4 => \q0_reg[7]_5\,
      I5 => grp_ClefiaF0Xor_125_fu_777_src_ce0,
      O => \q0[7]_i_2__5_n_0\
    );
\q0[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_a_ce0,
      I1 => Q(4),
      I2 => \q0_reg[7]_2\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \q0[7]_i_2__5_0\(0),
      O => grp_ClefiaF1Xor_2_fu_802_src_ce0
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(0),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(0),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(0),
      O => \tmp_reg_224_reg[7]_0\(0)
    );
\ram_reg_0_15_0_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \ram_reg_0_15_0_0_i_6__0_0\(3),
      O => grp_ClefiaF1Xor_2_fu_802_src_address0(3)
    );
\ram_reg_0_15_0_0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_dst_address0(2),
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_6(3),
      I3 => \q0_reg[7]_3\,
      I4 => grp_ClefiaF0Xor_125_fu_777_dst_address0(3),
      O => \add_ln124_2_reg_219_reg[2]_1\
    );
\ram_reg_0_15_0_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_0\(0),
      I3 => Q(2),
      I4 => grp_ClefiaF1Xor_2_fu_802_rk_address0(0),
      O => grp_ClefiaF1Xor_2_fu_802_src_address0(0)
    );
\ram_reg_0_15_0_0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_0\(1),
      I3 => Q(2),
      I4 => grp_ClefiaF1Xor_2_fu_802_rk_address0(1),
      O => grp_ClefiaF1Xor_2_fu_802_src_address0(1)
    );
\ram_reg_0_15_0_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_0\(2),
      I3 => Q(2),
      I4 => grp_ByteXor_11152_fu_82_a_address0(0),
      O => grp_ClefiaF1Xor_2_fu_802_src_address0(2)
    );
\ram_reg_0_15_0_0_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8303030"
    )
        port map (
      I0 => \q0[7]_i_2__5_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      I3 => \ap_CS_fsm_reg[433]\(0),
      I4 => \q0_reg[7]_1\(0),
      O => \p_0_in__5\
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_7__1_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(0),
      O => fin_address0(0)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_8__2_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(1),
      O => fin_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_9__0_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(2),
      O => fin_address0(2)
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_src_address0(3),
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_10\,
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_6\(3),
      O => fin_address0(3)
    );
\ram_reg_0_15_0_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_dst_address0(0),
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_6(0),
      I3 => \q0_reg[7]_3\,
      I4 => grp_ClefiaF0Xor_125_fu_777_dst_address0(0),
      O => \add_ln124_2_reg_219_reg[0]_0\
    );
\ram_reg_0_15_0_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_src_address0(0),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_15_0_0_i_5_0(0),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_125_fu_777_src_address0(0),
      O => \ram_reg_0_15_0_0_i_7__1_n_0\
    );
\ram_reg_0_15_0_0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_dst_address0(1),
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_6(1),
      I3 => \q0_reg[7]_3\,
      I4 => grp_ClefiaF0Xor_125_fu_777_dst_address0(1),
      O => \add_ln124_2_reg_219_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_src_address0(1),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_15_0_0_i_5_0(1),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_125_fu_777_src_address0(1),
      O => \ram_reg_0_15_0_0_i_8__2_n_0\
    );
\ram_reg_0_15_0_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_802_src_address0(2),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_15_0_0_i_5_0(2),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_125_fu_777_src_address0(2),
      O => \ram_reg_0_15_0_0_i_9__0_n_0\
    );
\ram_reg_0_15_0_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_143_fu_176_dst_address0(2),
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_6(2),
      I3 => \q0_reg[7]_3\,
      I4 => grp_ClefiaF0Xor_125_fu_777_dst_address0(2),
      O => \add_ln124_2_reg_219_reg[2]_0\
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(1),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(1),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(1),
      O => \tmp_reg_224_reg[7]_0\(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(2),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(2),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(2),
      O => \tmp_reg_224_reg[7]_0\(2)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(3),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(3),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(3),
      O => \tmp_reg_224_reg[7]_0\(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(4),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(4),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(4),
      O => \tmp_reg_224_reg[7]_0\(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(5),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(5),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(5),
      O => \tmp_reg_224_reg[7]_0\(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(6),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(6),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(6),
      O => \tmp_reg_224_reg[7]_0\(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(7),
      I1 => Q(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(7),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(7),
      O => \tmp_reg_224_reg[7]_0\(7)
    );
\tmp_reg_224[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(0),
      I1 => \tmp_reg_224_reg[7]_2\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(1),
      I1 => \tmp_reg_224_reg[7]_2\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(2),
      I1 => \tmp_reg_224_reg[7]_2\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(3),
      I1 => \tmp_reg_224_reg[7]_2\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(4),
      I1 => \tmp_reg_224_reg[7]_2\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(5),
      I1 => \tmp_reg_224_reg[7]_2\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(6),
      I1 => \tmp_reg_224_reg[7]_2\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(7),
      I1 => \tmp_reg_224_reg[7]_2\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => tmp_reg_224(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => tmp_reg_224(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => tmp_reg_224(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => tmp_reg_224(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => tmp_reg_224(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => tmp_reg_224(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => tmp_reg_224(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => tmp_reg_224(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_143_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \zext_ln117_reg_93_reg[3]\ : out STD_LOGIC;
    grp_ByteXor_143_fu_146_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_src_ce0 : out STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_src_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_dst_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \tmp_reg_224_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ram_reg_0_15_0_0_i_6__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0_i_6__0_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0_i_6__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_143_fu_146_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg : in STD_LOGIC;
    \q0[7]_i_2__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[7]_i_2__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_125_fu_777_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_10__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_143_31 : entity is "clefia_ByteXor_143";
end design_1_clefia_0_0_clefia_ByteXor_143_31;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_143_31 is
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_143_fu_146_a_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteXor_143_fu_146_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_143_fu_146_ap_ready : STD_LOGIC;
  signal grp_ByteXor_143_fu_146_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_777_ap_done : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1_n_0\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_2_reg_219[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__21\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ap_CS_fsm[343]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[344]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[351]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[352]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[359]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[360]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[367]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ap_CS_fsm[368]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ap_CS_fsm[375]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ap_CS_fsm[376]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ap_CS_fsm[383]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ap_CS_fsm[384]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ap_CS_fsm[391]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_CS_fsm[392]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_CS_fsm[399]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[400]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[407]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ap_CS_fsm[408]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ap_CS_fsm[415]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ap_CS_fsm[416]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ap_CS_fsm[423]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ap_CS_fsm[424]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ap_CS_fsm[431]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ap_CS_fsm[432]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__3\ : label is "soft_lutpair280";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_12__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_13 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_14__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_15 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_17__0\ : label is "soft_lutpair279";
begin
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
\add_ln124_2_reg_219[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => grp_ByteXor_143_fu_146_a_address0(2)
    );
\add_ln124_2_reg_219[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_2_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_143_fu_146_dst_address0(0),
      R => '0'
    );
\add_ln124_2_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_143_fu_146_dst_address0(1),
      R => '0'
    );
\add_ln124_2_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => grp_ByteXor_143_fu_146_a_address0(2),
      Q => grp_ByteXor_143_fu_146_dst_address0(2),
      R => '0'
    );
\add_ln124_2_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(2),
      Q => grp_ByteXor_143_fu_146_dst_address0(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_146_ap_start_reg,
      I5 => grp_ByteXor_143_fu_146_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F22222F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]_0\(4),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_146_ap_start_reg,
      I5 => grp_ByteXor_143_fu_146_ap_ready,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[1]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_a_ce0,
      I1 => grp_ByteXor_143_fu_146_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[343]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[344]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[351]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[352]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[359]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[360]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[367]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[368]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[375]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(8),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[376]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[383]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(10),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[384]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[391]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(12),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(13),
      O => D(12)
    );
\ap_CS_fsm[392]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(13),
      O => D(13)
    );
\ap_CS_fsm[399]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(14),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(15),
      O => D(14)
    );
\ap_CS_fsm[400]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(15),
      O => D(15)
    );
\ap_CS_fsm[407]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(16),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(17),
      O => D(16)
    );
\ap_CS_fsm[408]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(17),
      O => D(17)
    );
\ap_CS_fsm[415]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(18),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(19),
      O => D(18)
    );
\ap_CS_fsm[416]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(19),
      O => D(19)
    );
\ap_CS_fsm[423]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(20),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(21),
      O => D(20)
    );
\ap_CS_fsm[424]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(21),
      O => D(21)
    );
\ap_CS_fsm[431]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(22),
      I1 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I2 => Q(23),
      O => D(22)
    );
\ap_CS_fsm[432]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_done,
      I1 => Q(23),
      O => D(23)
    );
\ap_CS_fsm[432]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => grp_ByteXor_143_fu_146_ap_ready,
      I3 => grp_ByteXor_143_fu_146_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg[0]_0\(4),
      O => grp_ClefiaF0Xor_125_fu_777_ap_done
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(3),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_143_fu_146_ap_start_reg,
      I4 => grp_ByteXor_143_fu_146_ap_ready,
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[5]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_143_fu_146_a_ce0,
      O => grp_ByteXor_143_fu_146_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_143_fu_146_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
grp_ByteXor_143_fu_146_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(3),
      I1 => grp_ByteXor_143_fu_146_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_143_fu_146_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_ap_ready,
      I1 => grp_ByteXor_143_fu_146_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg0,
      I5 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      O => grp_ByteXor_143_fu_146_ap_start_reg_reg
    );
\idx_fu_40[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_143_fu_146_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_146_ap_start_reg,
      O => \idx_fu_40[0]_i_1_n_0\
    );
\idx_fu_40[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_143_fu_146_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_146_ap_start_reg,
      O => \idx_fu_40[1]_i_1_n_0\
    );
\idx_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_143_fu_146_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_146_ap_start_reg,
      O => \idx_fu_40[2]_i_1_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_a_ce0,
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \q0[7]_i_2__5\(0),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => \ap_CS_fsm_reg[0]_0\(1),
      I5 => \q0[7]_i_2__5_0\(0),
      O => grp_ClefiaF0Xor_125_fu_777_src_ce0
    );
\ram_reg_0_15_0_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_6__0\(0),
      I1 => \ram_reg_0_15_0_0_i_6__0_0\,
      I2 => idx_fu_40(2),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ap_CS_fsm_reg[0]_0\(2),
      I5 => \ram_reg_0_15_0_0_i_6__0_1\(3),
      O => \zext_ln117_reg_93_reg[3]\
    );
\ram_reg_0_15_0_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_dst_address0(0),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_10__2\(0),
      O => grp_ClefiaF0Xor_125_fu_777_dst_address0(0)
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_dst_address0(1),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_10__2\(1),
      O => grp_ClefiaF0Xor_125_fu_777_dst_address0(1)
    );
\ram_reg_0_15_0_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_1\(0),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_125_fu_777_rk_address0(0),
      O => grp_ClefiaF0Xor_125_fu_777_src_address0(0)
    );
\ram_reg_0_15_0_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_dst_address0(2),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_10__2\(2),
      O => grp_ClefiaF0Xor_125_fu_777_dst_address0(2)
    );
ram_reg_0_15_0_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_146_dst_address0(3),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_10__2\(3),
      O => grp_ClefiaF0Xor_125_fu_777_dst_address0(3)
    );
\ram_reg_0_15_0_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_1\(1),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_125_fu_777_rk_address0(1),
      O => grp_ClefiaF0Xor_125_fu_777_src_address0(1)
    );
\ram_reg_0_15_0_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_15_0_0_i_6__0_1\(2),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_125_fu_777_rk_address0(2),
      O => grp_ClefiaF0Xor_125_fu_777_src_address0(2)
    );
\tmp_reg_224[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(0),
      I1 => \tmp_reg_224_reg[7]_2\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(1),
      I1 => \tmp_reg_224_reg[7]_2\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(2),
      I1 => \tmp_reg_224_reg[7]_2\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(3),
      I1 => \tmp_reg_224_reg[7]_2\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(4),
      I1 => \tmp_reg_224_reg[7]_2\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(5),
      I1 => \tmp_reg_224_reg[7]_2\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(6),
      I1 => \tmp_reg_224_reg[7]_2\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(7),
      I1 => \tmp_reg_224_reg[7]_2\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => \tmp_reg_224_reg[7]_0\(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => \tmp_reg_224_reg[7]_0\(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => \tmp_reg_224_reg[7]_0\(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => \tmp_reg_224_reg[7]_0\(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => \tmp_reg_224_reg[7]_0\(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => \tmp_reg_224_reg[7]_0\(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => \tmp_reg_224_reg[7]_0\(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => \tmp_reg_224_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_18 is
  port (
    p_0_in : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fin_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fout_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln124_30_reg_219_reg[2]_0\ : out STD_LOGIC;
    \add_ln124_30_reg_219_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_40_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_src_ce0 : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_31_0_0_i_5_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_src_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_10\ : in STD_LOGIC;
    \q0_reg[7]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_12\ : in STD_LOGIC;
    \q0_reg[7]_13\ : in STD_LOGIC;
    grp_ByteCpy_118_fu_582_src_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_7__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_31_0_0_i_6 : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__0_0\ : in STD_LOGIC;
    \q0_reg[7]_14\ : in STD_LOGIC;
    grp_ByteXor_fu_191_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg : in STD_LOGIC;
    \q0[7]_i_2__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln185_reg_429 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF1Xor_1_fu_543_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_31_0_0_i_12__0_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_18 : entity is "clefia_ByteXor";
end design_1_clefia_0_0_clefia_ByteXor_18;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_18 is
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_fu_191_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_fu_191_ap_ready : STD_LOGIC;
  signal grp_ByteXor_fu_191_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteXor_fu_191_dst_we0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_done : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_dst_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF1Xor_1_fu_543_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaF1Xor_1_fu_543_src_ce0 : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_40_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_12__0_n_0\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[2]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[4]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ap_CS_fsm[101]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_CS_fsm[102]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_CS_fsm[105]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_CS_fsm[106]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_CS_fsm[113]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ap_CS_fsm[114]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ap_CS_fsm[117]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_CS_fsm[118]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__7\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ap_CS_fsm[45]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ap_CS_fsm[46]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ap_CS_fsm[53]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ap_CS_fsm[54]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ap_CS_fsm[57]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ap_CS_fsm[58]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__5\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ap_CS_fsm[65]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ap_CS_fsm[66]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ap_CS_fsm[69]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_CS_fsm[70]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_CS_fsm[77]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[78]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[81]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ap_CS_fsm[82]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ap_CS_fsm[89]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_CS_fsm[90]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_CS_fsm[93]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ap_CS_fsm[94]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair393";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_10 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_13 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_21 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_8 : label is "soft_lutpair374";
begin
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  \idx_fu_40_reg[2]_0\(0) <= \^idx_fu_40_reg[2]_0\(0);
\add_ln124_30_reg_219[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => add_ln124_30_fu_144_p2(2)
    );
\add_ln124_30_reg_219[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_30_reg_219[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => add_ln185_reg_429(0),
      O => \^idx_fu_40_reg[2]_0\(0)
    );
\add_ln124_30_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_fu_191_dst_address0(0),
      R => '0'
    );
\add_ln124_30_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_fu_191_dst_address0(1),
      R => '0'
    );
\add_ln124_30_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => add_ln124_30_fu_144_p2(2),
      Q => grp_ByteXor_fu_191_dst_address0(2),
      R => '0'
    );
\add_ln124_30_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \^idx_fu_40_reg[2]_0\(0),
      Q => grp_ByteXor_fu_191_dst_address0(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_191_ap_start_reg,
      I5 => grp_ByteXor_fu_191_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222222222"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_191_ap_start_reg,
      I4 => grp_ByteXor_fu_191_ap_ready,
      I5 => \ap_CS_fsm_reg[5]_0\(4),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(33),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(34),
      O => D(32)
    );
\ap_CS_fsm[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(34),
      O => D(33)
    );
\ap_CS_fsm[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(35),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(36),
      O => D(34)
    );
\ap_CS_fsm[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(36),
      O => D(35)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(4),
      O => D(3)
    );
\ap_CS_fsm[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(37),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(38),
      O => D(36)
    );
\ap_CS_fsm[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(38),
      O => D(37)
    );
\ap_CS_fsm[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(39),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(40),
      O => D(38)
    );
\ap_CS_fsm[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(40),
      O => D(39)
    );
\ap_CS_fsm[118]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => grp_ByteXor_fu_191_ap_ready,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      I5 => \ap_CS_fsm_reg[5]_0\(0),
      O => grp_ClefiaF1Xor_1_fu_543_ap_done
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(5),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(6),
      O => D(4)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(6),
      O => D(5)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => grp_ByteXor_fu_191_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_191_dst_we0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(7),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(8),
      O => D(6)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(8),
      O => D(7)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(9),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(10),
      O => D(8)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(10),
      O => D(9)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(11),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(12),
      O => D(10)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(12),
      O => D(11)
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(13),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(14),
      O => D(12)
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(14),
      O => D(13)
    );
\ap_CS_fsm[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(15),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(16),
      O => D(14)
    );
\ap_CS_fsm[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(16),
      O => D(15)
    );
\ap_CS_fsm[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(17),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(18),
      O => D(16)
    );
\ap_CS_fsm[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(18),
      O => D(17)
    );
\ap_CS_fsm[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(19),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(20),
      O => D(18)
    );
\ap_CS_fsm[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(20),
      O => D(19)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => grp_ByteXor_fu_191_ap_ready,
      I4 => \ap_CS_fsm_reg[5]_0\(4),
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_fu_191_a_ce0,
      O => grp_ByteXor_fu_191_ap_ready
    );
\ap_CS_fsm[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(21),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(22),
      O => D(20)
    );
\ap_CS_fsm[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(22),
      O => D(21)
    );
\ap_CS_fsm[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(23),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(24),
      O => D(22)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(24),
      O => D(23)
    );
\ap_CS_fsm[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(25),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(26),
      O => D(24)
    );
\ap_CS_fsm[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(26),
      O => D(25)
    );
\ap_CS_fsm[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(27),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(28),
      O => D(26)
    );
\ap_CS_fsm[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(28),
      O => D(27)
    );
\ap_CS_fsm[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(29),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(30),
      O => D(28)
    );
\ap_CS_fsm[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(30),
      O => D(29)
    );
\ap_CS_fsm[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(31),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(32),
      O => D(30)
    );
\ap_CS_fsm[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I1 => Q(32),
      O => D(31)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaF1Xor_1_fu_543_ap_done,
      I2 => Q(4),
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_fu_191_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_ByteXor_fu_191_dst_we0,
      R => SR(0)
    );
grp_ByteXor_fu_191_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => grp_ByteXor_fu_191_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7577FFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(4),
      I1 => grp_ByteXor_fu_191_ap_ready,
      I2 => grp_ByteXor_fu_191_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg0,
      I5 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      O => \ap_CS_fsm_reg[5]\
    );
\idx_fu_40[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_fu_191_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[0]_i_1_n_0\
    );
\idx_fu_40[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_fu_191_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[1]_i_1_n_0\
    );
\idx_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_fu_191_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_191_ap_start_reg,
      O => \idx_fu_40[2]_i_1_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0[7]_i_2__2_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(1),
      O => E(0)
    );
\q0[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_ce0,
      I1 => \q0_reg[7]_3\,
      I2 => Q(0),
      I3 => \q0_reg[7]_1\(0),
      I4 => \q0_reg[7]_5\,
      I5 => grp_ClefiaF0Xor_2_fu_504_src_ce0,
      O => \q0[7]_i_2__2_n_0\
    );
\q0[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_we0,
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ap_CS_fsm_reg[5]_0\(2),
      I3 => \q0_reg[7]_2\(1),
      I4 => \q0_reg[7]_3\,
      I5 => \q0_reg[7]_4\,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\q0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_fu_191_a_ce0,
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_2\(0),
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => \ap_CS_fsm_reg[5]_0\(1),
      I5 => \q0[7]_i_2__2_0\(0),
      O => grp_ClefiaF1Xor_1_fu_543_src_ce0
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(0),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(0),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(0),
      O => d0(0)
    );
ram_reg_0_31_0_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(1),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_7__0\(1),
      O => grp_ClefiaF1Xor_1_fu_543_dst_address0(1)
    );
\ram_reg_0_31_0_0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_address0(0),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_31_0_0_i_5_0(0),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_2_fu_504_src_address0(0),
      O => \ram_reg_0_31_0_0_i_10__1_n_0\
    );
\ram_reg_0_31_0_0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_address0(1),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_31_0_0_i_5_0(1),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_2_fu_504_src_address0(1),
      O => \ram_reg_0_31_0_0_i_11__2_n_0\
    );
ram_reg_0_31_0_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(2),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_7__0\(2),
      O => grp_ClefiaF1Xor_1_fu_543_dst_address0(2)
    );
\ram_reg_0_31_0_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_address0(2),
      I1 => \q0_reg[7]_3\,
      I2 => ram_reg_0_31_0_0_i_5_0(2),
      I3 => \q0_reg[7]_5\,
      I4 => grp_ClefiaF0Xor_2_fu_504_src_address0(2),
      O => \ram_reg_0_31_0_0_i_12__0_n_0\
    );
ram_reg_0_31_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ap_CS_fsm_reg[5]_0\(2),
      I3 => \ram_reg_0_31_0_0_i_6__0_0\(3),
      O => grp_ClefiaF1Xor_1_fu_543_src_address0(3)
    );
\ram_reg_0_31_0_0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(2),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_7__0\(3),
      I3 => \q0_reg[7]_3\,
      I4 => ram_reg_0_31_0_0_i_6,
      O => \add_ln124_30_reg_219_reg[2]_0\
    );
\ram_reg_0_31_0_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(4),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_7__0\(4),
      I3 => \q0_reg[7]_3\,
      I4 => \ram_reg_0_31_0_0_i_7__0_0\,
      O => \add_ln124_30_reg_219_reg[4]_0\
    );
ram_reg_0_31_0_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(0),
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => grp_ClefiaF1Xor_1_fu_543_rk_address0(0),
      O => grp_ClefiaF1Xor_1_fu_543_src_address0(0)
    );
ram_reg_0_31_0_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(1),
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => grp_ClefiaF1Xor_1_fu_543_rk_address0(1),
      O => grp_ClefiaF1Xor_1_fu_543_src_address0(1)
    );
ram_reg_0_31_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      O => \p_0_in__1\
    );
ram_reg_0_31_0_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(2),
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => \ram_reg_0_31_0_0_i_12__0_0\,
      O => grp_ClefiaF1Xor_1_fu_543_src_address0(2)
    );
\ram_reg_0_31_0_0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8303030"
    )
        port map (
      I0 => \q0[7]_i_2__2_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(1),
      I3 => Q(0),
      I4 => \q0_reg[7]_1\(0),
      O => p_0_in
    );
ram_reg_0_31_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_dst_address0(0),
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_10\,
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_11\(0),
      O => fout_3_address0(0)
    );
\ram_reg_0_31_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_10__1_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(0),
      O => fin_3_address0(0)
    );
ram_reg_0_31_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_dst_address0(1),
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_12\,
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_11\(1),
      O => fout_3_address0(1)
    );
\ram_reg_0_31_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_11__2_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(1),
      O => fin_3_address0(1)
    );
ram_reg_0_31_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_12__0_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_6\(2),
      O => fin_3_address0(2)
    );
\ram_reg_0_31_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_dst_address0(2),
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_13\,
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_11\(2),
      I5 => grp_ByteCpy_118_fu_582_src_offset(0),
      O => fout_3_address0(2)
    );
\ram_reg_0_31_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_src_address0(3),
      I1 => \q0_reg[7]_3\,
      I2 => \q0_reg[7]_14\,
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_6\(3),
      O => fin_3_address0(3)
    );
ram_reg_0_31_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_191_dst_address0(0),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_7__0\(0),
      O => grp_ClefiaF1Xor_1_fu_543_dst_address0(0)
    );
ram_reg_0_31_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(1),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(1),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(1),
      O => d0(1)
    );
ram_reg_0_31_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(2),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(2),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(2),
      O => d0(2)
    );
ram_reg_0_31_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(3),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(3),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(3),
      O => d0(3)
    );
ram_reg_0_31_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(4),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(4),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(4),
      O => d0(4)
    );
ram_reg_0_31_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(5),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(5),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(5),
      O => d0(5)
    );
ram_reg_0_31_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(6),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(6),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(6),
      O => d0(6)
    );
ram_reg_0_31_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F8F808080"
    )
        port map (
      I0 => tmp_reg_224(7),
      I1 => \ap_CS_fsm_reg[5]_0\(4),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_7\(7),
      I4 => \q0_reg[7]_8\(0),
      I5 => \q0_reg[7]_9\(7),
      O => d0(7)
    );
\tmp_reg_224[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(0),
      I1 => \tmp_reg_224_reg[7]_1\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(1),
      I1 => \tmp_reg_224_reg[7]_1\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(2),
      I1 => \tmp_reg_224_reg[7]_1\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(3),
      I1 => \tmp_reg_224_reg[7]_1\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(4),
      I1 => \tmp_reg_224_reg[7]_1\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(5),
      I1 => \tmp_reg_224_reg[7]_1\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(6),
      I1 => \tmp_reg_224_reg[7]_1\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(7),
      I1 => \tmp_reg_224_reg[7]_1\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_2\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_3\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => tmp_reg_224(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => tmp_reg_224(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => tmp_reg_224(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => tmp_reg_224(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => tmp_reg_224(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => tmp_reg_224(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => tmp_reg_224(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => tmp_reg_224(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \idx_fu_26_reg[0]\ : out STD_LOGIC;
    \idx_fu_26_reg[1]\ : out STD_LOGIC;
    \idx_fu_26_reg[2]\ : out STD_LOGIC;
    \idx_fu_26_reg[3]\ : out STD_LOGIC;
    \idx_fu_26_reg[4]\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[3]\ : out STD_LOGIC;
    grp_ByteXor_fu_165_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_src_ce0 : out STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_src_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \tmp_reg_224_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ram_reg_0_31_0_0_i_15__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_31_0_0_i_3 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_31_0_0_i_15__2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_31_0_0_i_6__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteXor_fu_165_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg : in STD_LOGIC;
    \q0[7]_i_2__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[7]_i_2__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_2_fu_504_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln124_30_reg_219_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_22 : entity is "clefia_ByteXor";
end design_1_clefia_0_0_clefia_ByteXor_22;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_22 is
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_fu_165_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_fu_165_ap_ready : STD_LOGIC;
  signal grp_ByteXor_fu_165_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaF0Xor_2_fu_504_ap_done : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1_n_0\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_CS_fsm[100]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ap_CS_fsm[103]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ap_CS_fsm[104]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ap_CS_fsm[111]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ap_CS_fsm[112]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ap_CS_fsm[115]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ap_CS_fsm[116]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \ap_CS_fsm[44]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ap_CS_fsm[51]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ap_CS_fsm[52]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ap_CS_fsm[55]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ap_CS_fsm[56]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ap_CS_fsm[63]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ap_CS_fsm[64]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ap_CS_fsm[67]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ap_CS_fsm[68]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ap_CS_fsm[75]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[76]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[79]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_CS_fsm[80]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ap_CS_fsm[87]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[88]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_CS_fsm[91]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ap_CS_fsm[92]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ap_CS_fsm[99]_i_1\ : label is "soft_lutpair343";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_22 : label is "soft_lutpair338";
begin
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
\add_ln124_30_reg_219[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => add_ln124_30_fu_144_p2(2)
    );
\add_ln124_30_reg_219[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_30_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_fu_165_dst_address0(0),
      R => '0'
    );
\add_ln124_30_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_fu_165_dst_address0(1),
      R => '0'
    );
\add_ln124_30_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => add_ln124_30_fu_144_p2(2),
      Q => grp_ByteXor_fu_165_dst_address0(2),
      R => '0'
    );
\add_ln124_30_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(2),
      Q => grp_ByteXor_fu_165_dst_address0(3),
      R => '0'
    );
\add_ln124_30_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \add_ln124_30_reg_219_reg[4]_0\(0),
      Q => grp_ByteXor_fu_165_dst_address0(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      I5 => grp_ByteXor_fu_165_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F22222F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]_0\(4),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      I5 => grp_ByteXor_fu_165_ap_ready,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(33),
      O => D(33)
    );
\ap_CS_fsm[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(34),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(35),
      O => D(34)
    );
\ap_CS_fsm[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(35),
      O => D(35)
    );
\ap_CS_fsm[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(36),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(37),
      O => D(36)
    );
\ap_CS_fsm[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(37),
      O => D(37)
    );
\ap_CS_fsm[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(38),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(39),
      O => D(38)
    );
\ap_CS_fsm[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(39),
      O => D(39)
    );
\ap_CS_fsm[116]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => grp_ByteXor_fu_165_ap_ready,
      I3 => grp_ByteXor_fu_165_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg[0]_0\(4),
      O => grp_ClefiaF0Xor_2_fu_504_ap_done
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => grp_ByteXor_fu_165_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(8),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(10),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(11),
      O => D(10)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(11),
      O => D(11)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(12),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(13),
      O => D(12)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(13),
      O => D(13)
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(14),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(15),
      O => D(14)
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(15),
      O => D(15)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(16),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(17),
      O => D(16)
    );
\ap_CS_fsm[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(17),
      O => D(17)
    );
\ap_CS_fsm[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(18),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(19),
      O => D(18)
    );
\ap_CS_fsm[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(19),
      O => D(19)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(3),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_165_ap_start_reg,
      I4 => grp_ByteXor_fu_165_ap_ready,
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_fu_165_a_ce0,
      O => grp_ByteXor_fu_165_ap_ready
    );
\ap_CS_fsm[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(20),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(21),
      O => D(20)
    );
\ap_CS_fsm[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(21),
      O => D(21)
    );
\ap_CS_fsm[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(22),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(23),
      O => D(22)
    );
\ap_CS_fsm[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(23),
      O => D(23)
    );
\ap_CS_fsm[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(24),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(25),
      O => D(24)
    );
\ap_CS_fsm[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(25),
      O => D(25)
    );
\ap_CS_fsm[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(26),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(27),
      O => D(26)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(27),
      O => D(27)
    );
\ap_CS_fsm[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(28),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(29),
      O => D(28)
    );
\ap_CS_fsm[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(29),
      O => D(29)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(30),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(31),
      O => D(30)
    );
\ap_CS_fsm[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I1 => Q(31),
      O => D(31)
    );
\ap_CS_fsm[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(32),
      I1 => grp_ClefiaF0Xor_2_fu_504_ap_done,
      I2 => Q(33),
      O => D(32)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_fu_165_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
grp_ByteXor_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(3),
      I1 => grp_ByteXor_fu_165_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_ByteXor_fu_165_ap_ready,
      I1 => grp_ByteXor_fu_165_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg0,
      I5 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      O => grp_ByteXor_fu_165_ap_start_reg_reg
    );
\idx_fu_40[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_fu_165_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[0]_i_1_n_0\
    );
\idx_fu_40[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_fu_165_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[1]_i_1_n_0\
    );
\idx_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_fu_165_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[2]_i_1_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \q0[7]_i_2__2\(0),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => \ap_CS_fsm_reg[0]_0\(1),
      I5 => \q0[7]_i_2__2_0\(0),
      O => grp_ClefiaF0Xor_2_fu_504_src_ce0
    );
\ram_reg_0_31_0_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__2\(1),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => grp_ByteXor_fu_165_dst_address0(1),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__2_0\(1),
      O => \idx_fu_26_reg[1]\
    );
\ram_reg_0_31_0_0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__2\(2),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => grp_ByteXor_fu_165_dst_address0(2),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__2_0\(2),
      O => \idx_fu_26_reg[2]\
    );
\ram_reg_0_31_0_0_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_6__0\(0),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => idx_fu_40(2),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ap_CS_fsm_reg[0]_0\(2),
      I5 => \ram_reg_0_31_0_0_i_6__0_0\(3),
      O => \zext_ln117_reg_93_reg[3]\
    );
\ram_reg_0_31_0_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__2\(3),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => grp_ByteXor_fu_165_dst_address0(3),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__2_0\(3),
      O => \idx_fu_26_reg[3]\
    );
\ram_reg_0_31_0_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__2\(4),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => grp_ByteXor_fu_165_dst_address0(4),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__2_0\(4),
      O => \idx_fu_26_reg[4]\
    );
ram_reg_0_31_0_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(0),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_2_fu_504_rk_address0(0),
      O => grp_ClefiaF0Xor_2_fu_504_src_address0(0)
    );
ram_reg_0_31_0_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(1),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_2_fu_504_rk_address0(1),
      O => grp_ClefiaF0Xor_2_fu_504_src_address0(1)
    );
ram_reg_0_31_0_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => \ap_CS_fsm_reg[0]_0\(4),
      I2 => \ram_reg_0_31_0_0_i_6__0_0\(2),
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => grp_ClefiaF0Xor_2_fu_504_rk_address0(2),
      O => grp_ClefiaF0Xor_2_fu_504_src_address0(2)
    );
\ram_reg_0_31_0_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_15__2\(0),
      I1 => ram_reg_0_31_0_0_i_3,
      I2 => grp_ByteXor_fu_165_dst_address0(0),
      I3 => \ap_CS_fsm_reg[0]_0\(4),
      I4 => \ram_reg_0_31_0_0_i_15__2_0\(0),
      O => \idx_fu_26_reg[0]\
    );
\tmp_reg_224[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(0),
      I1 => \tmp_reg_224_reg[7]_2\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(1),
      I1 => \tmp_reg_224_reg[7]_2\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(2),
      I1 => \tmp_reg_224_reg[7]_2\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(3),
      I1 => \tmp_reg_224_reg[7]_2\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(4),
      I1 => \tmp_reg_224_reg[7]_2\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(5),
      I1 => \tmp_reg_224_reg[7]_2\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(6),
      I1 => \tmp_reg_224_reg[7]_2\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(7),
      I1 => \tmp_reg_224_reg[7]_2\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => \tmp_reg_224_reg[7]_0\(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => \tmp_reg_224_reg[7]_0\(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => \tmp_reg_224_reg[7]_0\(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => \tmp_reg_224_reg[7]_0\(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => \tmp_reg_224_reg[7]_0\(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => \tmp_reg_224_reg[7]_0\(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => \tmp_reg_224_reg[7]_0\(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => \tmp_reg_224_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_26 is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \add_ln124_30_reg_219_reg[3]_0\ : out STD_LOGIC;
    \add_ln124_30_reg_219_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[292]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_fu_165_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_src_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_dst_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ByteXor_fu_165_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_6__1\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_31_0_0_i_7__1_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[292]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_src_ce0 : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg : in STD_LOGIC;
    \q0[7]_i_2__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0[7]_i_2__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_14__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln124_30_reg_219_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_26 : entity is "clefia_ByteXor";
end design_1_clefia_0_0_clefia_ByteXor_26;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_26 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_fu_165_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_fu_165_ap_ready : STD_LOGIC;
  signal grp_ByteXor_fu_165_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_src_ce0 : STD_LOGIC;
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[7]_i_2__3_n_0\ : STD_LOGIC;
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_30_reg_219[2]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ap_CS_fsm[184]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_CS_fsm[185]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_CS_fsm[192]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ap_CS_fsm[193]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ap_CS_fsm[196]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ap_CS_fsm[197]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ap_CS_fsm[204]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_CS_fsm[205]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_CS_fsm[208]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_CS_fsm[209]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_CS_fsm[216]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ap_CS_fsm[217]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ap_CS_fsm[220]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \ap_CS_fsm[221]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \ap_CS_fsm[228]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \ap_CS_fsm[229]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \ap_CS_fsm[232]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ap_CS_fsm[233]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ap_CS_fsm[240]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \ap_CS_fsm[241]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \ap_CS_fsm[244]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \ap_CS_fsm[245]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \ap_CS_fsm[252]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \ap_CS_fsm[253]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \ap_CS_fsm[256]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \ap_CS_fsm[257]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \ap_CS_fsm[264]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ap_CS_fsm[265]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ap_CS_fsm[268]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \ap_CS_fsm[269]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \ap_CS_fsm[276]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \ap_CS_fsm[277]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \ap_CS_fsm[280]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ap_CS_fsm[281]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ap_CS_fsm[288]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ap_CS_fsm[289]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ap_CS_fsm[292]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[293]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__13\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__1\ : label is "soft_lutpair306";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_14__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_15__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_19__0\ : label is "soft_lutpair305";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg <= \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\;
\add_ln124_30_reg_219[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_40(2),
      O => add_ln124_30_fu_144_p2(2)
    );
\add_ln124_30_reg_219[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => idx_fu_40(1),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(0),
      O => idx_fu_400
    );
\add_ln124_30_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(0),
      Q => grp_ByteXor_fu_165_dst_address0(0),
      R => '0'
    );
\add_ln124_30_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(1),
      Q => grp_ByteXor_fu_165_dst_address0(1),
      R => '0'
    );
\add_ln124_30_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => add_ln124_30_fu_144_p2(2),
      Q => grp_ByteXor_fu_165_dst_address0(2),
      R => '0'
    );
\add_ln124_30_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => idx_fu_40(2),
      Q => grp_ByteXor_fu_165_dst_address0(3),
      R => '0'
    );
\add_ln124_30_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \add_ln124_30_reg_219_reg[4]_1\(0),
      Q => grp_ByteXor_fu_165_dst_address0(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      I5 => grp_ByteXor_fu_165_a_ce0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F22222F222"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      I2 => Q(4),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      I5 => grp_ByteXor_fu_165_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(1),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(2),
      O => \ap_CS_fsm_reg[292]\(0)
    );
\ap_CS_fsm[185]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(2),
      O => \ap_CS_fsm_reg[292]\(1)
    );
\ap_CS_fsm[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(3),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(4),
      O => \ap_CS_fsm_reg[292]\(2)
    );
\ap_CS_fsm[193]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(4),
      O => \ap_CS_fsm_reg[292]\(3)
    );
\ap_CS_fsm[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(5),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(6),
      O => \ap_CS_fsm_reg[292]\(4)
    );
\ap_CS_fsm[197]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(6),
      O => \ap_CS_fsm_reg[292]\(5)
    );
\ap_CS_fsm[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => grp_ByteXor_fu_165_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(7),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(8),
      O => \ap_CS_fsm_reg[292]\(6)
    );
\ap_CS_fsm[205]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(8),
      O => \ap_CS_fsm_reg[292]\(7)
    );
\ap_CS_fsm[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(9),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(10),
      O => \ap_CS_fsm_reg[292]\(8)
    );
\ap_CS_fsm[209]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(10),
      O => \ap_CS_fsm_reg[292]\(9)
    );
\ap_CS_fsm[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(11),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(12),
      O => \ap_CS_fsm_reg[292]\(10)
    );
\ap_CS_fsm[217]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(12),
      O => \ap_CS_fsm_reg[292]\(11)
    );
\ap_CS_fsm[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(13),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(14),
      O => \ap_CS_fsm_reg[292]\(12)
    );
\ap_CS_fsm[221]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(14),
      O => \ap_CS_fsm_reg[292]\(13)
    );
\ap_CS_fsm[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(15),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(16),
      O => \ap_CS_fsm_reg[292]\(14)
    );
\ap_CS_fsm[229]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(16),
      O => \ap_CS_fsm_reg[292]\(15)
    );
\ap_CS_fsm[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(17),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(18),
      O => \ap_CS_fsm_reg[292]\(16)
    );
\ap_CS_fsm[233]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(18),
      O => \ap_CS_fsm_reg[292]\(17)
    );
\ap_CS_fsm[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(19),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(20),
      O => \ap_CS_fsm_reg[292]\(18)
    );
\ap_CS_fsm[241]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(20),
      O => \ap_CS_fsm_reg[292]\(19)
    );
\ap_CS_fsm[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(21),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(22),
      O => \ap_CS_fsm_reg[292]\(20)
    );
\ap_CS_fsm[245]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(22),
      O => \ap_CS_fsm_reg[292]\(21)
    );
\ap_CS_fsm[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(23),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(24),
      O => \ap_CS_fsm_reg[292]\(22)
    );
\ap_CS_fsm[253]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(24),
      O => \ap_CS_fsm_reg[292]\(23)
    );
\ap_CS_fsm[256]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(25),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(26),
      O => \ap_CS_fsm_reg[292]\(24)
    );
\ap_CS_fsm[257]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(26),
      O => \ap_CS_fsm_reg[292]\(25)
    );
\ap_CS_fsm[264]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(27),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(28),
      O => \ap_CS_fsm_reg[292]\(26)
    );
\ap_CS_fsm[265]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(28),
      O => \ap_CS_fsm_reg[292]\(27)
    );
\ap_CS_fsm[268]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(29),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(30),
      O => \ap_CS_fsm_reg[292]\(28)
    );
\ap_CS_fsm[269]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(30),
      O => \ap_CS_fsm_reg[292]\(29)
    );
\ap_CS_fsm[276]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(31),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(32),
      O => \ap_CS_fsm_reg[292]\(30)
    );
\ap_CS_fsm[277]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(32),
      O => \ap_CS_fsm_reg[292]\(31)
    );
\ap_CS_fsm[280]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(33),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(34),
      O => \ap_CS_fsm_reg[292]\(32)
    );
\ap_CS_fsm[281]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(34),
      O => \ap_CS_fsm_reg[292]\(33)
    );
\ap_CS_fsm[288]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(35),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(36),
      O => \ap_CS_fsm_reg[292]\(34)
    );
\ap_CS_fsm[289]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(36),
      O => \ap_CS_fsm_reg[292]\(35)
    );
\ap_CS_fsm[292]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[292]_0\(37),
      I1 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I2 => \ap_CS_fsm_reg[292]_0\(38),
      O => \ap_CS_fsm_reg[292]\(36)
    );
\ap_CS_fsm[293]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\,
      I1 => \ap_CS_fsm_reg[292]_0\(38),
      O => \ap_CS_fsm_reg[292]\(37)
    );
\ap_CS_fsm[293]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ByteXor_fu_165_ap_ready,
      I3 => grp_ByteXor_fu_165_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => Q(4),
      O => \^grp_clefiaf0xor_1_fu_663_ap_start_reg_reg\
    );
\ap_CS_fsm[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => idx_fu_40(0),
      I2 => idx_fu_40(2),
      I3 => idx_fu_40(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ByteXor_fu_165_ap_start_reg,
      I4 => grp_ByteXor_fu_165_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(0),
      I3 => grp_ByteXor_fu_165_a_ce0,
      O => grp_ByteXor_fu_165_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ByteXor_fu_165_a_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
\grp_ByteXor_fu_165_ap_start_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ByteXor_fu_165_a_ce0,
      I2 => idx_fu_40(0),
      I3 => idx_fu_40(2),
      I4 => idx_fu_40(1),
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_ByteXor_fu_165_ap_ready,
      I1 => grp_ByteXor_fu_165_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(4),
      I4 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg0,
      I5 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      O => grp_ByteXor_fu_165_ap_start_reg_reg
    );
\idx_fu_40[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => grp_ByteXor_fu_165_a_ce0,
      I2 => idx_fu_40(1),
      I3 => idx_fu_40(2),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[0]_i_1__0_n_0\
    );
\idx_fu_40[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(1),
      I2 => grp_ByteXor_fu_165_a_ce0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[1]_i_1__0_n_0\
    );
\idx_fu_40[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => idx_fu_40(2),
      I2 => idx_fu_40(1),
      I3 => grp_ByteXor_fu_165_a_ce0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_fu_165_ap_start_reg,
      O => \idx_fu_40[2]_i_1__0_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1__0_n_0\,
      Q => idx_fu_40(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1__0_n_0\,
      Q => idx_fu_40(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1__0_n_0\,
      Q => idx_fu_40(2),
      R => '0'
    );
\q0[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE222E222E222"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_663_src_ce0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_2\(0),
      I3 => \q0_reg[7]_1\,
      I4 => \ap_CS_fsm_reg[292]_0\(0),
      I5 => \q0_reg[7]_0\(0),
      O => \q0[7]_i_2__3_n_0\
    );
\q0[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ByteXor_fu_165_a_ce0,
      I1 => Q(4),
      I2 => \q0[7]_i_2__3_0\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \q0[7]_i_2__3_1\(0),
      O => grp_ClefiaF0Xor_1_fu_663_src_ce0
    );
\q0_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_2__3_n_0\,
      I1 => grp_ClefiaF1Xor_fu_702_src_ce0,
      O => \^e\(0),
      S => \q0_reg[7]_3\
    );
\ram_reg_0_31_0_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_6__1\,
      I1 => \q0_reg[7]\,
      I2 => grp_ByteXor_fu_165_dst_address0(3),
      I3 => Q(4),
      I4 => \ram_reg_0_31_0_0_i_7__1\(3),
      O => \add_ln124_30_reg_219_reg[3]_0\
    );
\ram_reg_0_31_0_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__1_0\,
      I1 => \q0_reg[7]\,
      I2 => grp_ByteXor_fu_165_dst_address0(4),
      I3 => Q(4),
      I4 => \ram_reg_0_31_0_0_i_7__1\(4),
      O => \add_ln124_30_reg_219_reg[4]_0\
    );
\ram_reg_0_31_0_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_165_dst_address0(0),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_7__1\(0),
      O => grp_ClefiaF0Xor_1_fu_663_dst_address0(0)
    );
\ram_reg_0_31_0_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_165_dst_address0(1),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_7__1\(1),
      O => grp_ClefiaF0Xor_1_fu_663_dst_address0(1)
    );
\ram_reg_0_31_0_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ByteXor_fu_165_dst_address0(2),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_7__1\(2),
      O => grp_ClefiaF0Xor_1_fu_663_dst_address0(2)
    );
\ram_reg_0_31_0_0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(0),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_14__3\(0),
      I3 => Q(2),
      I4 => grp_ClefiaF0Xor_1_fu_663_rk_address0(0),
      O => grp_ClefiaF0Xor_1_fu_663_src_address0(0)
    );
\ram_reg_0_31_0_0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_fu_40(1),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_14__3\(1),
      I3 => Q(2),
      I4 => grp_ClefiaF0Xor_1_fu_663_rk_address0(1),
      O => grp_ClefiaF0Xor_1_fu_663_src_address0(1)
    );
\ram_reg_0_31_0_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => \ram_reg_0_31_0_0_i_14__3\(2),
      I3 => Q(2),
      I4 => grp_ClefiaF0Xor_1_fu_663_rk_address0(2),
      O => grp_ClefiaF0Xor_1_fu_663_src_address0(2)
    );
\ram_reg_0_31_0_0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => idx_fu_40(2),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \ram_reg_0_31_0_0_i_14__3\(3),
      O => grp_ClefiaF0Xor_1_fu_663_src_address0(3)
    );
\ram_reg_0_31_0_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \^e\(0),
      I1 => \q0_reg[7]_0\(0),
      I2 => \ap_CS_fsm_reg[292]_0\(0),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(0),
      O => \p_0_in__0\
    );
\tmp_reg_224[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(0),
      I1 => \tmp_reg_224_reg[7]_2\(0),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(0),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(0),
      O => tmp_fu_149_p6(0)
    );
\tmp_reg_224[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(1),
      I1 => \tmp_reg_224_reg[7]_2\(1),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(1),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(1),
      O => tmp_fu_149_p6(1)
    );
\tmp_reg_224[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(2),
      I1 => \tmp_reg_224_reg[7]_2\(2),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(2),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(2),
      O => tmp_fu_149_p6(2)
    );
\tmp_reg_224[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(3),
      I1 => \tmp_reg_224_reg[7]_2\(3),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(3),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(3),
      O => tmp_fu_149_p6(3)
    );
\tmp_reg_224[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(4),
      I1 => \tmp_reg_224_reg[7]_2\(4),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(4),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(4),
      O => tmp_fu_149_p6(4)
    );
\tmp_reg_224[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(5),
      I1 => \tmp_reg_224_reg[7]_2\(5),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(5),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(5),
      O => tmp_fu_149_p6(5)
    );
\tmp_reg_224[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(6),
      I1 => \tmp_reg_224_reg[7]_2\(6),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(6),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(6),
      O => tmp_fu_149_p6(6)
    );
\tmp_reg_224[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_1\(7),
      I1 => \tmp_reg_224_reg[7]_2\(7),
      I2 => idx_fu_40(1),
      I3 => \tmp_reg_224_reg[7]_3\(7),
      I4 => idx_fu_40(0),
      I5 => \tmp_reg_224_reg[7]_4\(7),
      O => tmp_fu_149_p6(7)
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => \tmp_reg_224_reg[7]_0\(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => \tmp_reg_224_reg[7]_0\(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => \tmp_reg_224_reg[7]_0\(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => \tmp_reg_224_reg[7]_0\(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => \tmp_reg_224_reg[7]_0\(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => \tmp_reg_224_reg[7]_0\(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => \tmp_reg_224_reg[7]_0\(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => \tmp_reg_224_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W is
  port (
    lk_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    t_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W : entity is "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \ram_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_65_n_0 : STD_LOGIC;
  signal \ram_reg_i_66__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_67_n_0 : STD_LOGIC;
  signal \ram_reg_i_68__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_7_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_i_9__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_fu_877/t_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_26__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ram_reg_i_27__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ram_reg_i_31__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram_reg_i_33__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of ram_reg_i_35 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ram_reg_i_36__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ram_reg_i_38__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ram_reg_i_40__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ram_reg_i_42__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ram_reg_i_44__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_i_46__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ram_reg_i_48__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ram_reg_i_50__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ram_reg_i_51__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram_reg_i_52__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ram_reg_i_56__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ram_reg_i_58__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ram_reg_i_60__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_i_62__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ram_reg_i_64__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ram_reg_i_66__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of ram_reg_i_67 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ram_reg_i_68__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of ram_reg_i_69 : label is "soft_lutpair263";
begin
  WEA(0) <= \^wea\(0);
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 4) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7) => ram_reg_i_7_n_0,
      ADDRBWRADDR(6) => ram_reg_i_8_n_0,
      ADDRBWRADDR(5) => \ram_reg_i_9__0_n_0\,
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_10__0_n_0\,
      DIADI(6) => \ram_reg_i_11__0_n_0\,
      DIADI(5) => \ram_reg_i_12__0_n_0\,
      DIADI(4) => \ram_reg_i_13__0_n_0\,
      DIADI(3) => \ram_reg_i_14__0_n_0\,
      DIADI(2) => \ram_reg_i_15__0_n_0\,
      DIADI(1) => \ram_reg_i_16__0_n_0\,
      DIADI(0) => \ram_reg_i_17__0_n_0\,
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7) => \ram_reg_i_18__0_n_0\,
      DIBDI(6) => \ram_reg_i_19__0_n_0\,
      DIBDI(5) => \ram_reg_i_20__0_n_0\,
      DIBDI(4) => \ram_reg_i_21__0_n_0\,
      DIBDI(3) => \ram_reg_i_22__0_n_0\,
      DIBDI(2) => \ram_reg_i_23__0_n_0\,
      DIBDI(1) => \ram_reg_i_24__0_n_0\,
      DIBDI(0) => \ram_reg_i_25__0_n_0\,
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => lk_d0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => t_ce0,
      ENBWREN => \^wea\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0011"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_37__0_n_0\,
      I1 => \ram_reg_i_38__2_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(6),
      I5 => q1(6),
      O => \ram_reg_i_10__0_n_0\
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_39__0_n_0\,
      I1 => \ram_reg_i_40__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(5),
      I5 => q1(5),
      O => \ram_reg_i_11__0_n_0\
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_0\,
      I1 => \ram_reg_i_42__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(4),
      I5 => q1(4),
      O => \ram_reg_i_12__0_n_0\
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_43__0_n_0\,
      I1 => \ram_reg_i_44__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(3),
      I5 => q1(3),
      O => \ram_reg_i_13__0_n_0\
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_45__0_n_0\,
      I1 => \ram_reg_i_46__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(2),
      I5 => q1(2),
      O => \ram_reg_i_14__0_n_0\
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_47__0_n_0\,
      I1 => \ram_reg_i_48__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(1),
      I5 => q1(1),
      O => \ram_reg_i_15__0_n_0\
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_49__0_n_0\,
      I1 => \ram_reg_i_50__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(0),
      I5 => q1(0),
      O => \ram_reg_i_16__0_n_0\
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_51__0_n_0\,
      I1 => \ram_reg_i_52__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q1(7),
      I5 => data0(0),
      O => \ram_reg_i_17__0_n_0\
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_0\,
      I1 => \ram_reg_i_54__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(6),
      I5 => ram_reg_1(6),
      O => \ram_reg_i_18__0_n_0\
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_55__0_n_0\,
      I1 => \ram_reg_i_56__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(5),
      I5 => ram_reg_1(5),
      O => \ram_reg_i_19__0_n_0\
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_57__0_n_0\,
      I1 => \ram_reg_i_58__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(4),
      I5 => ram_reg_1(4),
      O => \ram_reg_i_20__0_n_0\
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_59__0_n_0\,
      I1 => \ram_reg_i_60__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(3),
      I5 => ram_reg_1(3),
      O => \ram_reg_i_21__0_n_0\
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_61__0_n_0\,
      I1 => \ram_reg_i_62__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(2),
      I5 => ram_reg_1(2),
      O => \ram_reg_i_22__0_n_0\
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_i_63__0_n_0\,
      I1 => \ram_reg_i_64__1_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(1),
      I5 => ram_reg_1(1),
      O => \ram_reg_i_23__0_n_0\
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_i_65_n_0,
      I1 => \ram_reg_i_66__0_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => ram_reg_0(0),
      I5 => ram_reg_1(0),
      O => \ram_reg_i_24__0_n_0\
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_i_67_n_0,
      I1 => \ram_reg_i_68__0_n_0\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => q0(7),
      I5 => q1(7),
      O => \ram_reg_i_25__0_n_0\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_3_in
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      O => \ap_CS_fsm_reg[4]\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_3_in,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(7),
      O => \^wea\(0)
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \ap_CS_fsm_reg[5]\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      O => \ap_CS_fsm_reg[8]\
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(6),
      O => \ap_CS_fsm_reg[9]\
    );
\ram_reg_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \ram_reg_i_36__2_n_0\
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(6),
      I1 => q0(0),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_37__0_n_0\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(0),
      I1 => Q(2),
      I2 => q1(0),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_38__2_n_0\
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(5),
      I1 => q1(6),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_39__0_n_0\
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(7),
      I1 => Q(2),
      I2 => q0(7),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_40__1_n_0\
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(4),
      I1 => q1(5),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_41__0_n_0\
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(6),
      I1 => Q(2),
      I2 => q0(6),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_42__1_n_0\
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(3),
      I1 => q1(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_43__0_n_0\
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(5),
      I1 => Q(2),
      I2 => q0(5),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_44__1_n_0\
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(2),
      I1 => q1(3),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_45__0_n_0\
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(4),
      I1 => Q(2),
      I2 => q0(4),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_46__1_n_0\
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(1),
      I1 => q1(2),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_47__0_n_0\
    );
\ram_reg_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(3),
      I1 => Q(2),
      I2 => q0(3),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_48__1_n_0\
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(0),
      I1 => q1(1),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_49__0_n_0\
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(2),
      I1 => Q(2),
      I2 => q0(2),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_50__1_n_0\
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q1(7),
      I1 => q1(0),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_51__0_n_0\
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q1(1),
      I1 => Q(2),
      I2 => q0(1),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_52__1_n_0\
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => data4(0),
      I2 => ram_reg_3(6),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_53__0_n_0\
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => Q(2),
      I2 => data7(0),
      I3 => data6(0),
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_54__1_n_0\
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => q0(7),
      I2 => ram_reg_3(5),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_55__0_n_0\
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(7),
      I1 => Q(2),
      I2 => q1(7),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_56__1_n_0\
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => q0(6),
      I2 => ram_reg_3(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_57__0_n_0\
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(6),
      I1 => Q(2),
      I2 => q1(6),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_58__1_n_0\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => q0(5),
      I2 => ram_reg_3(3),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_59__0_n_0\
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(5),
      I1 => Q(2),
      I2 => q1(5),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_60__1_n_0\
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => q0(4),
      I2 => ram_reg_3(2),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_61__0_n_0\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(4),
      I1 => Q(2),
      I2 => q1(4),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_62__1_n_0\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => q0(3),
      I2 => ram_reg_3(1),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \ram_reg_i_63__0_n_0\
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(3),
      I1 => Q(2),
      I2 => q1(3),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_64__1_n_0\
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => q0(2),
      I2 => ram_reg_3(0),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => ram_reg_i_65_n_0
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(2),
      I1 => Q(2),
      I2 => q1(2),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_66__0_n_0\
    );
ram_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACA0"
    )
        port map (
      I0 => q0(7),
      I1 => q0(1),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      O => ram_reg_i_67_n_0
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAB8"
    )
        port map (
      I0 => q0(1),
      I1 => Q(2),
      I2 => q1(1),
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_68__0_n_0\
    );
ram_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      O => \^ap_cs_fsm_reg[6]\
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      O => ram_reg_i_7_n_0
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF11FFFFFF10"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(2),
      O => ram_reg_i_8_n_0
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEFCCEFCCEFCCEE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(3),
      I5 => \ram_reg_i_36__2_n_0\,
      O => \ram_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33 is
  port (
    lk_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[332]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[324]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    t_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_9_reg_864 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln250_reg_824 : in STD_LOGIC;
    trunc_ln248_reg_809 : in STD_LOGIC;
    trunc_ln252_reg_839 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    \q1_reg[1]\ : in STD_LOGIC;
    \q1_reg[2]\ : in STD_LOGIC;
    \q1_reg[3]\ : in STD_LOGIC;
    \q1_reg[4]\ : in STD_LOGIC;
    \q1_reg[5]\ : in STD_LOGIC;
    \q1_reg[6]\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_12__3\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33 : entity is "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[324]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[332]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal \^lk_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_11_n_0 : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal ram_reg_i_15_n_0 : STD_LOGIC;
  signal ram_reg_i_16_n_0 : STD_LOGIC;
  signal ram_reg_i_17_n_0 : STD_LOGIC;
  signal ram_reg_i_18_n_0 : STD_LOGIC;
  signal ram_reg_i_19_n_0 : STD_LOGIC;
  signal ram_reg_i_20_n_0 : STD_LOGIC;
  signal ram_reg_i_21_n_0 : STD_LOGIC;
  signal ram_reg_i_22_n_0 : STD_LOGIC;
  signal ram_reg_i_23_n_0 : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal ram_reg_i_31_n_0 : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal ram_reg_i_33_n_0 : STD_LOGIC;
  signal ram_reg_i_37_n_0 : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal ram_reg_i_39_n_0 : STD_LOGIC;
  signal ram_reg_i_40_n_0 : STD_LOGIC;
  signal ram_reg_i_41_n_0 : STD_LOGIC;
  signal ram_reg_i_42_n_0 : STD_LOGIC;
  signal ram_reg_i_43_n_0 : STD_LOGIC;
  signal ram_reg_i_44_n_0 : STD_LOGIC;
  signal ram_reg_i_45_n_0 : STD_LOGIC;
  signal ram_reg_i_46_n_0 : STD_LOGIC;
  signal ram_reg_i_47_n_0 : STD_LOGIC;
  signal ram_reg_i_48_n_0 : STD_LOGIC;
  signal ram_reg_i_50_n_0 : STD_LOGIC;
  signal ram_reg_i_51_n_0 : STD_LOGIC;
  signal ram_reg_i_52_n_0 : STD_LOGIC;
  signal ram_reg_i_53_n_0 : STD_LOGIC;
  signal ram_reg_i_54_n_0 : STD_LOGIC;
  signal ram_reg_i_55_n_0 : STD_LOGIC;
  signal ram_reg_i_56_n_0 : STD_LOGIC;
  signal ram_reg_i_57_n_0 : STD_LOGIC;
  signal ram_reg_i_58_n_0 : STD_LOGIC;
  signal ram_reg_i_59_n_0 : STD_LOGIC;
  signal ram_reg_i_60_n_0 : STD_LOGIC;
  signal ram_reg_i_61_n_0 : STD_LOGIC;
  signal ram_reg_i_62_n_0 : STD_LOGIC;
  signal ram_reg_i_63_n_0 : STD_LOGIC;
  signal \ram_reg_i_65__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__2_n_0\ : STD_LOGIC;
  signal ram_reg_i_9_n_0 : STD_LOGIC;
  signal \trunc_ln261_reg_904[6]_i_3_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_1_fu_637/t_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_30 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of ram_reg_i_31 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of ram_reg_i_34 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ram_reg_i_36__1\ : label is "soft_lutpair244";
begin
  WEA(0) <= \^wea\(0);
  \ap_CS_fsm_reg[324]\ <= \^ap_cs_fsm_reg[324]\;
  \ap_CS_fsm_reg[332]\ <= \^ap_cs_fsm_reg[332]\;
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  lk_d0(7 downto 0) <= \^lk_d0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 4) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7) => \ram_reg_i_7__2_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_8__2_n_0\,
      ADDRBWRADDR(5) => ram_reg_i_9_n_0,
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => ram_reg_i_10_n_0,
      DIADI(6) => ram_reg_i_11_n_0,
      DIADI(5) => ram_reg_i_12_n_0,
      DIADI(4) => ram_reg_i_13_n_0,
      DIADI(3) => ram_reg_i_14_n_0,
      DIADI(2) => ram_reg_i_15_n_0,
      DIADI(1) => ram_reg_i_16_n_0,
      DIADI(0) => ram_reg_i_17_n_0,
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7) => ram_reg_i_18_n_0,
      DIBDI(6) => ram_reg_i_19_n_0,
      DIBDI(5) => ram_reg_i_20_n_0,
      DIBDI(4) => ram_reg_i_21_n_0,
      DIBDI(3) => ram_reg_i_22_n_0,
      DIBDI(2) => ram_reg_i_23_n_0,
      DIBDI(1) => ram_reg_i_24_n_0,
      DIBDI(0) => DIBDI(0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^lk_d0\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => t_ce0,
      ENBWREN => \^wea\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0011"
    );
\ram_reg_0_31_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(0),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[0]\,
      O => d0(0)
    );
\ram_reg_0_31_0_0_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_12__3\(6),
      I1 => \ram_reg_0_31_0_0_i_12__3\(2),
      I2 => \ram_reg_0_31_0_0_i_12__3\(10),
      I3 => \ram_reg_0_31_0_0_i_12__3\(3),
      O => \^ap_cs_fsm_reg[324]\
    );
\ram_reg_0_31_1_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(1),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[1]\,
      O => d0(1)
    );
\ram_reg_0_31_2_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(2),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[2]\,
      O => d0(2)
    );
\ram_reg_0_31_3_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(3),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[3]\,
      O => d0(3)
    );
\ram_reg_0_31_4_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(4),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[4]\,
      O => d0(4)
    );
\ram_reg_0_31_5_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(5),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[5]\,
      O => d0(5)
    );
\ram_reg_0_31_6_6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(6),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[6]\,
      O => d0(6)
    );
\ram_reg_0_31_7_7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lk_d0\(7),
      I1 => \q1_reg[7]\,
      I2 => \q1_reg[7]_0\,
      O => d0(7)
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808A8A"
    )
        port map (
      I0 => ram_reg_i_32_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      I2 => Q(7),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(6),
      I4 => Q(6),
      O => ram_reg_i_10_n_0
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_33_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_37_n_0,
      O => ram_reg_i_11_n_0
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_38_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(6),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_39_n_0,
      O => ram_reg_i_12_n_0
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_40_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(5),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_41_n_0,
      O => ram_reg_i_13_n_0
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_42_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(4),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_43_n_0,
      O => ram_reg_i_14_n_0
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_44_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(3),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_45_n_0,
      O => ram_reg_i_15_n_0
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => ram_reg_i_46_n_0,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(2),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => ram_reg_i_47_n_0,
      O => ram_reg_i_16_n_0
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB0000B8BBB8BB"
    )
        port map (
      I0 => tmp_9_reg_864,
      I1 => Q(7),
      I2 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7),
      I3 => Q(6),
      I4 => ram_reg_i_48_n_0,
      I5 => ram_reg_5,
      O => ram_reg_i_17_n_0
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_50_n_0,
      I1 => ram_reg_i_51_n_0,
      I2 => ram_reg_2(6),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(6),
      O => ram_reg_i_18_n_0
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0770000F077"
    )
        port map (
      I0 => ram_reg_i_52_n_0,
      I1 => ram_reg_i_53_n_0,
      I2 => ram_reg_2(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(5),
      O => ram_reg_i_19_n_0
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^ap_cs_fsm_reg[8]\,
      I5 => ram_reg_6,
      O => \^wea\(0)
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_54_n_0,
      I1 => ram_reg_i_55_n_0,
      I2 => ram_reg_2(4),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(4),
      O => ram_reg_i_20_n_0
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_56_n_0,
      I1 => ram_reg_i_57_n_0,
      I2 => ram_reg_2(3),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(3),
      O => ram_reg_i_21_n_0
    );
ram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_58_n_0,
      I1 => ram_reg_i_59_n_0,
      I2 => ram_reg_2(2),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(2),
      O => ram_reg_i_22_n_0
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_60_n_0,
      I1 => ram_reg_i_61_n_0,
      I2 => ram_reg_2(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_1(1),
      O => ram_reg_i_23_n_0
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA0ACAFACAFACAF"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_2(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => ram_reg_i_62_n_0,
      I5 => ram_reg_i_63_n_0,
      O => ram_reg_i_24_n_0
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \^ap_cs_fsm_reg[8]\
    );
ram_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FDF0FC"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[6]\
    );
ram_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => ram_reg_i_31_n_0
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF0FEF4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      I2 => \ram_reg_i_65__1_n_0\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(0),
      I4 => Q(3),
      I5 => ram_reg_6,
      O => ram_reg_i_32_n_0
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(5),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_33_n_0
    );
ram_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^ap_cs_fsm_reg[3]\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      O => \^ap_cs_fsm_reg[5]\
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(5),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(5),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      O => ram_reg_i_37_n_0
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(4),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_38_n_0
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(4),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(4),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      O => ram_reg_i_39_n_0
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(3),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_40_n_0
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(3),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(3),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      O => ram_reg_i_41_n_0
    );
ram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(2),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_42_n_0
    );
ram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(2),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(2),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      O => ram_reg_i_43_n_0
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(1),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_44_n_0
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(1),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(1),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(1),
      O => ram_reg_i_45_n_0
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(1),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(0),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_46_n_0
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2FFFF02A2"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(0),
      I2 => \^ap_cs_fsm_reg[332]\,
      I3 => q0(0),
      I4 => Q(7),
      I5 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      O => ram_reg_i_47_n_0
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0F8F8F"
    )
        port map (
      I0 => Q(3),
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7),
      I4 => Q(4),
      I5 => Q(5),
      O => ram_reg_i_48_n_0
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33330F5500000000"
    )
        port map (
      I0 => data7(0),
      I1 => trunc_ln250_reg_824,
      I2 => trunc_ln248_reg_809,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => ram_reg_i_50_n_0
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAF0CCCCAAFF"
    )
        port map (
      I0 => ram_reg_4(6),
      I1 => ram_reg_3(6),
      I2 => trunc_ln252_reg_839,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(3),
      O => ram_reg_i_51_n_0
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(7),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(7),
      O => ram_reg_i_52_n_0
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505353535C5F5F5F"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7),
      I4 => Q(3),
      I5 => ram_reg_4(5),
      O => ram_reg_i_53_n_0
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(6),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(6),
      O => ram_reg_i_54_n_0
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0CCAFCCAF"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => ram_reg_3(4),
      I2 => Q(4),
      I3 => Q(5),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(6),
      I5 => Q(3),
      O => ram_reg_i_55_n_0
    );
ram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(5),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(5),
      O => ram_reg_i_56_n_0
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0CCAFCCAF"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => ram_reg_3(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(5),
      I5 => Q(3),
      O => ram_reg_i_57_n_0
    );
ram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(4),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(4),
      O => ram_reg_i_58_n_0
    );
ram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0CCAFCCAF"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => ram_reg_3(2),
      I2 => Q(4),
      I3 => Q(5),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(4),
      I5 => Q(3),
      O => ram_reg_i_59_n_0
    );
ram_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(3),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(3),
      O => ram_reg_i_60_n_0
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0CCAFCCAF"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => ram_reg_3(1),
      I2 => Q(4),
      I3 => Q(5),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(3),
      I5 => Q(3),
      O => ram_reg_i_61_n_0
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_0(2),
      I4 => \^ap_cs_fsm_reg[332]\,
      I5 => q0(2),
      O => ram_reg_i_62_n_0
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5530553F553F553F"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(2),
      I5 => Q(3),
      O => ram_reg_i_63_n_0
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000FFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => q0(6),
      I3 => \^ap_cs_fsm_reg[332]\,
      I4 => ram_reg_0(6),
      I5 => \^ap_cs_fsm_reg[8]\,
      O => \ram_reg_i_65__1_n_0\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      O => \ram_reg_i_7__2_n_0\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(7),
      I5 => Q(6),
      O => \ram_reg_i_8__2_n_0\
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCEEEECCCCFFEF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => ram_reg_i_31_n_0,
      I3 => Q(3),
      I4 => Q(6),
      I5 => Q(4),
      O => ram_reg_i_9_n_0
    );
\trunc_ln261_reg_904[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \trunc_ln261_reg_904[6]_i_3_n_0\,
      I1 => \ram_reg_0_31_0_0_i_12__3\(8),
      I2 => \ram_reg_0_31_0_0_i_12__3\(4),
      I3 => \ram_reg_0_31_0_0_i_12__3\(0),
      I4 => \^ap_cs_fsm_reg[324]\,
      O => \^ap_cs_fsm_reg[332]\
    );
\trunc_ln261_reg_904[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_12__3\(9),
      I1 => \ram_reg_0_31_0_0_i_12__3\(1),
      I2 => \ram_reg_0_31_0_0_i_12__3\(7),
      I3 => \ram_reg_0_31_0_0_i_12__3\(5),
      O => \trunc_ln261_reg_904[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[109]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst2_02_fu_46_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_581_reg[5]\ : out STD_LOGIC;
    \reg_588_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    \ap_CS_fsm_reg[109]_0\ : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    \reg_600_reg[4]\ : out STD_LOGIC;
    \reg_595_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[109]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[107]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[109]_2\ : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_2_3_reg_1485_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_2_3_reg_1485_reg[2]_0\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[2]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[7]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[7]_0\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_3_2_reg_1440_reg[7]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[7]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[7]_1\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_2_2_reg_1435_reg[0]\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[0]_0\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[0]_1\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[0]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \y_1_2_reg_1430_reg[2]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[2]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[1]_0\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[1]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[1]_0\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[0]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[3]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[3]_0\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[7]\ : in STD_LOGIC;
    \y_0_2_reg_1425_reg[3]\ : in STD_LOGIC;
    \y_0_2_reg_1425_reg[3]_0\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[2]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \y_2_3_reg_1485_reg[2]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_1_2_reg_1430_reg[6]\ : in STD_LOGIC;
    \y_0_2_reg_1425_reg[6]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[6]_0\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[109]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[109]_1\ : STD_LOGIC;
  signal \^q0_reg_0\ : STD_LOGIC;
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_3\ : STD_LOGIC;
  signal \^q0_reg_4\ : STD_LOGIC;
  signal \^reg_581_reg[5]\ : STD_LOGIC;
  signal \^reg_600_reg[4]\ : STD_LOGIC;
  signal \y_0_reg_1274[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_reg_1279[1]_i_2_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \ap_CS_fsm_reg[109]_0\ <= \^ap_cs_fsm_reg[109]_0\;
  \ap_CS_fsm_reg[109]_1\ <= \^ap_cs_fsm_reg[109]_1\;
  q0_reg_0 <= \^q0_reg_0\;
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_3 <= \^q0_reg_3\;
  q0_reg_4 <= \^q0_reg_4\;
  \reg_581_reg[5]\ <= \^reg_581_reg[5]\;
  \reg_600_reg[4]\ <= \^reg_600_reg[4]\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^d\(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => q0_reg_6,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[7]_1\(2),
      I1 => \y_2_3_reg_1485_reg[7]_1\(0),
      O => \ap_CS_fsm_reg[107]\
    );
\y_0_reg_1274[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[2]_1\(3),
      I1 => \y_2_3_reg_1485_reg[2]_2\(1),
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \^d\(6),
      O => \^reg_581_reg[5]\
    );
\y_0_reg_1274[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F3535"
    )
        port map (
      I0 => \^d\(7),
      I1 => \y_2_3_reg_1485_reg[2]_2\(2),
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[2]_1\(4),
      I4 => \y_2_3_reg_1485_reg[7]_1\(1),
      O => \^q0_reg_3\
    );
\y_0_reg_1274[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AA5955A95559"
    )
        port map (
      I0 => \^reg_581_reg[5]\,
      I1 => \^d\(0),
      I2 => \y_2_3_reg_1485_reg[7]_1\(1),
      I3 => \y_2_3_reg_1485_reg[7]_1\(3),
      I4 => \y_2_3_reg_1485_reg[2]_1\(5),
      I5 => \y_2_3_reg_1485_reg[2]_2\(3),
      O => \^q0_reg_0\
    );
\y_0_reg_1274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[109]_0\,
      I1 => \y_0_2_reg_1425_reg[3]\,
      I2 => \y_0_2_reg_1425_reg[3]_0\,
      I3 => \y_2_3_reg_1485_reg[2]_1\(1),
      O => \reg_595_reg[5]\(0)
    );
\y_0_reg_1274[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \^reg_581_reg[5]\,
      I1 => \y_2_3_reg_1485_reg[1]_0\,
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \^d\(1),
      I5 => \^q0_reg_3\,
      O => \^ap_cs_fsm_reg[109]_0\
    );
\y_0_reg_1274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \y_0_reg_1274[6]_i_2_n_0\,
      I1 => Q(3),
      I2 => \y_2_2_reg_1435_reg[0]_1\,
      I3 => DOBDO(3),
      I4 => \y_0_2_reg_1425_reg[6]\,
      I5 => \y_2_3_reg_1485_reg[2]_1\(4),
      O => \reg_595_reg[5]\(1)
    );
\y_0_reg_1274[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A95959A9595"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[109]_1\,
      I1 => \y_2_3_reg_1485_reg[2]_1\(3),
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => DOBDO(2),
      I5 => \y_2_3_reg_1485_reg[2]_2\(1),
      O => \y_0_reg_1274[6]_i_2_n_0\
    );
\y_0_reg_1274[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[2]_2\(0),
      I1 => \y_2_3_reg_1485_reg[2]_1\(2),
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \^d\(5),
      O => \^reg_600_reg[4]\
    );
\y_1_reg_1279[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^reg_581_reg[5]\,
      I1 => \^q0_reg_3\,
      I2 => \y_3_2_reg_1440_reg[1]\(0),
      I3 => \y_1_2_reg_1430_reg[0]\,
      I4 => \y_3_2_reg_1440_reg[1]_0\,
      O => \reg_588_reg[7]\(0)
    );
\y_1_reg_1279[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_1_reg_1279[1]_i_2_n_0\,
      I1 => \y_3_2_reg_1440_reg[1]\(1),
      I2 => \y_1_2_reg_1430_reg[1]\,
      I3 => \^q0_reg_3\,
      O => \reg_588_reg[7]\(1)
    );
\y_1_reg_1279[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCA333ACCC53335"
    )
        port map (
      I0 => \^d\(0),
      I1 => \y_2_3_reg_1485_reg[2]_1\(5),
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \y_2_3_reg_1485_reg[2]_2\(3),
      I5 => \y_2_3_reg_1485_reg[2]_1\(0),
      O => \y_1_reg_1279[1]_i_2_n_0\
    );
\y_1_reg_1279[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => \y_3_2_reg_1440_reg[1]\(2),
      I2 => \^q0_reg_0\,
      I3 => \y_1_2_reg_1430_reg[2]\,
      I4 => \y_1_2_reg_1430_reg[2]_0\,
      O => \reg_588_reg[7]\(2)
    );
\y_1_reg_1279[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95559"
    )
        port map (
      I0 => \^q0_reg_3\,
      I1 => \^d\(1),
      I2 => \y_2_3_reg_1485_reg[7]_1\(1),
      I3 => \y_2_3_reg_1485_reg[7]_1\(3),
      I4 => \y_2_3_reg_1485_reg[1]_0\,
      O => \^q0_reg_2\
    );
\y_1_reg_1279[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[109]_0\,
      I1 => \^q0_reg_4\,
      I2 => \y_3_2_reg_1440_reg[1]\(3),
      I3 => \y_1_2_reg_1430_reg[3]\,
      I4 => \y_1_2_reg_1430_reg[3]_0\,
      O => \reg_588_reg[7]\(3)
    );
\y_1_reg_1279[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA6"
    )
        port map (
      I0 => \^q0_reg_3\,
      I1 => \^d\(2),
      I2 => \y_2_3_reg_1485_reg[7]_1\(1),
      I3 => \y_2_3_reg_1485_reg[7]_1\(3),
      I4 => \y_2_3_reg_1485_reg[2]_0\,
      O => \^q0_reg_4\
    );
\y_1_reg_1279[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665666A999A9995"
    )
        port map (
      I0 => \^reg_581_reg[5]\,
      I1 => \y_2_3_reg_1485_reg[2]_0\,
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \^d\(2),
      I5 => \^q0_reg_3\,
      O => \ap_CS_fsm_reg[109]_2\
    );
\y_1_reg_1279[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95559"
    )
        port map (
      I0 => \^q0_reg_3\,
      I1 => \^d\(3),
      I2 => \y_2_3_reg_1485_reg[7]_1\(1),
      I3 => \y_2_3_reg_1485_reg[7]_1\(3),
      I4 => \y_0_2_reg_1425_reg[3]_0\,
      O => q0_reg_5
    );
\y_1_reg_1279[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_2_reg_1430_reg[6]\,
      I1 => \^ap_cs_fsm_reg[109]_1\,
      I2 => \y_3_2_reg_1440_reg[1]\(4),
      I3 => \^reg_600_reg[4]\,
      I4 => \y_3_2_reg_1440_reg[7]_0\,
      O => \reg_588_reg[7]\(4)
    );
\y_1_reg_1279[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \y_1_2_reg_1430_reg[6]_0\,
      I1 => \y_2_3_reg_1485_reg[7]_1\(3),
      I2 => \y_2_3_reg_1485_reg[7]_1\(1),
      I3 => \^d\(4),
      O => \^ap_cs_fsm_reg[109]_1\
    );
\y_1_reg_1279[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[7]\,
      I1 => \^reg_581_reg[5]\,
      I2 => \y_3_2_reg_1440_reg[1]\(5),
      I3 => \y_1_2_reg_1430_reg[7]\,
      I4 => \^reg_600_reg[4]\,
      O => \reg_588_reg[7]\(5)
    );
\y_2_1_reg_1329[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[0]\,
      I1 => \y_3_2_reg_1440_reg[7]\,
      I2 => Q(0),
      I3 => \y_2_2_reg_1435_reg[0]_0\,
      I4 => \^reg_581_reg[5]\,
      O => \ap_CS_fsm_reg[109]\(0)
    );
\y_2_1_reg_1329[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[1]\,
      I1 => Q(1),
      I2 => \y_2_3_reg_1485_reg[1]_0\,
      I3 => \^q0_reg_3\,
      O => \ap_CS_fsm_reg[109]\(1)
    );
\y_2_1_reg_1329[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[2]\,
      I1 => Q(2),
      I2 => \y_2_3_reg_1485_reg[2]_0\,
      I3 => \^q0_reg_0\,
      O => \ap_CS_fsm_reg[109]\(2)
    );
\y_2_1_reg_1329[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[7]\,
      I1 => \y_2_3_reg_1485_reg[7]_0\,
      I2 => \y_2_3_reg_1485_reg[7]_1\(3),
      I3 => \y_2_3_reg_1485_reg[7]_1\(1),
      I4 => \^d\(5),
      I5 => Q(4),
      O => \ap_CS_fsm_reg[109]\(3)
    );
\y_2_reg_1284[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \y_2_2_reg_1435_reg[0]\,
      I1 => \^d\(0),
      I2 => \y_2_2_reg_1435_reg[0]_0\,
      I3 => Q(4),
      I4 => \y_2_2_reg_1435_reg[0]_1\,
      I5 => DOBDO(4),
      O => q0_reg_1(0)
    );
\y_2_reg_1284[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[1]\,
      I1 => \^d\(1),
      I2 => \y_2_3_reg_1485_reg[1]_0\,
      I3 => Q(0),
      I4 => \y_2_2_reg_1435_reg[0]_1\,
      I5 => DOBDO(0),
      O => q0_reg_1(1)
    );
\y_2_reg_1284[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_3_reg_1485_reg[2]\,
      I1 => \^d\(2),
      I2 => \y_2_3_reg_1485_reg[2]_0\,
      I3 => \y_2_2_reg_1435_reg[2]\,
      O => q0_reg_1(2)
    );
\y_3_reg_1289[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \y_1_reg_1279[1]_i_2_n_0\,
      I1 => \y_3_2_reg_1440_reg[1]_0\,
      I2 => \y_3_2_reg_1440_reg[1]\(5),
      I3 => \y_2_2_reg_1435_reg[0]_1\,
      I4 => \y_3_2_reg_1440_reg[1]\(0),
      I5 => DOBDO(1),
      O => dst2_02_fu_46_reg(0)
    );
\y_3_reg_1289[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_3_2_reg_1440_reg[7]\,
      I1 => \^reg_581_reg[5]\,
      I2 => \y_3_2_reg_1440_reg[7]_0\,
      I3 => \y_3_2_reg_1440_reg[7]_1\,
      I4 => DOBDO(4),
      O => dst2_02_fu_46_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \z_reg_355_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_1_reg_382_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_reg_392_reg[3]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \y_1_reg_382_reg[5]\ : in STD_LOGIC;
    \y_3_reg_392_reg[3]_0\ : in STD_LOGIC;
    \y_3_reg_392_reg[3]_1\ : in STD_LOGIC;
    \y_1_reg_382_reg[2]\ : in STD_LOGIC;
    \y_1_reg_382_reg[2]_0\ : in STD_LOGIC;
    \y_1_reg_382_reg[3]_0\ : in STD_LOGIC;
    \y_3_reg_392_reg[2]\ : in STD_LOGIC;
    \y_3_reg_392_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19 : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \y_3_reg_392[4]_i_2_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_2_fu_504/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_0,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\y_0_reg_377[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_3_reg_392[4]_i_2_n_0\,
      I1 => \y_1_reg_382_reg[3]\(2),
      I2 => \^doado\(1),
      I3 => \^doado\(6),
      I4 => \y_1_reg_382_reg[3]\(6),
      I5 => \y_1_reg_382_reg[3]\(1),
      O => q0_reg_1(0)
    );
\y_1_reg_382[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[3]\(6),
      I1 => Q(7),
      I2 => \y_3_reg_392_reg[3]\(0),
      I3 => \^doado\(6),
      I4 => \^doado\(7),
      O => D(0)
    );
\y_1_reg_382[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[3]\(7),
      I1 => Q(0),
      I2 => \y_3_reg_392_reg[3]\(1),
      I3 => \^doado\(7),
      I4 => \^doado\(0),
      O => D(1)
    );
\y_1_reg_382[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[2]\,
      I1 => \y_3_reg_392_reg[3]\(2),
      I2 => \^doado\(7),
      I3 => \^doado\(0),
      I4 => \^doado\(1),
      I5 => \y_1_reg_382_reg[2]_0\,
      O => D(2)
    );
\y_1_reg_382[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(2),
      I1 => \^doado\(1),
      I2 => \^q0_reg_2\,
      I3 => \y_1_reg_382_reg[3]_0\,
      I4 => \y_1_reg_382_reg[3]\(7),
      I5 => \y_1_reg_382_reg[3]\(1),
      O => D(3)
    );
\y_1_reg_382[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \y_1_reg_382_reg[3]\(6),
      I2 => \^doado\(2),
      O => \^q0_reg_2\
    );
\y_1_reg_382[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^doado\(4),
      I2 => \y_1_reg_382_reg[3]\(3),
      I3 => \^doado\(7),
      I4 => \y_3_reg_392_reg[3]\(4),
      I5 => \y_1_reg_382_reg[5]\,
      O => D(4)
    );
\y_1_reg_382[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[3]\(4),
      I1 => Q(5),
      I2 => \y_3_reg_392_reg[3]\(5),
      I3 => \^doado\(4),
      I4 => \^doado\(5),
      O => D(5)
    );
\y_1_reg_382[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[3]\(5),
      I1 => Q(6),
      I2 => \y_3_reg_392_reg[3]\(6),
      I3 => \^doado\(5),
      I4 => \^doado\(6),
      O => D(6)
    );
\y_2_reg_387[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \y_1_reg_382_reg[3]\(7),
      I2 => \y_3_reg_392_reg[3]\(6),
      I3 => Q(6),
      I4 => \y_3_reg_392_reg[3]\(5),
      O => q0_reg_3(0)
    );
\y_2_reg_387[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \y_1_reg_382_reg[3]\(0),
      I2 => \y_3_reg_392_reg[3]\(0),
      I3 => Q(7),
      I4 => \y_3_reg_392_reg[3]\(6),
      O => q0_reg_3(1)
    );
\y_2_reg_387[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \y_1_reg_382_reg[3]\(5),
      I2 => \y_3_reg_392_reg[3]\(4),
      I3 => Q(4),
      I4 => \y_3_reg_392_reg[3]\(3),
      O => q0_reg_3(2)
    );
\y_2_reg_387[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \y_1_reg_382_reg[3]\(6),
      I2 => \y_3_reg_392_reg[3]\(5),
      I3 => Q(5),
      I4 => \y_3_reg_392_reg[3]\(4),
      O => q0_reg_3(3)
    );
\y_3_reg_392[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[2]\,
      I1 => \y_3_reg_392_reg[2]\,
      I2 => \^doado\(1),
      I3 => \^doado\(7),
      I4 => \y_3_reg_392_reg[2]_0\,
      I5 => \y_1_reg_382_reg[3]\(2),
      O => \z_reg_355_reg[4]\(0)
    );
\y_3_reg_392[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(1),
      I2 => \y_3_reg_392_reg[3]_0\,
      I3 => \y_3_reg_392_reg[3]_1\,
      I4 => \y_3_reg_392_reg[3]\(6),
      I5 => \y_3_reg_392_reg[3]\(1),
      O => \z_reg_355_reg[4]\(1)
    );
\y_3_reg_392[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[3]\(4),
      I1 => \^doado\(3),
      I2 => \y_3_reg_392_reg[3]\(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => \y_3_reg_392[4]_i_2_n_0\,
      O => \z_reg_355_reg[4]\(2)
    );
\y_3_reg_392[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \y_3_reg_392_reg[3]\(2),
      I2 => \y_3_reg_392_reg[3]\(6),
      I3 => Q(3),
      O => \y_3_reg_392[4]_i_2_n_0\
    );
\y_3_reg_392[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^doado\(4),
      I2 => \y_1_reg_382_reg[3]_0\,
      I3 => \y_1_reg_382_reg[3]\(5),
      I4 => Q(3),
      I5 => \y_3_reg_392_reg[3]\(6),
      O => \z_reg_355_reg[4]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dst2_02_fu_46_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_2_reg_387_reg[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_0_reg_377_reg[5]\ : in STD_LOGIC;
    \y_2_reg_387_reg[5]_0\ : in STD_LOGIC;
    \y_3_reg_392_reg[3]\ : in STD_LOGIC;
    \y_0_reg_377_reg[4]\ : in STD_LOGIC;
    \y_1_reg_382_reg[2]\ : in STD_LOGIC;
    \y_1_reg_382_reg[2]_0\ : in STD_LOGIC;
    \y_0_reg_377_reg[2]\ : in STD_LOGIC;
    \y_3_reg_392_reg[2]\ : in STD_LOGIC;
    \y_3_reg_392_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23 : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_reg_382[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[4]_i_2__0_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_1_fu_663/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^d\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0,
      ENBWREN => clefia_s0_ce0_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\y_0_reg_377[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(7),
      I1 => DOBDO(6),
      I2 => Q(0),
      I3 => \^d\(6),
      I4 => \y_2_reg_387_reg[5]\(7),
      O => dst2_02_fu_46_reg(0)
    );
\y_0_reg_377[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(0),
      I1 => DOBDO(7),
      I2 => Q(1),
      I3 => \^d\(7),
      I4 => \y_2_reg_387_reg[5]\(0),
      O => dst2_02_fu_46_reg(1)
    );
\y_0_reg_377[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_0_reg_377_reg[2]\,
      I1 => \^d\(0),
      I2 => Q(2),
      I3 => \^d\(6),
      I4 => DOBDO(6),
      I5 => DOBDO(0),
      O => dst2_02_fu_46_reg(2)
    );
\y_0_reg_377[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_3_reg_392[4]_i_2__0_n_0\,
      I1 => DOBDO(2),
      I2 => \^d\(1),
      I3 => \^d\(6),
      I4 => DOBDO(6),
      I5 => DOBDO(1),
      O => dst2_02_fu_46_reg(3)
    );
\y_0_reg_377[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_0_reg_377_reg[4]\,
      I1 => \y_1_reg_382[4]_i_2__0_n_0\,
      I2 => \y_2_reg_387_reg[5]\(7),
      I3 => DOBDO(2),
      I4 => Q(4),
      I5 => \y_2_reg_387_reg[5]\(3),
      O => dst2_02_fu_46_reg(4)
    );
\y_0_reg_377[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]\(4),
      I1 => DOBDO(4),
      I2 => DOBDO(3),
      I3 => \^d\(7),
      I4 => Q(5),
      I5 => \y_0_reg_377_reg[5]\,
      O => dst2_02_fu_46_reg(5)
    );
\y_0_reg_377[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(5),
      I1 => DOBDO(4),
      I2 => Q(6),
      I3 => \^d\(4),
      I4 => \y_2_reg_387_reg[5]\(5),
      O => dst2_02_fu_46_reg(6)
    );
\y_0_reg_377[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => DOBDO(5),
      I2 => Q(7),
      I3 => \^d\(5),
      I4 => \y_2_reg_387_reg[5]\(6),
      O => dst2_02_fu_46_reg(7)
    );
\y_1_reg_382[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => Q(7),
      I2 => \y_2_reg_387_reg[5]\(0),
      I3 => \^d\(6),
      I4 => \^d\(7),
      O => dst2_02_fu_46_reg_0(0)
    );
\y_1_reg_382[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(7),
      I1 => Q(0),
      I2 => \y_2_reg_387_reg[5]\(1),
      I3 => \^d\(7),
      I4 => \^d\(0),
      O => dst2_02_fu_46_reg_0(1)
    );
\y_1_reg_382[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[2]\,
      I1 => \y_2_reg_387_reg[5]\(2),
      I2 => \^d\(7),
      I3 => \^d\(0),
      I4 => \^d\(1),
      I5 => \y_1_reg_382_reg[2]_0\,
      O => dst2_02_fu_46_reg_0(2)
    );
\y_1_reg_382[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(2),
      I1 => \^d\(1),
      I2 => \y_1_reg_382[4]_i_2__0_n_0\,
      I3 => \y_2_reg_387_reg[5]_0\,
      I4 => DOBDO(7),
      I5 => DOBDO(1),
      O => dst2_02_fu_46_reg_0(3)
    );
\y_1_reg_382[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_0_reg_377_reg[5]\,
      I1 => \y_1_reg_382[4]_i_2__0_n_0\,
      I2 => Q(7),
      I3 => DOBDO(2),
      I4 => \y_2_reg_387_reg[5]\(4),
      I5 => Q(3),
      O => dst2_02_fu_46_reg_0(4)
    );
\y_1_reg_382[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^d\(6),
      I1 => DOBDO(6),
      I2 => \^d\(2),
      O => \y_1_reg_382[4]_i_2__0_n_0\
    );
\y_1_reg_382[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^d\(4),
      I2 => DOBDO(3),
      I3 => \^d\(7),
      I4 => \y_2_reg_387_reg[5]\(5),
      I5 => \y_0_reg_377_reg[5]\,
      O => dst2_02_fu_46_reg_0(5)
    );
\y_1_reg_382[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(4),
      I1 => Q(5),
      I2 => \y_2_reg_387_reg[5]\(6),
      I3 => \^d\(4),
      I4 => \^d\(5),
      O => dst2_02_fu_46_reg_0(6)
    );
\y_1_reg_382[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(5),
      I1 => Q(6),
      I2 => \y_2_reg_387_reg[5]\(7),
      I3 => \^d\(5),
      I4 => \^d\(6),
      O => dst2_02_fu_46_reg_0(7)
    );
\y_2_reg_387[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^d\(0),
      I1 => DOBDO(7),
      I2 => \y_2_reg_387_reg[5]\(7),
      I3 => Q(6),
      I4 => \y_2_reg_387_reg[5]\(6),
      O => q0_reg_1(0)
    );
\y_2_reg_387[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^d\(1),
      I1 => DOBDO(0),
      I2 => \y_2_reg_387_reg[5]\(0),
      I3 => Q(7),
      I4 => \y_2_reg_387_reg[5]\(7),
      O => q0_reg_1(1)
    );
\y_2_reg_387[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_0_reg_377_reg[2]\,
      I1 => Q(0),
      I2 => \y_2_reg_387_reg[5]\(0),
      I3 => \y_2_reg_387_reg[5]\(6),
      I4 => Q(6),
      I5 => \^d\(2),
      O => q0_reg_1(2)
    );
\y_2_reg_387[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]_0\,
      I1 => \y_3_reg_392_reg[3]\,
      I2 => \y_2_reg_387_reg[5]\(2),
      I3 => DOBDO(3),
      I4 => \^d\(4),
      I5 => DOBDO(7),
      O => q0_reg_1(3)
    );
\y_2_reg_387[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]\(4),
      I1 => DOBDO(4),
      I2 => \y_2_reg_387_reg[5]_0\,
      I3 => \^d\(5),
      I4 => Q(3),
      I5 => \y_2_reg_387_reg[5]\(7),
      O => q0_reg_1(4)
    );
\y_2_reg_387[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^d\(6),
      I1 => DOBDO(5),
      I2 => \y_2_reg_387_reg[5]\(5),
      I3 => Q(4),
      I4 => \y_2_reg_387_reg[5]\(4),
      O => q0_reg_1(5)
    );
\y_2_reg_387[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^d\(7),
      I1 => DOBDO(6),
      I2 => \y_2_reg_387_reg[5]\(6),
      I3 => Q(5),
      I4 => \y_2_reg_387_reg[5]\(5),
      O => q0_reg_1(6)
    );
\y_3_reg_392[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(0),
      I1 => Q(7),
      I2 => \^d\(7),
      I3 => Q(6),
      I4 => \y_2_reg_387_reg[5]\(6),
      O => dst2_02_fu_46_reg_1(0)
    );
\y_3_reg_392[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(1),
      I1 => Q(0),
      I2 => \^d\(0),
      I3 => Q(7),
      I4 => \y_2_reg_387_reg[5]\(7),
      O => dst2_02_fu_46_reg_1(1)
    );
\y_3_reg_392[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_382_reg[2]\,
      I1 => \y_3_reg_392_reg[2]\,
      I2 => \^d\(1),
      I3 => \^d\(7),
      I4 => \y_3_reg_392_reg[2]_0\,
      I5 => DOBDO(2),
      O => dst2_02_fu_46_reg_1(2)
    );
\y_3_reg_392[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(1),
      I2 => \y_3_reg_392_reg[3]\,
      I3 => \y_0_reg_377_reg[4]\,
      I4 => \y_2_reg_387_reg[5]\(7),
      I5 => \y_2_reg_387_reg[5]\(1),
      O => dst2_02_fu_46_reg_1(3)
    );
\y_3_reg_392[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \^d\(3),
      I2 => \y_2_reg_387_reg[5]\(6),
      I3 => Q(6),
      I4 => Q(2),
      I5 => \y_3_reg_392[4]_i_2__0_n_0\,
      O => dst2_02_fu_46_reg_1(4)
    );
\y_3_reg_392[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(7),
      I1 => \y_2_reg_387_reg[5]\(2),
      I2 => \y_2_reg_387_reg[5]\(7),
      I3 => Q(3),
      O => \y_3_reg_392[4]_i_2__0_n_0\
    );
\y_3_reg_392[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^d\(4),
      I2 => \y_2_reg_387_reg[5]_0\,
      I3 => DOBDO(5),
      I4 => Q(3),
      I5 => \y_2_reg_387_reg[5]\(7),
      O => dst2_02_fu_46_reg_1(5)
    );
\y_3_reg_392[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => Q(5),
      I2 => \^d\(5),
      I3 => Q(4),
      I4 => \y_2_reg_387_reg[5]\(4),
      O => dst2_02_fu_46_reg_1(6)
    );
\y_3_reg_392[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(7),
      I1 => Q(6),
      I2 => \^d\(6),
      I3 => Q(5),
      I4 => \y_2_reg_387_reg[5]\(5),
      O => dst2_02_fu_46_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \z_reg_313_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_1_reg_340_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_reg_350_reg[3]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \y_1_reg_340_reg[5]\ : in STD_LOGIC;
    \y_3_reg_350_reg[3]_0\ : in STD_LOGIC;
    \y_3_reg_350_reg[3]_1\ : in STD_LOGIC;
    \y_1_reg_340_reg[2]\ : in STD_LOGIC;
    \y_1_reg_340_reg[2]_0\ : in STD_LOGIC;
    \y_1_reg_340_reg[3]_0\ : in STD_LOGIC;
    \y_3_reg_350_reg[2]\ : in STD_LOGIC;
    \y_3_reg_350_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27 : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \y_3_reg_350[4]_i_2_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_0,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\y_0_reg_335[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_3_reg_350[4]_i_2_n_0\,
      I1 => \y_1_reg_340_reg[3]\(2),
      I2 => \^doado\(1),
      I3 => \^doado\(6),
      I4 => \y_1_reg_340_reg[3]\(6),
      I5 => \y_1_reg_340_reg[3]\(1),
      O => q0_reg_1(0)
    );
\y_1_reg_340[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[3]\(6),
      I1 => Q(7),
      I2 => \y_3_reg_350_reg[3]\(0),
      I3 => \^doado\(6),
      I4 => \^doado\(7),
      O => D(0)
    );
\y_1_reg_340[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[3]\(7),
      I1 => Q(0),
      I2 => \y_3_reg_350_reg[3]\(1),
      I3 => \^doado\(7),
      I4 => \^doado\(0),
      O => D(1)
    );
\y_1_reg_340[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[2]\,
      I1 => \y_3_reg_350_reg[3]\(2),
      I2 => \^doado\(7),
      I3 => \^doado\(0),
      I4 => \^doado\(1),
      I5 => \y_1_reg_340_reg[2]_0\,
      O => D(2)
    );
\y_1_reg_340[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(2),
      I1 => \^doado\(1),
      I2 => \^q0_reg_2\,
      I3 => \y_1_reg_340_reg[3]_0\,
      I4 => \y_1_reg_340_reg[3]\(7),
      I5 => \y_1_reg_340_reg[3]\(1),
      O => D(3)
    );
\y_1_reg_340[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \y_1_reg_340_reg[3]\(6),
      I2 => \^doado\(2),
      O => \^q0_reg_2\
    );
\y_1_reg_340[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^doado\(4),
      I2 => \y_1_reg_340_reg[3]\(3),
      I3 => \^doado\(7),
      I4 => \y_3_reg_350_reg[3]\(4),
      I5 => \y_1_reg_340_reg[5]\,
      O => D(4)
    );
\y_1_reg_340[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[3]\(4),
      I1 => Q(5),
      I2 => \y_3_reg_350_reg[3]\(5),
      I3 => \^doado\(4),
      I4 => \^doado\(5),
      O => D(5)
    );
\y_1_reg_340[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[3]\(5),
      I1 => Q(6),
      I2 => \y_3_reg_350_reg[3]\(6),
      I3 => \^doado\(5),
      I4 => \^doado\(6),
      O => D(6)
    );
\y_2_reg_345[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \y_1_reg_340_reg[3]\(7),
      I2 => \y_3_reg_350_reg[3]\(6),
      I3 => Q(6),
      I4 => \y_3_reg_350_reg[3]\(5),
      O => q0_reg_3(0)
    );
\y_2_reg_345[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \y_1_reg_340_reg[3]\(0),
      I2 => \y_3_reg_350_reg[3]\(0),
      I3 => Q(7),
      I4 => \y_3_reg_350_reg[3]\(6),
      O => q0_reg_3(1)
    );
\y_2_reg_345[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \y_1_reg_340_reg[3]\(5),
      I2 => \y_3_reg_350_reg[3]\(4),
      I3 => Q(4),
      I4 => \y_3_reg_350_reg[3]\(3),
      O => q0_reg_3(2)
    );
\y_2_reg_345[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \y_1_reg_340_reg[3]\(6),
      I2 => \y_3_reg_350_reg[3]\(5),
      I3 => Q(5),
      I4 => \y_3_reg_350_reg[3]\(4),
      O => q0_reg_3(3)
    );
\y_3_reg_350[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[2]\,
      I1 => \y_3_reg_350_reg[2]\,
      I2 => \^doado\(1),
      I3 => \^doado\(7),
      I4 => \y_3_reg_350_reg[2]_0\,
      I5 => \y_1_reg_340_reg[3]\(2),
      O => \z_reg_313_reg[4]\(0)
    );
\y_3_reg_350[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(1),
      I2 => \y_3_reg_350_reg[3]_0\,
      I3 => \y_3_reg_350_reg[3]_1\,
      I4 => \y_3_reg_350_reg[3]\(6),
      I5 => \y_3_reg_350_reg[3]\(1),
      O => \z_reg_313_reg[4]\(1)
    );
\y_3_reg_350[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_1_reg_340_reg[3]\(4),
      I1 => \^doado\(3),
      I2 => \y_3_reg_350_reg[3]\(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => \y_3_reg_350[4]_i_2_n_0\,
      O => \z_reg_313_reg[4]\(2)
    );
\y_3_reg_350[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \y_3_reg_350_reg[3]\(2),
      I2 => \y_3_reg_350_reg[3]\(6),
      I3 => Q(3),
      O => \y_3_reg_350[4]_i_2_n_0\
    );
\y_3_reg_350[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => \^doado\(4),
      I2 => \y_1_reg_340_reg[3]_0\,
      I3 => \y_1_reg_340_reg[3]\(5),
      I4 => Q(3),
      I5 => \y_3_reg_350_reg[3]\(6),
      O => \z_reg_313_reg[4]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R is
  port (
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \z_25_reg_361_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_2 : out STD_LOGIC;
    \z_reg_355_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \y_2_reg_387_reg[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_2_reg_387_reg[3]\ : in STD_LOGIC;
    \y_2_reg_387_reg[3]_0\ : in STD_LOGIC;
    \y_1_reg_382_reg[4]\ : in STD_LOGIC;
    \y_2_reg_387_reg[5]_0\ : in STD_LOGIC;
    \y_2_reg_387_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R : entity is "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R is
  signal \^q0_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_3\ : STD_LOGIC;
  signal \y_2_reg_387[2]_i_2_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_2_fu_504/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_2_reg_387[2]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \y_2_reg_387[3]_i_2\ : label is "soft_lutpair329";
begin
  q0_reg_0(7 downto 0) <= \^q0_reg_0\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_3 <= \^q0_reg_3\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => q0_reg_7(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q0_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_0,
      ENBWREN => q0_reg_6,
      REGCEAREGCE => '0',
      REGCEB => clefia_s1_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\y_0_reg_377[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^q0_reg_0\(6),
      I2 => Q(0),
      I3 => DOADO(5),
      I4 => \y_2_reg_387_reg[5]\(7),
      O => D(0)
    );
\y_0_reg_377[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => \^q0_reg_0\(7),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => \y_2_reg_387_reg[5]\(0),
      O => D(1)
    );
\y_0_reg_377[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387[2]_i_2_n_0\,
      I1 => DOADO(0),
      I2 => Q(2),
      I3 => DOADO(5),
      I4 => \^q0_reg_0\(6),
      I5 => \^q0_reg_0\(0),
      O => D(2)
    );
\y_0_reg_377[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_3\,
      I1 => \y_1_reg_382_reg[4]\,
      I2 => \y_2_reg_387_reg[5]\(7),
      I3 => \^q0_reg_0\(2),
      I4 => Q(4),
      I5 => \y_2_reg_387_reg[5]\(3),
      O => D(3)
    );
\y_0_reg_377[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]\(4),
      I1 => \^q0_reg_0\(4),
      I2 => \^q0_reg_0\(3),
      I3 => DOADO(6),
      I4 => Q(5),
      I5 => \^q0_reg_2\,
      O => D(4)
    );
\y_0_reg_377[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^q0_reg_0\(4),
      I2 => Q(6),
      I3 => DOADO(3),
      I4 => \y_2_reg_387_reg[5]\(5),
      O => D(5)
    );
\y_0_reg_377[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^q0_reg_0\(5),
      I2 => Q(7),
      I3 => DOADO(4),
      I4 => \y_2_reg_387_reg[5]\(6),
      O => D(6)
    );
\y_1_reg_382[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^q0_reg_0\(6),
      I2 => \^q0_reg_0\(0),
      O => q0_reg_4
    );
\y_1_reg_382[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => \y_1_reg_382_reg[4]\,
      I2 => Q(7),
      I3 => \^q0_reg_0\(2),
      I4 => \y_2_reg_387_reg[5]\(4),
      I5 => Q(3),
      O => \z_reg_355_reg[7]\(0)
    );
\y_2_reg_387[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387[2]_i_2_n_0\,
      I1 => Q(0),
      I2 => \y_2_reg_387_reg[5]\(0),
      I3 => \y_2_reg_387_reg[5]\(6),
      I4 => Q(6),
      I5 => DOADO(1),
      O => \z_25_reg_361_reg[4]\(0)
    );
\y_2_reg_387[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]\(1),
      I1 => \y_2_reg_387_reg[5]\(7),
      I2 => \^q0_reg_0\(1),
      I3 => \^q0_reg_0\(7),
      O => \y_2_reg_387[2]_i_2_n_0\
    );
\y_2_reg_387[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => \y_2_reg_387_reg[3]\,
      I2 => \y_2_reg_387_reg[5]\(1),
      I3 => \^q0_reg_0\(2),
      I4 => \y_2_reg_387_reg[3]_0\,
      I5 => \y_2_reg_387_reg[5]\(2),
      O => \z_25_reg_361_reg[4]\(1)
    );
\y_2_reg_387[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => DOADO(2),
      O => \^q0_reg_2\
    );
\y_2_reg_387[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]_0\,
      I1 => \y_2_reg_387_reg[4]\,
      I2 => \y_2_reg_387_reg[5]\(2),
      I3 => \^q0_reg_0\(3),
      I4 => DOADO(3),
      I5 => \^q0_reg_0\(7),
      O => \z_25_reg_361_reg[4]\(2)
    );
\y_2_reg_387[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_387_reg[5]\(4),
      I1 => \^q0_reg_0\(4),
      I2 => \y_2_reg_387_reg[5]_0\,
      I3 => DOADO(4),
      I4 => Q(3),
      I5 => \y_2_reg_387_reg[5]\(7),
      O => \z_25_reg_361_reg[4]\(3)
    );
\y_3_reg_392[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => Q(7),
      I2 => DOADO(6),
      I3 => Q(6),
      I4 => \y_2_reg_387_reg[5]\(6),
      O => q0_reg_5(0)
    );
\y_3_reg_392[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(1),
      I1 => Q(0),
      I2 => DOADO(0),
      I3 => Q(7),
      I4 => \y_2_reg_387_reg[5]\(7),
      O => q0_reg_5(1)
    );
\y_3_reg_392[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => DOADO(6),
      O => \^q0_reg_3\
    );
\y_3_reg_392[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => Q(5),
      I2 => DOADO(4),
      I3 => Q(4),
      I4 => \y_2_reg_387_reg[5]\(4),
      O => q0_reg_5(2)
    );
\y_3_reg_392[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => Q(6),
      I2 => DOADO(5),
      I3 => Q(5),
      I4 => \y_2_reg_387_reg[5]\(5),
      O => q0_reg_5(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28 is
  port (
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \z_28_reg_319_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_2 : out STD_LOGIC;
    \z_reg_313_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \y_2_reg_345_reg[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_2_reg_345_reg[3]\ : in STD_LOGIC;
    \y_2_reg_345_reg[3]_0\ : in STD_LOGIC;
    \y_1_reg_340_reg[4]\ : in STD_LOGIC;
    \y_2_reg_345_reg[5]_0\ : in STD_LOGIC;
    \y_2_reg_345_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28 : entity is "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28 is
  signal \^q0_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_3\ : STD_LOGIC;
  signal \y_2_reg_345[2]_i_2_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_2_reg_345[2]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \y_2_reg_345[3]_i_2\ : label is "soft_lutpair271";
begin
  q0_reg_0(7 downto 0) <= \^q0_reg_0\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_3 <= \^q0_reg_3\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => q0_reg_7(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q0_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_0,
      ENBWREN => q0_reg_6,
      REGCEAREGCE => '0',
      REGCEB => clefia_s1_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\y_0_reg_335[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^q0_reg_0\(6),
      I2 => Q(0),
      I3 => DOADO(5),
      I4 => \y_2_reg_345_reg[5]\(7),
      O => D(0)
    );
\y_0_reg_335[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => \^q0_reg_0\(7),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => \y_2_reg_345_reg[5]\(0),
      O => D(1)
    );
\y_0_reg_335[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_345[2]_i_2_n_0\,
      I1 => DOADO(0),
      I2 => Q(2),
      I3 => DOADO(5),
      I4 => \^q0_reg_0\(6),
      I5 => \^q0_reg_0\(0),
      O => D(2)
    );
\y_0_reg_335[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_3\,
      I1 => \y_1_reg_340_reg[4]\,
      I2 => \y_2_reg_345_reg[5]\(7),
      I3 => \^q0_reg_0\(2),
      I4 => Q(4),
      I5 => \y_2_reg_345_reg[5]\(3),
      O => D(3)
    );
\y_0_reg_335[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_345_reg[5]\(4),
      I1 => \^q0_reg_0\(4),
      I2 => \^q0_reg_0\(3),
      I3 => DOADO(6),
      I4 => Q(5),
      I5 => \^q0_reg_2\,
      O => D(4)
    );
\y_0_reg_335[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^q0_reg_0\(4),
      I2 => Q(6),
      I3 => DOADO(3),
      I4 => \y_2_reg_345_reg[5]\(5),
      O => D(5)
    );
\y_0_reg_335[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^q0_reg_0\(5),
      I2 => Q(7),
      I3 => DOADO(4),
      I4 => \y_2_reg_345_reg[5]\(6),
      O => D(6)
    );
\y_1_reg_340[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^q0_reg_0\(6),
      I2 => \^q0_reg_0\(0),
      O => q0_reg_4
    );
\y_1_reg_340[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => \y_1_reg_340_reg[4]\,
      I2 => Q(7),
      I3 => \^q0_reg_0\(2),
      I4 => \y_2_reg_345_reg[5]\(4),
      I5 => Q(3),
      O => \z_reg_313_reg[7]\(0)
    );
\y_2_reg_345[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_345[2]_i_2_n_0\,
      I1 => Q(0),
      I2 => \y_2_reg_345_reg[5]\(0),
      I3 => \y_2_reg_345_reg[5]\(6),
      I4 => Q(6),
      I5 => DOADO(1),
      O => \z_28_reg_319_reg[4]\(0)
    );
\y_2_reg_345[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_2_reg_345_reg[5]\(1),
      I1 => \y_2_reg_345_reg[5]\(7),
      I2 => \^q0_reg_0\(1),
      I3 => \^q0_reg_0\(7),
      O => \y_2_reg_345[2]_i_2_n_0\
    );
\y_2_reg_345[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => \y_2_reg_345_reg[3]\,
      I2 => \y_2_reg_345_reg[5]\(1),
      I3 => \^q0_reg_0\(2),
      I4 => \y_2_reg_345_reg[3]_0\,
      I5 => \y_2_reg_345_reg[5]\(2),
      O => \z_28_reg_319_reg[4]\(1)
    );
\y_2_reg_345[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => DOADO(2),
      O => \^q0_reg_2\
    );
\y_2_reg_345[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_345_reg[5]_0\,
      I1 => \y_2_reg_345_reg[4]\,
      I2 => \y_2_reg_345_reg[5]\(2),
      I3 => \^q0_reg_0\(3),
      I4 => DOADO(3),
      I5 => \^q0_reg_0\(7),
      O => \z_28_reg_319_reg[4]\(2)
    );
\y_2_reg_345[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_2_reg_345_reg[5]\(4),
      I1 => \^q0_reg_0\(4),
      I2 => \y_2_reg_345_reg[5]_0\,
      I3 => DOADO(4),
      I4 => Q(3),
      I5 => \y_2_reg_345_reg[5]\(7),
      O => \z_28_reg_319_reg[4]\(3)
    );
\y_3_reg_350[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => Q(7),
      I2 => DOADO(6),
      I3 => Q(6),
      I4 => \y_2_reg_345_reg[5]\(6),
      O => q0_reg_5(0)
    );
\y_3_reg_350[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(1),
      I1 => Q(0),
      I2 => DOADO(0),
      I3 => Q(7),
      I4 => \y_2_reg_345_reg[5]\(7),
      O => q0_reg_5(1)
    );
\y_3_reg_350[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => DOADO(6),
      O => \^q0_reg_3\
    );
\y_3_reg_350[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => Q(5),
      I2 => DOADO(4),
      I3 => Q(4),
      I4 => \y_2_reg_345_reg[5]\(4),
      O => q0_reg_5(2)
    );
\y_3_reg_350[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => Q(6),
      I2 => DOADO(5),
      I3 => Q(5),
      I4 => \y_2_reg_345_reg[5]\(5),
      O => q0_reg_5(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s1_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R : entity is "clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R is
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "inst/clefia_s1_U/q1_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 7;
begin
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce1,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[433]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[393]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[377]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[417]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[433]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[431]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[407]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[375]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[431]_0\ : out STD_LOGIC;
    b_offset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[461]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    con128_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    con128_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R : entity is "clefia_ClefiaKeySet_con128_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R is
  signal \^ap_cs_fsm_reg[393]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[417]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[431]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[461]\ : STD_LOGIC;
  signal \q0_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_34__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_36__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_37__1_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/con128_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0_reg_i_14__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0_reg_i_16__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q0_reg_i_20__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0_reg_i_21__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0_reg_i_24__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0_reg_i_31__1\ : label is "soft_lutpair101";
begin
  \ap_CS_fsm_reg[393]\ <= \^ap_cs_fsm_reg[393]\;
  \ap_CS_fsm_reg[417]\ <= \^ap_cs_fsm_reg[417]\;
  \ap_CS_fsm_reg[431]_0\ <= \^ap_cs_fsm_reg[431]_0\;
  \ap_CS_fsm_reg[461]\ <= \^ap_cs_fsm_reg[461]\;
\add_ln124_23_reg_174[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \^ap_cs_fsm_reg[461]\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5",
      INIT_01 => X"0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073",
      INIT_02 => X"0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052",
      INIT_03 => X"00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A",
      INIT_04 => X"00FC00B400740027009600060055004B005100590099008A004D005D00B800E6",
      INIT_05 => X"003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9",
      INIT_06 => X"006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C",
      INIT_07 => X"00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051",
      INIT_08 => X"004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030",
      INIT_09 => X"007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042",
      INIT_0A => X"007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E",
      INIT_0B => X"00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D",
      INIT_0C => X"0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3",
      INIT_0D => X"0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A",
      INIT_0E => X"00A700B30073007C009800B00052001000E700570097003C0050003100B60050",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q0_reg_i_2__4_n_0\,
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con128_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => Q(16),
      I3 => Q(14),
      O => \^ap_cs_fsm_reg[431]_0\
    );
\q0_reg_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[417]\,
      I1 => Q(7),
      I2 => Q(9),
      I3 => Q(11),
      I4 => Q(13),
      O => \ap_CS_fsm_reg[377]\
    );
\q0_reg_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(10),
      I3 => Q(12),
      I4 => \^ap_cs_fsm_reg[431]_0\,
      O => \ap_CS_fsm_reg[375]\
    );
\q0_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      I2 => \q0_reg_i_32__1_n_0\,
      I3 => Q(5),
      I4 => Q(3),
      I5 => \^ap_cs_fsm_reg[393]\,
      O => \ap_CS_fsm_reg[433]\
    );
\q0_reg_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => \q0_reg_i_33__1_n_0\,
      I3 => Q(14),
      I4 => Q(16),
      O => \ap_CS_fsm_reg[431]\
    );
\q0_reg_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(21),
      I1 => \q0_reg_i_34__1_n_0\,
      O => \ap_CS_fsm_reg[433]_0\
    );
q0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF54"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => \q0_reg_i_35__0_n_0\,
      I3 => Q(16),
      I4 => Q(18),
      I5 => Q(20),
      O => \ap_CS_fsm_reg[407]\
    );
\q0_reg_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(17),
      I1 => Q(15),
      I2 => Q(21),
      I3 => Q(19),
      O => \^ap_cs_fsm_reg[417]\
    );
\q0_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      I2 => Q(28),
      I3 => \q0_reg_i_36__1_n_0\,
      I4 => Q(24),
      I5 => Q(25),
      O => b_offset(2)
    );
\q0_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(24),
      I3 => Q(25),
      I4 => \^ap_cs_fsm_reg[461]\,
      I5 => Q(28),
      O => b_offset(1)
    );
\q0_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFF1"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(24),
      I3 => Q(25),
      I4 => \^ap_cs_fsm_reg[461]\,
      I5 => Q(28),
      O => b_offset(0)
    );
\q0_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => con128_address0(0),
      I1 => q0_reg_0,
      O => \q0_reg_i_2__4_n_0\
    );
\q0_reg_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      O => \^ap_cs_fsm_reg[393]\
    );
\q0_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(15),
      I2 => Q(11),
      I3 => Q(13),
      I4 => Q(7),
      I5 => Q(9),
      O => \q0_reg_i_32__1_n_0\
    );
\q0_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(8),
      O => \q0_reg_i_33__1_n_0\
    );
\q0_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F1"
    )
        port map (
      I0 => \q0_reg_i_37__1_n_0\,
      I1 => Q(11),
      I2 => Q(13),
      I3 => Q(15),
      I4 => Q(17),
      I5 => Q(19),
      O => \q0_reg_i_34__1_n_0\
    );
\q0_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(8),
      I5 => Q(10),
      O => \q0_reg_i_35__0_n_0\
    );
\q0_reg_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \q0_reg_i_36__1_n_0\
    );
\q0_reg_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0D"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(9),
      O => \q0_reg_i_37__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[292]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[288]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[278]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[290]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[242]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[206]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[278]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[294]\ : out STD_LOGIC;
    b_offset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[216]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[280]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[232]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    con192_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    con192_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_1 : in STD_LOGIC;
    \q0_reg_i_16__1\ : in STD_LOGIC;
    \q0_reg_i_16__1_0\ : in STD_LOGIC;
    \q0_reg_i_16__1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R : entity is "clefia_ClefiaKeySet_con192_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R is
  signal \^ap_cs_fsm_reg[242]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[278]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[280]\ : STD_LOGIC;
  signal \q0_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_39__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_40_n_0 : STD_LOGIC;
  signal q0_reg_i_41_n_0 : STD_LOGIC;
  signal q0_reg_i_42_n_0 : STD_LOGIC;
  signal q0_reg_i_43_n_0 : STD_LOGIC;
  signal \q0_reg_i_44__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_45_n_0 : STD_LOGIC;
  signal q0_reg_i_46_n_0 : STD_LOGIC;
  signal q0_reg_i_47_n_0 : STD_LOGIC;
  signal q0_reg_i_48_n_0 : STD_LOGIC;
  signal \q0_reg_i_49__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_50_n_0 : STD_LOGIC;
  signal q0_reg_i_51_n_0 : STD_LOGIC;
  signal q0_reg_i_53_n_0 : STD_LOGIC;
  signal q0_reg_i_54_n_0 : STD_LOGIC;
  signal q0_reg_i_55_n_0 : STD_LOGIC;
  signal \q0_reg_i_56__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_57_n_0 : STD_LOGIC;
  signal \q0_reg_i_58__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_59_n_0 : STD_LOGIC;
  signal q0_reg_i_60_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/con192_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0_reg_i_18__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of q0_reg_i_33 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0_reg_i_38__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of q0_reg_i_41 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of q0_reg_i_46 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of q0_reg_i_54 : label is "soft_lutpair105";
begin
  \ap_CS_fsm_reg[242]\ <= \^ap_cs_fsm_reg[242]\;
  \ap_CS_fsm_reg[278]_0\ <= \^ap_cs_fsm_reg[278]_0\;
  \ap_CS_fsm_reg[280]\ <= \^ap_cs_fsm_reg[280]\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6",
      INIT_01 => X"0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015",
      INIT_02 => X"0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5",
      INIT_03 => X"0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073",
      INIT_04 => X"00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052",
      INIT_05 => X"009700B40074004C009600D000550020008700590099005C004C00F100B80030",
      INIT_06 => X"002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC",
      INIT_07 => X"0063007700B700B800110039009600D400C600EE002E001D00220072000F0071",
      INIT_08 => X"00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052",
      INIT_09 => X"004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030",
      INIT_0A => X"00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096",
      INIT_0B => X"008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001",
      INIT_0C => X"004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024",
      INIT_0D => X"00C6006900A9001D002C007300880071002400E3002300FF003900B600020093",
      INIT_0E => X"005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000",
      INIT_0F => X"00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A",
      INIT_10 => X"005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002",
      INIT_11 => X"00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E",
      INIT_12 => X"002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3",
      INIT_13 => X"00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2",
      INIT_14 => X"008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => sel(8),
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con192_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(32),
      I1 => Q(30),
      I2 => Q(36),
      I3 => Q(34),
      O => \^ap_cs_fsm_reg[280]\
    );
\q0_reg_i_18__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(37),
      I1 => Q(33),
      I2 => Q(35),
      I3 => Q(31),
      I4 => \^ap_cs_fsm_reg[242]\,
      O => \ap_CS_fsm_reg[294]\
    );
\q0_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[280]\,
      I1 => \q0_reg_i_38__0_n_0\,
      I2 => Q(16),
      I3 => Q(14),
      I4 => Q(20),
      I5 => Q(18),
      O => \ap_CS_fsm_reg[232]\
    );
\q0_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888808"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[278]_0\,
      I1 => \^ap_cs_fsm_reg[242]\,
      I2 => \q0_reg_i_39__0_n_0\,
      I3 => Q(7),
      I4 => Q(9),
      I5 => q0_reg_i_40_n_0,
      O => \ap_CS_fsm_reg[206]\
    );
\q0_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[280]\,
      I1 => q0_reg_i_41_n_0,
      I2 => q0_reg_i_42_n_0,
      I3 => Q(10),
      I4 => Q(12),
      I5 => \q0_reg_i_38__0_n_0\,
      O => \ap_CS_fsm_reg[216]\
    );
\q0_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDCCCC"
    )
        port map (
      I0 => q0_reg_i_43_n_0,
      I1 => Q(35),
      I2 => \^ap_cs_fsm_reg[242]\,
      I3 => \q0_reg_i_44__0_n_0\,
      I4 => q0_reg_i_45_n_0,
      I5 => Q(37),
      O => \ap_CS_fsm_reg[290]\
    );
q0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => Q(34),
      I1 => Q(36),
      I2 => q0_reg_0,
      I3 => q0_reg_i_46_n_0,
      I4 => Q(30),
      I5 => Q(32),
      O => \ap_CS_fsm_reg[288]\
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF10"
    )
        port map (
      I0 => Q(31),
      I1 => q0_reg_i_47_n_0,
      I2 => q0_reg_i_48_n_0,
      I3 => Q(33),
      I4 => Q(35),
      I5 => Q(37),
      O => \ap_CS_fsm_reg[278]\
    );
\q0_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => Q(36),
      I1 => \q0_reg_i_49__0_n_0\,
      I2 => q0_reg_i_50_n_0,
      I3 => q0_reg_i_51_n_0,
      O => \ap_CS_fsm_reg[292]\
    );
\q0_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => con192_address0(0),
      I1 => q0_reg_1,
      O => sel(8)
    );
q0_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      I2 => q0_reg_i_40_n_0,
      I3 => Q(17),
      I4 => Q(15),
      O => \^ap_cs_fsm_reg[242]\
    );
q0_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(31),
      I1 => Q(35),
      I2 => Q(33),
      I3 => Q(37),
      O => \^ap_cs_fsm_reg[278]_0\
    );
\q0_reg_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(44),
      I1 => Q(45),
      I2 => Q(42),
      I3 => Q(43),
      I4 => Q(46),
      O => b_offset(2)
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => Q(46),
      I1 => Q(39),
      I2 => Q(38),
      I3 => Q(41),
      I4 => Q(40),
      I5 => q0_reg_i_53_n_0,
      O => b_offset(1)
    );
\q0_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABBBA"
    )
        port map (
      I0 => \q0_reg_i_16__1\,
      I1 => Q(46),
      I2 => \q0_reg_i_16__1_0\,
      I3 => \q0_reg_i_16__1_1\,
      I4 => Q(42),
      I5 => Q(43),
      O => b_offset(0)
    );
\q0_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      I2 => Q(28),
      I3 => Q(26),
      O => \q0_reg_i_38__0_n_0\
    );
\q0_reg_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      O => \q0_reg_i_39__0_n_0\
    );
q0_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(29),
      I1 => Q(25),
      I2 => Q(27),
      I3 => Q(23),
      O => q0_reg_i_40_n_0
    );
q0_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(14),
      I2 => Q(20),
      I3 => Q(18),
      O => q0_reg_i_41_n_0
    );
q0_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      O => q0_reg_i_42_n_0
    );
q0_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0504050405040505"
    )
        port map (
      I0 => Q(29),
      I1 => Q(25),
      I2 => Q(27),
      I3 => Q(23),
      I4 => Q(19),
      I5 => Q(21),
      O => q0_reg_i_43_n_0
    );
\q0_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => Q(7),
      I3 => Q(9),
      I4 => Q(3),
      I5 => Q(5),
      O => \q0_reg_i_44__0_n_0\
    );
q0_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(33),
      I1 => Q(35),
      I2 => Q(31),
      O => q0_reg_i_45_n_0
    );
q0_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => q0_reg_i_54_n_0,
      I3 => Q(28),
      I4 => Q(26),
      O => q0_reg_i_46_n_0
    );
q0_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FFF2"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      I2 => Q(23),
      I3 => Q(27),
      I4 => Q(25),
      I5 => Q(29),
      O => q0_reg_i_47_n_0
    );
q0_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF0F4"
    )
        port map (
      I0 => Q(11),
      I1 => q0_reg_i_55_n_0,
      I2 => Q(17),
      I3 => Q(15),
      I4 => Q(13),
      I5 => \q0_reg_i_56__0_n_0\,
      O => q0_reg_i_48_n_0
    );
\q0_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4F4"
    )
        port map (
      I0 => Q(32),
      I1 => Q(30),
      I2 => Q(34),
      I3 => Q(28),
      I4 => Q(26),
      O => \q0_reg_i_49__0_n_0\
    );
q0_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA88A8"
    )
        port map (
      I0 => q0_reg_i_57_n_0,
      I1 => \q0_reg_i_58__0_n_0\,
      I2 => Q(8),
      I3 => Q(10),
      I4 => Q(12),
      O => q0_reg_i_50_n_0
    );
q0_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => q0_reg_i_59_n_0,
      I1 => Q(22),
      I2 => Q(20),
      I3 => Q(18),
      I4 => Q(16),
      O => q0_reg_i_51_n_0
    );
q0_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => Q(45),
      I3 => Q(44),
      O => q0_reg_i_53_n_0
    );
q0_reg_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => q0_reg_i_60_n_0,
      I3 => Q(14),
      I4 => Q(16),
      O => q0_reg_i_54_n_0
    );
q0_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(9),
      O => q0_reg_i_55_n_0
    );
\q0_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(27),
      I2 => Q(25),
      I3 => Q(29),
      I4 => Q(21),
      I5 => Q(19),
      O => \q0_reg_i_56__0_n_0\
    );
q0_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(18),
      I1 => Q(22),
      I2 => Q(14),
      O => q0_reg_i_57_n_0
    );
\q0_reg_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(10),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(0),
      O => \q0_reg_i_58__0_n_0\
    );
q0_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(32),
      I2 => Q(28),
      O => q0_reg_i_59_n_0
    );
q0_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(2),
      I5 => Q(4),
      O => q0_reg_i_60_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[169]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[91]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[99]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[101]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[115]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[55]\ : out STD_LOGIC;
    b_offset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[117]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[65]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[105]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[69]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    con256_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 48 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    \q0_reg_i_17__0\ : in STD_LOGIC;
    \q0_reg_i_17__0_0\ : in STD_LOGIC;
    con256_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R : entity is "clefia_ClefiaKeySet_con256_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R is
  signal \^ap_cs_fsm_reg[105]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[115]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[169]\ : STD_LOGIC;
  signal \q0_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_43__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_44_n_0 : STD_LOGIC;
  signal \q0_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_51__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_52_n_0 : STD_LOGIC;
  signal \q0_reg_i_53__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_55__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_56_n_0 : STD_LOGIC;
  signal \q0_reg_i_57__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_58_n_0 : STD_LOGIC;
  signal \q0_reg_i_59__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_60__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_61_n_0 : STD_LOGIC;
  signal q0_reg_i_62_n_0 : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet_fu_347/con256_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0_reg_i_40__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0_reg_i_41__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of q0_reg_i_44 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q0_reg_i_45__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q0_reg_i_47__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0_reg_i_48__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q0_reg_i_54__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of q0_reg_i_62 : label is "soft_lutpair110";
begin
  \ap_CS_fsm_reg[105]\ <= \^ap_cs_fsm_reg[105]\;
  \ap_CS_fsm_reg[115]\ <= \^ap_cs_fsm_reg[115]\;
  \ap_CS_fsm_reg[169]\ <= \^ap_cs_fsm_reg[169]\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"005A00E000200081003F004A000100ED00B500C00000006E007E009400210002",
      INIT_01 => X"001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A",
      INIT_02 => X"000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC",
      INIT_03 => X"00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5",
      INIT_04 => X"008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009",
      INIT_05 => X"002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2",
      INIT_06 => X"00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6",
      INIT_07 => X"0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9",
      INIT_08 => X"00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078",
      INIT_09 => X"00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE",
      INIT_0A => X"0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F",
      INIT_0B => X"009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023",
      INIT_0C => X"009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C",
      INIT_0D => X"0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F",
      INIT_0E => X"0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB",
      INIT_0F => X"00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4",
      INIT_10 => X"00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067",
      INIT_11 => X"0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D",
      INIT_12 => X"007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041",
      INIT_13 => X"001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A",
      INIT_14 => X"00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8",
      INIT_15 => X"003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE",
      INIT_16 => X"00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => \q0_reg_i_2__2_n_0\,
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con256_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(36),
      I1 => Q(32),
      I2 => Q(34),
      I3 => Q(30),
      O => \^ap_cs_fsm_reg[115]\
    );
\q0_reg_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[105]\,
      I1 => \q0_reg_i_40__0_n_0\,
      I2 => Q(21),
      I3 => Q(19),
      I4 => Q(15),
      I5 => Q(17),
      O => \ap_CS_fsm_reg[69]\
    );
\q0_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[115]\,
      I1 => \q0_reg_i_41__0_n_0\,
      I2 => Q(16),
      I3 => Q(14),
      I4 => Q(20),
      I5 => Q(18),
      O => \ap_CS_fsm_reg[55]\
    );
\q0_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[105]\,
      I1 => \q0_reg_i_42__0_n_0\,
      I2 => \q0_reg_i_43__0_n_0\,
      I3 => Q(19),
      I4 => Q(21),
      I5 => \q0_reg_i_40__0_n_0\,
      O => \ap_CS_fsm_reg[65]\
    );
\q0_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888808AAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[115]\,
      I1 => q0_reg_i_44_n_0,
      I2 => \q0_reg_i_45__0_n_0\,
      I3 => Q(10),
      I4 => Q(12),
      I5 => \q0_reg_i_41__0_n_0\,
      O => \ap_CS_fsm_reg[39]\
    );
\q0_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => Q(37),
      I1 => Q(35),
      I2 => \q0_reg_i_46__0_n_0\,
      I3 => \q0_reg_i_47__0_n_0\,
      I4 => Q(31),
      I5 => Q(33),
      O => \ap_CS_fsm_reg[117]\
    );
\q0_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \q0_reg_i_48__0_n_0\,
      I1 => Q(30),
      I2 => Q(32),
      I3 => Q(34),
      I4 => q0_reg_0,
      I5 => Q(36),
      O => \ap_CS_fsm_reg[99]\
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => con256_address0(0),
      I1 => q0_reg_1,
      O => \q0_reg_i_2__2_n_0\
    );
q0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF10"
    )
        port map (
      I0 => Q(31),
      I1 => \q0_reg_i_51__0_n_0\,
      I2 => q0_reg_i_52_n_0,
      I3 => Q(33),
      I4 => Q(35),
      I5 => Q(37),
      O => \ap_CS_fsm_reg[101]\
    );
\q0_reg_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(33),
      I1 => Q(31),
      I2 => Q(37),
      I3 => Q(35),
      O => \^ap_cs_fsm_reg[105]\
    );
q0_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[169]\,
      I1 => Q(42),
      I2 => Q(43),
      I3 => Q(44),
      I4 => Q(45),
      O => b_offset(2)
    );
\q0_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFFFD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[169]\,
      I1 => Q(41),
      I2 => Q(40),
      I3 => Q(39),
      I4 => Q(38),
      I5 => \q0_reg_i_17__0_0\,
      O => b_offset(1)
    );
q0_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000FE"
    )
        port map (
      I0 => \q0_reg_i_17__0\,
      I1 => Q(44),
      I2 => Q(45),
      I3 => Q(47),
      I4 => Q(46),
      I5 => Q(48),
      O => b_offset(0)
    );
\q0_reg_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => Q(25),
      I3 => Q(23),
      O => \q0_reg_i_40__0_n_0\
    );
\q0_reg_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      I2 => Q(28),
      I3 => Q(26),
      O => \q0_reg_i_41__0_n_0\
    );
\q0_reg_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(13),
      I3 => Q(11),
      O => \q0_reg_i_42__0_n_0\
    );
\q0_reg_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      I1 => Q(17),
      O => \q0_reg_i_43__0_n_0\
    );
q0_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(14),
      I2 => Q(20),
      I3 => Q(18),
      O => q0_reg_i_44_n_0
    );
\q0_reg_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      O => \q0_reg_i_45__0_n_0\
    );
\q0_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => Q(25),
      I1 => Q(23),
      I2 => \q0_reg_i_43__0_n_0\,
      I3 => \q0_reg_i_53__0_n_0\,
      I4 => Q(19),
      I5 => Q(21),
      O => \q0_reg_i_46__0_n_0\
    );
\q0_reg_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(27),
      I1 => Q(29),
      O => \q0_reg_i_47__0_n_0\
    );
\q0_reg_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => \q0_reg_i_54__0_n_0\,
      I3 => Q(28),
      I4 => Q(26),
      O => \q0_reg_i_48__0_n_0\
    );
q0_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => \q0_reg_i_55__0_n_0\,
      I1 => Q(28),
      I2 => q0_reg_i_56_n_0,
      I3 => \q0_reg_i_57__0_n_0\,
      I4 => Q(34),
      I5 => q0_reg_0,
      O => \ap_CS_fsm_reg[91]\
    );
\q0_reg_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(48),
      I1 => Q(47),
      I2 => Q(46),
      O => \^ap_cs_fsm_reg[169]\
    );
\q0_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444544"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => Q(25),
      I3 => Q(23),
      I4 => Q(21),
      I5 => Q(19),
      O => \q0_reg_i_51__0_n_0\
    );
q0_reg_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => q0_reg_i_58_n_0,
      I1 => \q0_reg_i_40__0_n_0\,
      I2 => Q(21),
      I3 => Q(19),
      I4 => Q(17),
      O => q0_reg_i_52_n_0
    );
\q0_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(7),
      I5 => Q(9),
      O => \q0_reg_i_53__0_n_0\
    );
\q0_reg_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => \q0_reg_i_59__0_n_0\,
      I3 => Q(14),
      I4 => Q(16),
      O => \q0_reg_i_54__0_n_0\
    );
\q0_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \q0_reg_i_60__0_n_0\,
      I1 => Q(14),
      I2 => Q(22),
      I3 => Q(18),
      I4 => Q(10),
      I5 => Q(12),
      O => \q0_reg_i_55__0_n_0\
    );
q0_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3302"
    )
        port map (
      I0 => Q(16),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(20),
      I4 => Q(32),
      I5 => Q(24),
      O => q0_reg_i_56_n_0
    );
\q0_reg_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => Q(26),
      I1 => Q(28),
      I2 => Q(30),
      I3 => Q(32),
      O => \q0_reg_i_57__0_n_0\
    );
q0_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFDD"
    )
        port map (
      I0 => q0_reg_i_61_n_0,
      I1 => Q(13),
      I2 => Q(11),
      I3 => Q(9),
      I4 => Q(15),
      O => q0_reg_i_58_n_0
    );
\q0_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(8),
      O => \q0_reg_i_59__0_n_0\
    );
\q0_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFFFFBA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(12),
      I4 => q0_reg_i_62_n_0,
      I5 => Q(6),
      O => \q0_reg_i_60__0_n_0\
    );
q0_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEEEFF"
    )
        port map (
      I0 => Q(11),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(1),
      O => q0_reg_i_61_n_0
    );
q0_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(10),
      O => q0_reg_i_62_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[236]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[238]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    fin_2_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W : entity is "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[238]\ : STD_LOGIC;
  signal \bytelen_offset_cast_reg_145[4]_i_5_n_0\ : STD_LOGIC;
  signal \q00__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_31_0_0_i_16__3_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "fin_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  \ap_CS_fsm_reg[238]\ <= \^ap_cs_fsm_reg[238]\;
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\bytelen_offset_cast_reg_145[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(13),
      I2 => Q(3),
      I3 => \bytelen_offset_cast_reg_145[4]_i_5_n_0\,
      O => \^ap_cs_fsm_reg[238]\
    );
\bytelen_offset_cast_reg_145[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(15),
      I4 => Q(7),
      I5 => Q(17),
      O => \bytelen_offset_cast_reg_145[4]_i_5_n_0\
    );
\dst_03_fu_50[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => DOADO(0),
      O => D(0)
    );
\dst_03_fu_50[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => DOADO(1),
      O => D(1)
    );
\dst_03_fu_50[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => DOADO(2),
      O => D(2)
    );
\dst_03_fu_50[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => DOADO(3),
      O => D(3)
    );
\dst_03_fu_50[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => DOADO(4),
      O => D(4)
    );
\dst_03_fu_50[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => DOADO(5),
      O => D(5)
    );
\dst_03_fu_50[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => DOADO(6),
      O => D(6)
    );
\dst_03_fu_50[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => DOADO(7),
      O => D(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__0\(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(0),
      O => \q00__0\(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_31_0_0_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(12),
      I4 => Q(14),
      I5 => Q(16),
      O => \ram_reg_0_31_0_0_i_16__3_n_0\
    );
\ram_reg_0_31_0_0_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_16__3_n_0\,
      I1 => Q(8),
      I2 => Q(10),
      I3 => Q(0),
      I4 => \^ap_cs_fsm_reg[238]\,
      O => \ap_CS_fsm_reg[236]\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(1),
      O => \q00__0\(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(2),
      O => \q00__0\(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(3),
      O => \q00__0\(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(4),
      O => \q00__0\(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(5),
      O => \q00__0\(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(6),
      O => \q00__0\(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_2_address0(0),
      A1 => fin_2_address0(1),
      A2 => fin_2_address0(2),
      A3 => fin_2_address0(3),
      A4 => fin_2_address0(4),
      D => d0(7),
      O => \q00__0\(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7 is
  port (
    \ap_CS_fsm_reg[59]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    fin_3_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7 : entity is "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[7]_i_6_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "fin_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\dst_03_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => DOADO(0),
      O => D(0)
    );
\dst_03_fu_50[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => DOADO(1),
      O => D(1)
    );
\dst_03_fu_50[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => DOADO(2),
      O => D(2)
    );
\dst_03_fu_50[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => DOADO(3),
      O => D(3)
    );
\dst_03_fu_50[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => DOADO(4),
      O => D(4)
    );
\dst_03_fu_50[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => DOADO(5),
      O => D(5)
    );
\dst_03_fu_50[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => DOADO(6),
      O => D(6)
    );
\dst_03_fu_50[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => DOADO(7),
      O => D(7)
    );
\q0[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0[7]_i_6_n_0\,
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      O => \ap_CS_fsm_reg[59]\
    );
\q0[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(8),
      I4 => Q(1),
      I5 => Q(3),
      O => \q0[7]_i_6_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fin_3_address0(0),
      A1 => fin_3_address0(1),
      A2 => fin_3_address0(2),
      A3 => fin_3_address0(3),
      A4 => fin_3_address0(4),
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8 is
  port (
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[240]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[220]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[230]\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC;
    lk_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_fu_702_dst_offset1 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    fout_2_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8 : entity is "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[220]\ : STD_LOGIC;
  signal \q00__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_i_28__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_29_n_0 : STD_LOGIC;
  signal \q0_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_52__0_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "fout_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \ap_CS_fsm_reg[220]\ <= \^ap_cs_fsm_reg[220]\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\add_ln162_reg_397[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg(17),
      I1 => ram_reg(14),
      I2 => ram_reg(20),
      I3 => ram_reg(23),
      I4 => ram_reg(8),
      I5 => ram_reg(35),
      O => \^ap_cs_fsm_reg[220]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__2\(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_dst_offset1,
      I1 => \q0_reg_i_28__0_n_0\,
      I2 => ram_reg(19),
      I3 => ram_reg(7),
      I4 => ram_reg(22),
      I5 => ram_reg(16),
      O => \ap_CS_fsm_reg[230]\
    );
\q0_reg_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => q0_reg_i_29_n_0,
      I1 => \q0_reg_i_30__0_n_0\,
      I2 => ram_reg(21),
      I3 => ram_reg(24),
      I4 => ram_reg(18),
      O => \ap_CS_fsm_reg[240]\
    );
\q0_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg(28),
      I1 => ram_reg(25),
      I2 => ram_reg(31),
      I3 => ram_reg(34),
      I4 => ram_reg(10),
      I5 => ram_reg(13),
      O => \q0_reg_i_28__0_n_0\
    );
q0_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg(29),
      I1 => ram_reg(32),
      I2 => ram_reg(26),
      I3 => \^ap_cs_fsm_reg[220]\,
      O => q0_reg_i_29_n_0
    );
\q0_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ram_reg(6),
      I1 => ram_reg(27),
      I2 => ram_reg(30),
      I3 => ram_reg(33),
      I4 => \q0_reg_i_52__0_n_0\,
      O => \q0_reg_i_30__0_n_0\
    );
\q0_reg_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg(11),
      I1 => ram_reg(9),
      I2 => ram_reg(15),
      I3 => ram_reg(12),
      O => \q0_reg_i_52__0_n_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(0),
      O => \q00__2\(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_0_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg(36),
      I2 => q0(0),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(0),
      O => \^q0_reg[0]_0\
    );
\ram_reg_0_31_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(0),
      O => d0(0)
    );
\ram_reg_0_31_0_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(0),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(0),
      O => \q0_reg[7]_1\(0)
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(1),
      O => \q00__2\(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_1_1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(1),
      O => d0(1)
    );
\ram_reg_0_31_1_1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(1),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(1),
      O => \q0_reg[7]_1\(1)
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(2),
      O => \q00__2\(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_2_2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(2),
      O => d0(2)
    );
\ram_reg_0_31_2_2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(2),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(2),
      O => \q0_reg[7]_1\(2)
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(3),
      O => \q00__2\(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_3_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(3),
      O => d0(3)
    );
\ram_reg_0_31_3_3_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(3),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(3),
      O => \q0_reg[7]_1\(3)
    );
\ram_reg_0_31_3_3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg(36),
      I2 => q0(3),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(3),
      O => \^q0_reg[3]_0\
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(4),
      O => \q00__2\(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_4_4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(4),
      O => d0(4)
    );
\ram_reg_0_31_4_4_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(4),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(4),
      O => \q0_reg[7]_1\(4)
    );
\ram_reg_0_31_4_4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg(36),
      I2 => q0(4),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(4),
      O => \^q0_reg[4]_0\
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(5),
      O => \q00__2\(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_5_5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(5),
      O => d0(5)
    );
\ram_reg_0_31_5_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(5),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(5),
      O => \q0_reg[7]_1\(5)
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(6),
      O => \q00__2\(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_6_6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(6),
      O => d0(6)
    );
\ram_reg_0_31_6_6_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(6),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(6),
      O => \q0_reg[7]_1\(6)
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_2_address0(0),
      A1 => fout_2_address0(1),
      A2 => fout_2_address0(2),
      A3 => fout_2_address0(3),
      A4 => fout_2_address0(4),
      D => \q0_reg[7]_3\(7),
      O => \q00__2\(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_31_7_7_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => \q1_reg[0]\,
      I2 => lk_d0(7),
      O => d0(7)
    );
\ram_reg_0_31_7_7_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \q0_reg[0]_1\,
      I2 => DOBDO(7),
      I3 => ram_reg(5),
      I4 => \q0_reg[7]_2\(7),
      O => \q0_reg[7]_1\(7)
    );
\ram_reg_0_31_7_7_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_reg(36),
      I2 => q0(7),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(7),
      O => \^q0_reg[7]_0\
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ram_reg(4),
      I1 => ram_reg(3),
      I2 => ram_reg(1),
      I3 => ram_reg(2),
      I4 => \^q0_reg[6]_0\,
      O => DIBDI(3)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEFCCEE"
    )
        port map (
      I0 => ram_reg(2),
      I1 => ram_reg(4),
      I2 => ram_reg(1),
      I3 => ram_reg(3),
      I4 => \^q0_reg[5]_0\,
      O => DIBDI(2)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => ram_reg(4),
      I1 => ram_reg(3),
      I2 => ram_reg(1),
      I3 => ram_reg(2),
      I4 => \^q0_reg[2]_0\,
      O => DIBDI(1)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEFCCEE"
    )
        port map (
      I0 => ram_reg(2),
      I1 => ram_reg(4),
      I2 => ram_reg(1),
      I3 => ram_reg(3),
      I4 => \^q0_reg[1]_0\,
      O => DIBDI(0)
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_reg(36),
      I2 => q0(6),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(6),
      O => \^q0_reg[6]_0\
    );
ram_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg(36),
      I2 => q0(5),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(5),
      O => \^q0_reg[5]_0\
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg(36),
      I2 => q0(2),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(2),
      O => \^q0_reg[2]_0\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg(36),
      I2 => q0(1),
      I3 => ram_reg(0),
      I4 => \q0_reg[7]_2\(1),
      O => \^q0_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9 is
  port (
    \ap_CS_fsm_reg[65]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[87]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_1_fu_543_dst_offset1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_dst_offset1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    fout_3_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9 : entity is "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9 is
  signal \q00__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_i_28_n_0 : STD_LOGIC;
  signal \q0_reg_i_29__0_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "fout_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__1\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q0_reg_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_dst_offset1,
      I1 => q0_reg_i_28_n_0,
      I2 => Q(11),
      I3 => Q(1),
      I4 => Q(9),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[65]\
    );
\q0_reg_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_dst_offset1,
      I1 => \q0_reg_i_29__0_n_0\,
      I2 => Q(14),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[87]\
    );
q0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      I2 => Q(13),
      I3 => Q(15),
      I4 => Q(5),
      I5 => Q(7),
      O => q0_reg_i_28_n_0
    );
\q0_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(16),
      I3 => Q(18),
      I4 => Q(10),
      I5 => Q(12),
      O => \q0_reg_i_29__0_n_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(0),
      O => \q00__1\(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(1),
      O => \q00__1\(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(2),
      O => \q00__1\(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(3),
      O => \q00__1\(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(4),
      O => \q00__1\(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(5),
      O => \q00__1\(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(6),
      O => \q00__1\(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1S
     port map (
      A0 => fout_3_address0(0),
      A1 => fout_3_address0(1),
      A2 => fout_3_address0(2),
      A3 => fout_3_address0(3),
      A4 => fout_3_address0(4),
      D => d0(7),
      O => \q00__1\(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[379]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[423]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteCpy_119_fu_827_src_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__5\ : in STD_LOGIC;
    fin_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W : entity is "clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W is
  signal \q00__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_26__1_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\dst_03_fu_50[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => DOADO(0),
      O => D(0)
    );
\dst_03_fu_50[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => DOADO(1),
      O => D(1)
    );
\dst_03_fu_50[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => DOADO(2),
      O => D(2)
    );
\dst_03_fu_50[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => DOADO(3),
      O => D(3)
    );
\dst_03_fu_50[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => DOADO(4),
      O => D(4)
    );
\dst_03_fu_50[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => DOADO(5),
      O => D(5)
    );
\dst_03_fu_50[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => DOADO(6),
      O => D(6)
    );
\dst_03_fu_50[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => DOADO(7),
      O => D(7)
    );
\q0[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_src_offset(0),
      I1 => \q0[7]_i_6__0_n_0\,
      I2 => Q(9),
      I3 => Q(11),
      I4 => Q(7),
      O => \ap_CS_fsm_reg[379]\
    );
\q0[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(17),
      I2 => Q(13),
      I3 => Q(21),
      I4 => \q0[7]_i_7_n_0\,
      O => \q0[7]_i_6__0_n_0\
    );
\q0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(1),
      I2 => Q(15),
      I3 => Q(5),
      O => \q0[7]_i_7_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__5\(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
\q0_reg_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \q0_reg_i_25__0_n_0\,
      I1 => \q0_reg_i_26__1_n_0\,
      I2 => Q(20),
      I3 => Q(16),
      I4 => Q(6),
      I5 => Q(4),
      O => \ap_CS_fsm_reg[423]\
    );
\q0_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => Q(10),
      I3 => Q(8),
      O => \q0_reg_i_25__0_n_0\
    );
\q0_reg_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(22),
      I3 => Q(18),
      O => \q0_reg_i_26__1_n_0\
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(0),
      O => \q00__5\(0),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(1),
      O => \q00__5\(1),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(2),
      O => \q00__5\(2),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(3),
      O => \q00__5\(3),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(4),
      O => \q00__5\(4),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(5),
      O => \q00__5\(5),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(6),
      O => \q00__5\(6),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fin_address0(0),
      A1 => fin_address0(1),
      A2 => fin_address0(2),
      A3 => fin_address0(3),
      A4 => '0',
      D => d0(7),
      O => \q00__5\(7),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10 is
  port (
    \ap_CS_fsm_reg[385]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    lk_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__6\ : in STD_LOGIC;
    fout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10 : entity is "clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10 is
  signal \q00__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_23__1_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q00__6\(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
\q0_reg_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg_i_23__1_n_0\,
      I5 => q0_reg,
      O => \ap_CS_fsm_reg[385]\
    );
\q0_reg_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(7),
      I3 => Q(6),
      O => \q0_reg_i_23__1_n_0\
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(0),
      O => \q00__6\(0),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(0),
      O => d0(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(1),
      O => \q00__6\(1),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(1),
      O => d0(1)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(2),
      O => \q00__6\(2),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(2),
      O => d0(2)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(3),
      O => \q00__6\(3),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(3),
      O => d0(3)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(4),
      O => \q00__6\(4),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(4),
      O => d0(4)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(5),
      O => \q00__6\(5),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(5),
      O => d0(5)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(6),
      O => \q00__6\(6),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(6),
      O => d0(6)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => fout_address0(0),
      A1 => fout_address0(1),
      A2 => fout_address0(2),
      A3 => fout_address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(7),
      O => \q00__6\(7),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => \q1_reg[0]\,
      I2 => lk_d0(7),
      O => d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[439]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[451]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__7\ : in STD_LOGIC;
    lk_2_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDoubleSwap_fu_877_lk_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W : entity is "clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[451]\ : STD_LOGIC;
  signal \q00__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q10__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "lk_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \ap_CS_fsm_reg[451]\ <= \^ap_cs_fsm_reg[451]\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__7\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[451]\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(2),
      I5 => Q(4),
      O => \ap_CS_fsm_reg[439]\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(4),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(5),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(6),
      Q => \q1_reg[7]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__1\(7),
      Q => \q1_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => \q10__1\(0),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(0),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => \q10__1\(1),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(1),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => \q10__1\(2),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(2),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => \q10__1\(3),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(3),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => \q10__1\(4),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(4),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => \q10__1\(5),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(5),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => \q10__1\(6),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(6),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => lk_2_address0(0),
      A1 => lk_2_address0(1),
      A2 => lk_2_address0(2),
      A3 => lk_2_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => \q10__1\(7),
      DPRA0 => grp_ClefiaDoubleSwap_fu_877_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_fu_877_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_fu_877_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_fu_877_lk_address1(3),
      DPRA4 => '0',
      SPO => \q00__7\(7),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(7),
      I3 => Q(5),
      O => \^ap_cs_fsm_reg[451]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W is
  port (
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__4\ : in STD_LOGIC;
    lk_1_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W : entity is "clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W is
  signal \^grp_clefiadoubleswap_1_fu_637_lk_offset1\ : STD_LOGIC;
  signal \q00__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q10__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_31_0_0_i_21__1_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "lk_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 <= \^grp_clefiadoubleswap_1_fu_637_lk_offset1\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__4\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(4),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(5),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(6),
      Q => \q1_reg[7]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q10__0\(7),
      Q => \q1_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(0),
      DPO => \q10__0\(0),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(0),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
\ram_reg_0_31_0_0_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \q1_reg[7]_1\,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => \ram_reg_0_31_0_0_i_21__1_n_0\,
      O => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\
    );
\ram_reg_0_31_0_0_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(1),
      O => \ram_reg_0_31_0_0_i_21__1_n_0\
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(1),
      DPO => \q10__0\(1),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(1),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(2),
      DPO => \q10__0\(2),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(2),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(3),
      DPO => \q10__0\(3),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(3),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(4),
      DPO => \q10__0\(4),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(4),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(5),
      DPO => \q10__0\(5),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(5),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(6),
      DPO => \q10__0\(6),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(6),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_1_address0(0),
      A1 => lk_1_address0(1),
      A2 => lk_1_address0(2),
      A3 => lk_1_address0(3),
      A4 => lk_1_address0(4),
      D => d0(7),
      DPO => \q10__0\(7),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => \^grp_clefiadoubleswap_1_fu_637_lk_offset1\,
      SPO => \q00__4\(7),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13 is
  port (
    DIBDI : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[123]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ByteXor_113_fu_597_a_offset1 : out STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \trunc_ln259_reg_889_reg[0]\ : in STD_LOGIC;
    \tmp_8_reg_804_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13 : entity is "clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_clefiadoubleswap_1_fu_637_lk_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_clefiadoubleswap_1_fu_637_lk_q1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q00__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \^q1_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q1_reg_n_0_[1]\ : STD_LOGIC;
  signal \q1_reg_n_0_[2]\ : STD_LOGIC;
  signal \q1_reg_n_0_[3]\ : STD_LOGIC;
  signal \q1_reg_n_0_[4]\ : STD_LOGIC;
  signal \q1_reg_n_0_[5]\ : STD_LOGIC;
  signal \q1_reg_n_0_[6]\ : STD_LOGIC;
  signal ram_reg_i_64_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_35__0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[0]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[3]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[4]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[5]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \tmp_8_reg_804[6]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \trunc_ln246_reg_789[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[1]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[3]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[4]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \trunc_ln261_reg_904[6]_i_1\ : label is "soft_lutpair462";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0) <= \^grp_clefiadoubleswap_1_fu_637_lk_q0\(7 downto 0);
  grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0) <= \^grp_clefiadoubleswap_1_fu_637_lk_q1\(7 downto 0);
  \q1_reg[7]_0\(1 downto 0) <= \^q1_reg[7]_0\(1 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_2\(0),
      D => \q00__3\(7),
      Q => \^q\(7),
      R => '0'
    );
\q1[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q1[7]_i_3__0_n_0\,
      I2 => \ram_reg_0_31_0_0_i_7__2\(0),
      I3 => \ram_reg_0_31_0_0_i_7__2\(4),
      I4 => \ram_reg_0_31_0_0_i_7__2\(8),
      I5 => \q0_reg[7]_1\,
      O => \ap_CS_fsm_reg[123]\
    );
\q1[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__2\(6),
      I1 => \ram_reg_0_31_0_0_i_7__2\(10),
      I2 => \ram_reg_0_31_0_0_i_7__2\(2),
      O => \q1[7]_i_3__0_n_0\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \q1_reg_n_0_[1]\,
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \q1_reg_n_0_[2]\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \q1_reg_n_0_[3]\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \q1_reg_n_0_[4]\,
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \q1_reg_n_0_[5]\,
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \q1_reg_n_0_[6]\,
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \^q1_reg[7]_0\(1),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(0),
      DPO => q10(0),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_31_0_0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_7__2\(1),
      I1 => \ram_reg_0_31_0_0_i_7__2\(3),
      I2 => \ram_reg_0_31_0_0_i_7__2\(9),
      I3 => \ram_reg_0_31_0_0_i_7__2\(11),
      I4 => \ram_reg_0_31_0_0_i_7__2\(7),
      I5 => \ram_reg_0_31_0_0_i_7__2\(5),
      O => grp_ByteXor_113_fu_597_a_offset1
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(1),
      DPO => q10(1),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(2),
      DPO => q10(2),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(3),
      DPO => q10(3),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(4),
      DPO => q10(4),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(5),
      DPO => q10(5),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(6),
      DPO => q10(6),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(7),
      DPO => q10(7),
      DPRA0 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0),
      DPRA1 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(1),
      DPRA2 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(2),
      DPRA3 => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3),
      DPRA4 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      SPO => \q00__3\(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_i_64_n_0,
      I1 => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(7),
      I2 => ram_reg(1),
      I3 => ram_reg(2),
      I4 => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(7),
      O => DIBDI(0)
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1_reg[7]_0\(1),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(7),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(7)
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF47FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(1),
      I3 => ram_reg_1,
      I4 => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(1),
      I5 => ram_reg_2,
      O => \q0_reg[1]_0\
    );
ram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F505C505F535F"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(7),
      I1 => ram_reg(0),
      I2 => ram_reg_0,
      I3 => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(1),
      I4 => ram_reg_1,
      I5 => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(1),
      O => ram_reg_i_64_n_0
    );
\tmp_8_reg_804[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(1),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(1)
    );
\tmp_8_reg_804[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(2),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(2)
    );
\tmp_8_reg_804[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(3),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(3)
    );
\tmp_8_reg_804[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(4),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(4)
    );
\tmp_8_reg_804[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(5),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(5)
    );
\tmp_8_reg_804[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(6),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(6)
    );
\tmp_8_reg_804[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(7),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(7)
    );
\trunc_ln246_reg_789[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => \tmp_8_reg_804_reg[6]\(0),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q0\(0)
    );
\trunc_ln261_reg_904[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1_reg[7]_0\(0),
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(0),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(0)
    );
\trunc_ln261_reg_904[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(1),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(1)
    );
\trunc_ln261_reg_904[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(2),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(2)
    );
\trunc_ln261_reg_904[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(3),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(3)
    );
\trunc_ln261_reg_904[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(4),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(4)
    );
\trunc_ln261_reg_904[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(5),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(5)
    );
\trunc_ln261_reg_904[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => \trunc_ln259_reg_889_reg[0]\,
      I2 => ram_reg_3(6),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_q1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[336]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[174]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[340]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    skey256_ce1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_31_7_7_i_1__3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W : entity is "clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[174]\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_8__4_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_1_1_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_2_2_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_3_3_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_4_4_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_5_5_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_6_6_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_7_7_i_2_n_0 : STD_LOGIC;
  signal skey256_address1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal skey256_d1 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet_fu_347/skey256_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__4\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of ram_reg_0_31_1_1_i_2 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of ram_reg_0_31_2_2_i_2 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of ram_reg_0_31_3_3_i_2 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of ram_reg_0_31_4_4_i_2 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of ram_reg_0_31_5_5_i_2 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of ram_reg_0_31_6_6_i_2 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of ram_reg_0_31_7_7_i_2 : label is "soft_lutpair468";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[174]\ <= \^ap_cs_fsm_reg[174]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8) => skey256_address1(4),
      ADDRARDADDR(7 downto 4) => ram_reg_1(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 7) => B"000000000",
      DIADI(6 downto 5) => skey256_d1(6 downto 5),
      DIADI(4 downto 3) => B"00",
      DIADI(2 downto 1) => skey256_d1(6 downto 5),
      DIADI(0) => '0',
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => skey256_ce1,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => skey256_address1(4),
      WEA(0) => skey256_address1(4),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_0_31_0_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_8__4_n_0\,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(0),
      O => d0(0)
    );
\ram_reg_0_31_0_0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(0),
      O => \ram_reg_0_31_0_0_i_8__4_n_0\
    );
\ram_reg_0_31_1_1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_1_1_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(1),
      O => d0(1)
    );
ram_reg_0_31_1_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(1),
      O => ram_reg_0_31_1_1_i_2_n_0
    );
\ram_reg_0_31_2_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_2_2_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(2),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(2),
      O => d0(2)
    );
ram_reg_0_31_2_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(2),
      O => ram_reg_0_31_2_2_i_2_n_0
    );
\ram_reg_0_31_3_3_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_3_3_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(3),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(3),
      O => d0(3)
    );
ram_reg_0_31_3_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(3),
      O => ram_reg_0_31_3_3_i_2_n_0
    );
\ram_reg_0_31_4_4_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_4_4_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(4),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(4),
      O => d0(4)
    );
ram_reg_0_31_4_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(4),
      O => ram_reg_0_31_4_4_i_2_n_0
    );
\ram_reg_0_31_5_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_5_5_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(5),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(5),
      O => d0(5)
    );
ram_reg_0_31_5_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(5),
      O => ram_reg_0_31_5_5_i_2_n_0
    );
\ram_reg_0_31_6_6_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_6_6_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(6),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(6),
      O => d0(6)
    );
ram_reg_0_31_6_6_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(6),
      O => ram_reg_0_31_6_6_i_2_n_0
    );
\ram_reg_0_31_7_7_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_31_7_7_i_2_n_0,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(7),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(7),
      O => d0(7)
    );
ram_reg_0_31_7_7_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(4),
      I2 => \ram_reg_0_31_7_7_i_1__3_0\(7),
      O => ram_reg_0_31_7_7_i_2_n_0
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => skey256_d1(6)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => skey256_d1(5)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      I1 => Q(5),
      O => \ap_CS_fsm_reg[340]\
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \^ap_cs_fsm_reg[174]\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => skey256_address1(4)
    );
\ram_reg_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(8),
      I4 => Q(7),
      I5 => \^ap_cs_fsm_reg[174]\,
      O => \ap_CS_fsm_reg[336]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R is
  port (
    DIBDI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[171]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[459]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[143]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[471]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    \reg_569_reg[2]\ : in STD_LOGIC;
    icmp_ln401_reg_908 : in STD_LOGIC;
    \reg_569_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R : entity is "clefia_ClefiaKeySet_skey_ROM_AUTO_1R";
end design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[143]\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \ap_CS_fsm_reg[143]\ <= \^ap_cs_fsm_reg[143]\;
\g0_b7__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[7]_0\(14),
      I1 => \q0_reg[7]_0\(9),
      O => \ap_CS_fsm_reg[471]\
    );
\g0_b7__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \q0_reg[7]_0\(12),
      I1 => \q0_reg[7]_0\(13),
      I2 => \q0_reg[7]_0\(10),
      I3 => \q0_reg[7]_0\(11),
      I4 => \^ap_cs_fsm_reg[143]\,
      O => \ap_CS_fsm_reg[459]\
    );
\g0_b7__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0_reg[7]_0\(3),
      I1 => \q0_reg[7]_0\(4),
      I2 => \q0_reg[7]_0\(2),
      I3 => \q0_reg[7]_0\(6),
      I4 => \q0_reg[7]_0\(5),
      I5 => \q0_reg[7]_0\(1),
      O => \^ap_cs_fsm_reg[143]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[7]_1\(0),
      D => \q1_reg[7]_2\(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[7]_1\(0),
      D => \q1_reg[7]_2\(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[7]_1\(0),
      D => \q1_reg[7]_2\(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[7]_1\(0),
      D => \q1_reg[7]_2\(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(0),
      O => d0(0)
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(1),
      O => d0(1)
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(2),
      O => d0(2)
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(3),
      O => d0(3)
    );
\ram_reg_0_15_4_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(4),
      O => d0(4)
    );
\ram_reg_0_15_5_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(5),
      O => d0(5)
    );
\ram_reg_0_15_6_6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(6),
      O => d0(6)
    );
\ram_reg_0_15_7_7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[7]_1\(7),
      O => d0(7)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \q0_reg[7]_0\(0),
      I2 => ram_reg(3),
      I3 => \q0_reg[7]_0\(8),
      I4 => ram_reg_0(3),
      I5 => ram_reg_1,
      O => DIBDI(3)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \q0_reg[7]_0\(0),
      I2 => ram_reg(2),
      I3 => \q0_reg[7]_0\(8),
      I4 => ram_reg_0(2),
      I5 => ram_reg_1,
      O => DIBDI(2)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \q0_reg[7]_0\(0),
      I2 => ram_reg(1),
      I3 => \q0_reg[7]_0\(8),
      I4 => ram_reg_0(1),
      I5 => ram_reg_1,
      O => DIBDI(1)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[7]_0\(0),
      I2 => ram_reg(0),
      I3 => \q0_reg[7]_0\(8),
      I4 => ram_reg_0(0),
      I5 => ram_reg_1,
      O => DIBDI(0)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \q0_reg[7]_0\(7),
      I1 => \reg_569_reg[2]\,
      I2 => icmp_ln401_reg_908,
      I3 => \reg_569_reg[2]_0\,
      O => \ap_CS_fsm_reg[171]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_control_s_axi_ram is
  port (
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    int_pt_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \q0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    int_pt_read : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 5 downto 0 );
    int_Clefia_enc_read : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ar_hs : in STD_LOGIC;
    int_ap_idle : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_29_in : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ByteCpy_1_fu_338_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_control_s_axi_ram : entity is "clefia_control_s_axi_ram";
end design_1_clefia_0_0_clefia_control_s_axi_ram;

architecture STRUCTURE of design_1_clefia_0_0_clefia_control_s_axi_ram is
  signal \ap_CS_fsm[15]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_8_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^int_pt_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q1_reg_n_0_[0]\ : STD_LOGIC;
  signal \q1_reg_n_0_[1]\ : STD_LOGIC;
  signal \q1_reg_n_0_[2]\ : STD_LOGIC;
  signal \q1_reg_n_0_[3]\ : STD_LOGIC;
  signal \q1_reg_n_0_[7]\ : STD_LOGIC;
  signal \q1_reg_n_0_[9]\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_0 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_3_10_10 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_10_10 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_10_10 : label is 3;
  attribute ram_offset of mem_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_3_11_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_11_11 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_11_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_3_12_12 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_12 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_12 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_3_13_13 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_13_13 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_13_13 : label is 3;
  attribute ram_offset of mem_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_3_14_14 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_14_14 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_14_14 : label is 3;
  attribute ram_offset of mem_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_3_15_15 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_15_15 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_15_15 : label is 3;
  attribute ram_offset of mem_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_3_16_16 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_16_16 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_16_16 : label is 3;
  attribute ram_offset of mem_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_3_17_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_17_17 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_17_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_3_18_18 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_18 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_18 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_3_19_19 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_19_19 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_19_19 : label is 3;
  attribute ram_offset of mem_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_3_1_1 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_1_1 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_1_1 : label is 3;
  attribute ram_offset of mem_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_3_20_20 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_20_20 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_20_20 : label is 3;
  attribute ram_offset of mem_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_3_21_21 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_21_21 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_21_21 : label is 3;
  attribute ram_offset of mem_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_3_22_22 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_22_22 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_22_22 : label is 3;
  attribute ram_offset of mem_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_3_23_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_23_23 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_23_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_3_24_24 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_24 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_24 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_3_25_25 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_25_25 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_25_25 : label is 3;
  attribute ram_offset of mem_reg_0_3_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_3_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_3_26_26 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_26_26 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_26_26 : label is 3;
  attribute ram_offset of mem_reg_0_3_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_3_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_3_27_27 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_27_27 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_27_27 : label is 3;
  attribute ram_offset of mem_reg_0_3_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_3_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_3_28_28 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_28_28 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_28_28 : label is 3;
  attribute ram_offset of mem_reg_0_3_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_3_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_3_29_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_29_29 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_29_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_3_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_3_2_2 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_2_2 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_2_2 : label is 3;
  attribute ram_offset of mem_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_3_30_30 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_30 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_30 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_3_31_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_31_31 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_31_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_3_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_3_3_3 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_3_3 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_3_3 : label is 3;
  attribute ram_offset of mem_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_3_4_4 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_4_4 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_4_4 : label is 3;
  attribute ram_offset of mem_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_3_5_5 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_5_5 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_5_5 : label is 3;
  attribute ram_offset of mem_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_3_6_6 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_6 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_6 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_3_7_7 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_7_7 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_7_7 : label is 3;
  attribute ram_offset of mem_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_3_8_8 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_8_8 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_8_8 : label is 3;
  attribute ram_offset of mem_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_3_9_9 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_9_9 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_9_9 : label is 3;
  attribute ram_offset of mem_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_3_9_9 : label is 9;
begin
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  int_pt_address1(1 downto 0) <= \^int_pt_address1\(1 downto 0);
\ap_CS_fsm[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[15]_i_6_n_0\,
      I1 => \ap_CS_fsm[15]_i_7_n_0\,
      I2 => \ap_CS_fsm[15]_i_8_n_0\,
      I3 => Q(9),
      I4 => Q(5),
      I5 => Q(8),
      O => \^ap_cs_fsm_reg[10]\
    );
\ap_CS_fsm[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(0),
      I3 => Q(10),
      O => \ap_CS_fsm[15]_i_6_n_0\
    );
\ap_CS_fsm[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(13),
      I2 => Q(1),
      I3 => Q(11),
      O => \ap_CS_fsm[15]_i_7_n_0\
    );
\ap_CS_fsm[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      I2 => Q(2),
      I3 => Q(4),
      O => \ap_CS_fsm[15]_i_8_n_0\
    );
mem_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00(0),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_3_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00(10),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00(11),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00(12),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00(13),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00(14),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00(15),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00(16),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_3_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00(17),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00(18),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00(19),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00(1),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00(20),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00(21),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00(22),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00(23),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(24),
      DPO => q00(24),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_24_24_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
mem_reg_0_3_24_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => ar_hs,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_3_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(25),
      DPO => q00(25),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_3_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(26),
      DPO => q00(26),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_3_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(27),
      DPO => q00(27),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_3_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(28),
      DPO => q00(28),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_3_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(29),
      DPO => q00(29),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_29_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_3_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00(2),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(30),
      DPO => q00(30),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_3_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(31),
      DPO => q00(31),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_31_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_3_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00(3),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00(4),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00(5),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00(6),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00(7),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00(8),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_3_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00(9),
      DPRA0 => grp_ByteCpy_1_fu_338_pt_address0(0),
      DPRA1 => grp_ByteCpy_1_fu_338_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => mem_reg(1),
      O => \^int_pt_address1\(1)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => mem_reg(0),
      O => \^int_pt_address1\(0)
    );
\q0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(15),
      I1 => \^ap_cs_fsm_reg[10]\,
      O => \ap_CS_fsm_reg[16]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[31]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \q0_reg[31]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \q0_reg[31]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \q0_reg[31]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \q0_reg[31]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \q0_reg[31]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \q0_reg[31]_0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \q0_reg[31]_0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \q0_reg[31]_0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \q0_reg[31]_0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \q0_reg[31]_0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[31]_0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \q0_reg[31]_0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \q0_reg[31]_0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \q0_reg[31]_0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \q0_reg[31]_0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \q0_reg[31]_0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \q0_reg[31]_0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \q0_reg[31]_0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \q0_reg[31]_0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \q0_reg[31]_0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \q0_reg[31]_0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[31]_0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \q0_reg[31]_0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \q0_reg[31]_0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \q0_reg[31]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg[31]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg[31]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg[31]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg[31]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \q0_reg[31]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \q0_reg[31]_0\(9),
      R => '0'
    );
\q1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \q1_reg[0]_0\,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_pt_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(0),
      Q => \q1_reg_n_0_[0]\,
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(10),
      Q => \q1_reg[31]_0\(4),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(11),
      Q => \q1_reg[31]_0\(5),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(12),
      Q => \q1_reg[31]_0\(6),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(13),
      Q => \q1_reg[31]_0\(7),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(14),
      Q => \q1_reg[31]_0\(8),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(15),
      Q => \q1_reg[31]_0\(9),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(16),
      Q => \q1_reg[31]_0\(10),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(17),
      Q => \q1_reg[31]_0\(11),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(18),
      Q => \q1_reg[31]_0\(12),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(19),
      Q => \q1_reg[31]_0\(13),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(1),
      Q => \q1_reg_n_0_[1]\,
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(20),
      Q => \q1_reg[31]_0\(14),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(21),
      Q => \q1_reg[31]_0\(15),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(22),
      Q => \q1_reg[31]_0\(16),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(23),
      Q => \q1_reg[31]_0\(17),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(24),
      Q => \q1_reg[31]_0\(18),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(25),
      Q => \q1_reg[31]_0\(19),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(26),
      Q => \q1_reg[31]_0\(20),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(27),
      Q => \q1_reg[31]_0\(21),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(28),
      Q => \q1_reg[31]_0\(22),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(29),
      Q => \q1_reg[31]_0\(23),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(2),
      Q => \q1_reg_n_0_[2]\,
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(30),
      Q => \q1_reg[31]_0\(24),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(31),
      Q => \q1_reg[31]_0\(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(3),
      Q => \q1_reg_n_0_[3]\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(4),
      Q => \q1_reg[31]_0\(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(5),
      Q => \q1_reg[31]_0\(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(6),
      Q => \q1_reg[31]_0\(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(7),
      Q => \q1_reg_n_0_[7]\,
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(8),
      Q => \q1_reg[31]_0\(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(9),
      Q => \q1_reg_n_0_[9]\,
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF0F0F0"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata_reg[1]\,
      I2 => \rdata[0]_i_2_n_0\,
      I3 => \rdata_reg[2]\,
      I4 => \rdata_reg[9]\(0),
      I5 => \rdata_reg[0]\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => int_pt_read,
      I2 => DOADO(0),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(0),
      I5 => ar_hs,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF0F0F0"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata_reg[1]\,
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata_reg[2]\,
      I4 => \rdata_reg[9]\(1),
      I5 => \rdata_reg[1]_0\,
      O => D(1)
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => int_pt_read,
      I2 => DOADO(1),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(1),
      I5 => ar_hs,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[9]\(2),
      I3 => int_ap_idle,
      I4 => \rdata_reg[2]_0\,
      O => D(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => int_pt_read,
      I2 => DOADO(2),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(2),
      I5 => ar_hs,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[9]\(3),
      I3 => int_ap_ready,
      I4 => \rdata_reg[2]_0\,
      O => D(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => int_pt_read,
      I2 => DOADO(3),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(3),
      I5 => ar_hs,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[9]\(4),
      I3 => \rdata_reg[7]\,
      I4 => \rdata_reg[2]_0\,
      O => D(4)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => int_pt_read,
      I2 => DOADO(4),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(4),
      I5 => ar_hs,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[9]\(5),
      I3 => interrupt,
      I4 => \rdata_reg[2]_0\,
      O => D(5)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[9]\,
      I1 => int_pt_read,
      I2 => DOADO(5),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]_0\(5),
      I5 => ar_hs,
      O => \rdata[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[140]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[128]\ : out STD_LOGIC;
    grp_ByteXor_1_fu_524_a_offset1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ar_hs : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Clefia_dec_ce0 : in STD_LOGIC;
    int_pt_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mem_reg_i_29 : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \rdata_reg[4]\ : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    int_Clefia_enc_read : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    int_pt_read : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0\ : entity is "clefia_control_s_axi_ram";
end \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0\;

architecture STRUCTURE of \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0\ is
  signal \^ar_hs\ : STD_LOGIC;
  signal int_Clefia_dec_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_Clefia_dec_ce1 : STD_LOGIC;
  signal \mem_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_42__0_n_0\ : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_16 : STD_LOGIC;
  signal mem_reg_n_17 : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_4 : STD_LOGIC;
  signal mem_reg_n_5 : STD_LOGIC;
  signal mem_reg_n_6 : STD_LOGIC;
  signal mem_reg_n_7 : STD_LOGIC;
  signal mem_reg_n_8 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal \^p_29_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/control_s_axi_U/int_Clefia_dec/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  ar_hs <= \^ar_hs\;
  p_29_in <= \^p_29_in\;
\a_offset_read_reg_313[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(17),
      O => grp_ByteXor_1_fu_524_a_offset1
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => int_pt_address1(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => mem_reg_0(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_2_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_control_WDATA(23 downto 0),
      DIBDI(31 downto 24) => mem_reg_1(7 downto 0),
      DIBDI(23 downto 16) => mem_reg_1(7 downto 0),
      DIBDI(15 downto 8) => mem_reg_1(7 downto 0),
      DIBDI(7 downto 0) => mem_reg_1(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => mem_reg_n_4,
      DOADO(30) => mem_reg_n_5,
      DOADO(29) => mem_reg_n_6,
      DOADO(28) => mem_reg_n_7,
      DOADO(27) => mem_reg_n_8,
      DOADO(26) => mem_reg_n_9,
      DOADO(25) => mem_reg_n_10,
      DOADO(24) => mem_reg_n_11,
      DOADO(23) => mem_reg_n_12,
      DOADO(22) => mem_reg_n_13,
      DOADO(21) => mem_reg_n_14,
      DOADO(20) => mem_reg_n_15,
      DOADO(19) => mem_reg_n_16,
      DOADO(18) => mem_reg_n_17,
      DOADO(17) => mem_reg_n_18,
      DOADO(16) => mem_reg_n_19,
      DOADO(15) => mem_reg_n_20,
      DOADO(14) => mem_reg_n_21,
      DOADO(13) => mem_reg_n_22,
      DOADO(12) => mem_reg_n_23,
      DOADO(11) => mem_reg_n_24,
      DOADO(10) => mem_reg_n_25,
      DOADO(9) => DOADO(5),
      DOADO(8) => mem_reg_n_27,
      DOADO(7) => DOADO(4),
      DOADO(6) => mem_reg_n_29,
      DOADO(5) => mem_reg_n_30,
      DOADO(4) => mem_reg_n_31,
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_Clefia_dec_ce1,
      ENBWREN => Clefia_dec_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_Clefia_dec_be1(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => mem_reg_2(3 downto 0)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(26),
      O => p_2_in(26)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(25),
      O => p_2_in(25)
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(24),
      O => p_2_in(24)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => mem_reg_3,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_Clefia_dec_ce1
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(3),
      O => int_Clefia_dec_be1(3)
    );
mem_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(2),
      O => int_Clefia_dec_be1(2)
    );
\mem_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(1),
      O => int_Clefia_dec_be1(1)
    );
\mem_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(0),
      O => int_Clefia_dec_be1(0)
    );
mem_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mem_reg_i_36__0_n_0\,
      I1 => \mem_reg_i_37__0_n_0\,
      I2 => Q(15),
      I3 => Q(22),
      I4 => Q(13),
      I5 => Q(23),
      O => \ap_CS_fsm_reg[140]\
    );
\mem_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mem_reg_i_29,
      I1 => \mem_reg_i_42__0_n_0\,
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(8),
      I5 => Q(5),
      O => \ap_CS_fsm_reg[128]\
    );
\mem_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(17),
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(18),
      I5 => Q(19),
      O => \mem_reg_i_36__0_n_0\
    );
\mem_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(24),
      I2 => Q(12),
      I3 => Q(21),
      I4 => Q(16),
      I5 => Q(14),
      O => \mem_reg_i_37__0_n_0\
    );
\mem_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => \^p_29_in\
    );
\mem_reg_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(7),
      I2 => Q(1),
      I3 => Q(4),
      O => \mem_reg_i_42__0_n_0\
    );
mem_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(31),
      O => p_2_in(31)
    );
mem_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      O => \^ar_hs\
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(30),
      O => p_2_in(30)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(29),
      O => p_2_in(29)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(28),
      O => p_2_in(28)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(27),
      O => p_2_in(27)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(4),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[10]_i_2_n_0\,
      O => D(4)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_25,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(4),
      I3 => int_pt_read,
      I4 => q1(4),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(5),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[11]_i_2_n_0\,
      O => D(5)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_24,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(5),
      I3 => int_pt_read,
      I4 => q1(5),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(6),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[12]_i_2_n_0\,
      O => D(6)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_23,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(6),
      I3 => int_pt_read,
      I4 => q1(6),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(7),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[13]_i_2_n_0\,
      O => D(7)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_22,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(7),
      I3 => int_pt_read,
      I4 => q1(7),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(8),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[14]_i_2_n_0\,
      O => D(8)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_21,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(8),
      I3 => int_pt_read,
      I4 => q1(8),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(9),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[15]_i_2_n_0\,
      O => D(9)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_20,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(9),
      I3 => int_pt_read,
      I4 => q1(9),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(10),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[16]_i_2_n_0\,
      O => D(10)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_19,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(10),
      I3 => int_pt_read,
      I4 => q1(10),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(11),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[17]_i_2_n_0\,
      O => D(11)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_18,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(11),
      I3 => int_pt_read,
      I4 => q1(11),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(12),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[18]_i_2_n_0\,
      O => D(12)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_17,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(12),
      I3 => int_pt_read,
      I4 => q1(12),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(13),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[19]_i_2_n_0\,
      O => D(13)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_16,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(13),
      I3 => int_pt_read,
      I4 => q1(13),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(14),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[20]_i_2_n_0\,
      O => D(14)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_15,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(14),
      I3 => int_pt_read,
      I4 => q1(14),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(15),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[21]_i_2_n_0\,
      O => D(15)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_14,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(15),
      I3 => int_pt_read,
      I4 => q1(15),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(16),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[22]_i_2_n_0\,
      O => D(16)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_13,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(16),
      I3 => int_pt_read,
      I4 => q1(16),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(17),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[23]_i_2_n_0\,
      O => D(17)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_12,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(17),
      I3 => int_pt_read,
      I4 => q1(17),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(18),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[24]_i_2_n_0\,
      O => D(18)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_11,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(18),
      I3 => int_pt_read,
      I4 => q1(18),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(19),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[25]_i_2_n_0\,
      O => D(19)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_10,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(19),
      I3 => int_pt_read,
      I4 => q1(19),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(20),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[26]_i_2_n_0\,
      O => D(20)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_9,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(20),
      I3 => int_pt_read,
      I4 => q1(20),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(21),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[27]_i_2_n_0\,
      O => D(21)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_8,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(21),
      I3 => int_pt_read,
      I4 => q1(21),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(22),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[28]_i_2_n_0\,
      O => D(22)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_7,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(22),
      I3 => int_pt_read,
      I4 => q1(22),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(23),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[29]_i_2_n_0\,
      O => D(23)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_6,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(23),
      I3 => int_pt_read,
      I4 => q1(23),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(24),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[30]_i_2_n_0\,
      O => D(24)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_5,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(24),
      I3 => int_pt_read,
      I4 => q1(24),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(25),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[31]_i_4_n_0\,
      O => D(25)
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_4,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(25),
      I3 => int_pt_read,
      I4 => q1(25),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(0),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[4]_i_2_n_0\,
      O => D(0)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_31,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(0),
      I3 => int_pt_read,
      I4 => q1(0),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(1),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[5]_i_2_n_0\,
      O => D(1)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_30,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(1),
      I3 => int_pt_read,
      I4 => q1(1),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(2),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[6]_i_2_n_0\,
      O => D(2)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_29,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(2),
      I3 => int_pt_read,
      I4 => q1(2),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \rdata_reg[31]\(3),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[8]_i_2_n_0\,
      O => D(3)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_27,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]_0\(3),
      I3 => int_pt_read,
      I4 => q1(3),
      O => \rdata[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[69]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[45]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[74]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Clefia_enc_ce0 : in STD_LOGIC;
    int_pt_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_enc_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC;
    pt_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_29_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34\ : entity is "clefia_control_s_axi_ram";
end \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34\;

architecture STRUCTURE of \design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34\ is
  signal \^ap_cs_fsm_reg[45]\ : STD_LOGIC;
  signal \^dst_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_Clefia_enc_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_Clefia_enc_ce1 : STD_LOGIC;
  signal mem_reg_i_62_n_0 : STD_LOGIC;
  signal mem_reg_i_64_n_0 : STD_LOGIC;
  signal mem_reg_i_65_n_0 : STD_LOGIC;
  signal mem_reg_i_66_n_0 : STD_LOGIC;
  signal mem_reg_i_71_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/control_s_axi_U/int_Clefia_enc/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  \ap_CS_fsm_reg[45]\ <= \^ap_cs_fsm_reg[45]\;
  dst_d0(7 downto 0) <= \^dst_d0\(7 downto 0);
\ap_CS_fsm[1]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(0),
      O => ap_NS_fsm(0)
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => int_pt_address1(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_2_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_control_WDATA(23 downto 0),
      DIBDI(31 downto 24) => DIBDI(7 downto 0),
      DIBDI(23 downto 16) => DIBDI(7 downto 0),
      DIBDI(15 downto 8) => DIBDI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_Clefia_enc_ce1,
      ENBWREN => Clefia_enc_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_Clefia_enc_be1(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => WEBWE(3 downto 0)
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => mem_reg_3,
      I1 => s_axi_control_WVALID,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_Clefia_enc_ce1
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(28),
      O => p_2_in(28)
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(27),
      O => p_2_in(27)
    );
mem_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(26),
      O => p_2_in(26)
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(25),
      O => p_2_in(25)
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(24),
      O => p_2_in(24)
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_3,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(3),
      O => int_Clefia_enc_be1(3)
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_3,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(2),
      O => int_Clefia_enc_be1(2)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_3,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(1),
      O => int_Clefia_enc_be1(1)
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_3,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(0),
      O => int_Clefia_enc_be1(0)
    );
\mem_reg_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(27),
      I1 => mem_reg_i_62_n_0,
      I2 => mem_reg_1,
      I3 => mem_reg_i_64_n_0,
      I4 => mem_reg_2,
      O => \ap_CS_fsm_reg[74]\
    );
\mem_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_reg_i_65_n_0,
      I1 => mem_reg_i_66_n_0,
      I2 => Q(11),
      I3 => Q(16),
      I4 => Q(9),
      I5 => Q(10),
      O => \ap_CS_fsm_reg[52]\
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_i_71_n_0,
      I2 => Q(22),
      I3 => Q(17),
      I4 => Q(20),
      I5 => Q(19),
      O => \ap_CS_fsm_reg[69]\
    );
mem_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(30),
      I2 => Q(33),
      I3 => Q(31),
      O => mem_reg_i_62_n_0
    );
mem_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(35),
      I1 => Q(29),
      I2 => Q(34),
      I3 => Q(32),
      O => mem_reg_i_64_n_0
    );
mem_reg_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(7),
      I4 => \^ap_cs_fsm_reg[45]\,
      O => mem_reg_i_65_n_0
    );
mem_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(12),
      O => mem_reg_i_66_n_0
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(31),
      O => p_2_in(31)
    );
mem_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(18),
      I2 => Q(21),
      I3 => Q(25),
      I4 => Q(26),
      I5 => Q(23),
      O => mem_reg_i_71_n_0
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(30),
      O => p_2_in(30)
    );
mem_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_3,
      I3 => s_axi_control_WDATA(29),
      O => p_2_in(29)
    );
\q1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(1),
      I3 => Q(3),
      O => \^ap_cs_fsm_reg[45]\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(0),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(0),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(0),
      I5 => \q0_reg[7]_3\(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(0),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(0),
      O => \^dst_d0\(0)
    );
\ram_reg_0_15_1_1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(1),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(1),
      I5 => \q0_reg[7]_3\(1),
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(1),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(1),
      O => \^dst_d0\(1)
    );
\ram_reg_0_15_2_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(2),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(2),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(2),
      I5 => \q0_reg[7]_3\(2),
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(2),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(2),
      O => \^dst_d0\(2)
    );
\ram_reg_0_15_3_3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(3),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(3),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(3),
      I5 => \q0_reg[7]_3\(3),
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(3),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(3),
      O => \^dst_d0\(3)
    );
\ram_reg_0_15_4_4_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(4),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(4),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(4),
      I5 => \q0_reg[7]_3\(4),
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(4),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(4),
      O => \^dst_d0\(4)
    );
\ram_reg_0_15_5_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(5),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(5),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(5),
      I5 => \q0_reg[7]_3\(5),
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(5),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(5),
      O => \^dst_d0\(5)
    );
\ram_reg_0_15_6_6_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(6),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(6),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(6),
      I5 => \q0_reg[7]_3\(6),
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(6),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(6),
      O => \^dst_d0\(6)
    );
\ram_reg_0_15_7_7_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \^dst_d0\(7),
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\(7),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\(7),
      I5 => \q0_reg[7]_3\(7),
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Clefia_enc_q0(7),
      I1 => \q0_reg[7]_4\,
      I2 => pt_q0(7),
      O => \^dst_d0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dst_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    ct_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => dst_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0 is
  port (
    \q0_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[112]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ram_reg_0_15_3_3_i_1__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    icmp_ln197_reg_1350 : in STD_LOGIC;
    ram_reg_0_15_3_3_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    icmp_ln234_reg_1506 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0 is
  signal \^ap_cs_fsm_reg[112]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[36]\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_15_3_3_i_3_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \ap_CS_fsm_reg[112]\ <= \^ap_cs_fsm_reg[112]\;
  \ap_CS_fsm_reg[36]\ <= \^ap_cs_fsm_reg[36]\;
  q0(7 downto 0) <= \^q0\(7 downto 0);
\q0[7]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \q0_reg[7]_0\(8),
      I1 => \q0_reg[7]_2\,
      I2 => icmp_ln234_reg_1506,
      I3 => \q0_reg[7]_0\(9),
      O => \^ap_cs_fsm_reg[112]\
    );
\q0[7]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \q0_reg[7]_0\(5),
      I1 => \q0_reg[7]_1\,
      I2 => icmp_ln197_reg_1350,
      I3 => \q0_reg[7]_0\(6),
      O => \^ap_cs_fsm_reg[36]\
    );
\q0[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[7]_0\(1),
      I1 => \q0_reg[7]_0\(4),
      O => \ap_CS_fsm_reg[28]\
    );
\q0[7]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[7]_0\(0),
      I1 => \q0_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[24]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_0_0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[7]_0\(3),
      I1 => \^ap_cs_fsm_reg[36]\,
      I2 => \q0_reg[7]_0\(4),
      I3 => \q0_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[32]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_3_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_0_15_3_3_i_3_n_0,
      I1 => Q(0),
      I2 => \q0_reg[7]_0\(7),
      I3 => \^ap_cs_fsm_reg[112]\,
      I4 => \ram_reg_0_15_3_3_i_1__5\(0),
      O => \q0_reg[3]_0\
    );
ram_reg_0_15_3_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11101111DDDFDDDD"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \q0_reg[7]_0\(5),
      I2 => \q0_reg[7]_1\,
      I3 => icmp_ln197_reg_1350,
      I4 => \q0_reg[7]_0\(6),
      I5 => ram_reg_0_15_3_3_i_2_0(0),
      O => ram_reg_0_15_3_3_i_3_n_0
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1 is
  port (
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[108]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[100]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[104]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[112]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[108]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    grp_ByteXor_143_fu_475_dst_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \ram_reg_0_15_7_7_i_1__3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_7_7_i_1__3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_0_0_i_3__8\ : in STD_LOGIC;
    icmp_ln234_reg_1506 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1 is
  signal \^ap_cs_fsm_reg[104]\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0_i_7__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_6__1\ : label is "soft_lutpair25";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_18__0\ : label is "soft_lutpair25";
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \ap_CS_fsm_reg[104]\ <= \^ap_cs_fsm_reg[104]\;
  q0(7 downto 0) <= \^q0\(7 downto 0);
\q0[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      O => \^ap_cs_fsm_reg[104]\
    );
\q0[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      O => \ap_CS_fsm_reg[100]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_0_0_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000545500000000"
    )
        port map (
      I0 => Q(11),
      I1 => \ram_reg_0_15_0_0_i_3__8\,
      I2 => icmp_ln234_reg_1506,
      I3 => Q(12),
      I4 => Q(9),
      I5 => \^ap_cs_fsm_reg[104]\,
      O => \ap_CS_fsm_reg[112]\
    );
\ram_reg_0_15_0_0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(8),
      O => \ap_CS_fsm_reg[30]\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_7__7_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(0),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(0),
      I5 => DOADO(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_0_0_i_7__7_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(0),
      O => \ap_CS_fsm_reg[108]\(0)
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0_i_7__7_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(0),
      O => \ap_CS_fsm_reg[32]\(0)
    );
\ram_reg_0_15_0_0_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(0),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(0),
      O => \ram_reg_0_15_0_0_i_7__7_n_0\
    );
\ram_reg_0_15_0_0_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005551"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      I2 => icmp_ln234_reg_1506,
      I3 => \ram_reg_0_15_0_0_i_3__8\,
      I4 => Q(11),
      O => \ap_CS_fsm_reg[108]_0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_1_1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_1_1_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(1),
      I5 => DOADO(1),
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[1]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_1_1_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(1),
      O => \ap_CS_fsm_reg[108]\(1)
    );
\ram_reg_0_15_1_1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[1]_1\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_1_1_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(1),
      O => \ap_CS_fsm_reg[32]\(1)
    );
\ram_reg_0_15_1_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(1),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(1),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(1),
      O => \ram_reg_0_15_1_1_i_2__1_n_0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_2_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_2_2_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(2),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(2),
      I5 => DOADO(2),
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_2_2_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(2),
      O => \ap_CS_fsm_reg[108]\(2)
    );
\ram_reg_0_15_2_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[2]_1\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_2_2_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(2),
      O => \ap_CS_fsm_reg[32]\(2)
    );
\ram_reg_0_15_2_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(2),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(2),
      O => \ram_reg_0_15_2_2_i_2__1_n_0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_3_3_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_3_3_i_2__0_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(3),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(3),
      I5 => DOADO(3),
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_3_3_i_2__0_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(3),
      O => \ap_CS_fsm_reg[108]\(3)
    );
\ram_reg_0_15_3_3_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_3_3_i_2__0_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(3),
      O => \ap_CS_fsm_reg[32]\(3)
    );
\ram_reg_0_15_3_3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(3),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(3),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(3),
      O => \ram_reg_0_15_3_3_i_2__0_n_0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_4_4_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_4_4_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(4),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(4),
      I5 => DOADO(4),
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_4_4_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(4),
      O => \ap_CS_fsm_reg[108]\(4)
    );
\ram_reg_0_15_4_4_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[4]_1\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_4_4_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(4),
      O => \ap_CS_fsm_reg[32]\(4)
    );
\ram_reg_0_15_4_4_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(4),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(4),
      O => \ram_reg_0_15_4_4_i_2__1_n_0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_5_5_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_5_5_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(5),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(5),
      I5 => DOADO(5),
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_5_5_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(5),
      O => \ap_CS_fsm_reg[108]\(5)
    );
\ram_reg_0_15_5_5_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[5]_1\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_5_5_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(5),
      O => \ap_CS_fsm_reg[32]\(5)
    );
\ram_reg_0_15_5_5_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(5),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(5),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(5),
      O => \ram_reg_0_15_5_5_i_2__1_n_0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_6_6_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_6_6_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(6),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(6),
      I5 => DOADO(6),
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[6]_0\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_6_6_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(6),
      O => \ap_CS_fsm_reg[108]\(6)
    );
\ram_reg_0_15_6_6_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_6_6_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(6),
      O => \ap_CS_fsm_reg[32]\(6)
    );
\ram_reg_0_15_6_6_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(6),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(6),
      O => \ram_reg_0_15_6_6_i_2__1_n_0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_5\,
      A1 => \q0_reg[7]_6\,
      A2 => \q0_reg[7]_7\,
      A3 => \q0_reg[7]_8\,
      A4 => '0',
      D => \q0_reg[7]_4\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_7_7_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => \ram_reg_0_15_7_7_i_2__1_n_0\,
      I1 => Q(4),
      I2 => \q0_reg[7]_0\(7),
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[7]_1\(7),
      I5 => DOADO(7),
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => Q(9),
      I2 => \ram_reg_0_15_7_7_i_2__1_n_0\,
      I3 => Q(7),
      I4 => Q(10),
      I5 => grp_ByteXor_143_fu_475_dst_d0(7),
      O => \ap_CS_fsm_reg[108]\(7)
    );
\ram_reg_0_15_7_7_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \q0_reg[7]_3\,
      I1 => Q(2),
      I2 => \ram_reg_0_15_7_7_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => grp_ByteXor_143_fu_475_dst_d0(7),
      O => \ap_CS_fsm_reg[32]\(7)
    );
\ram_reg_0_15_7_7_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0\(7),
      I1 => Q(6),
      I2 => \ram_reg_0_15_7_7_i_1__3_0\(7),
      I3 => Q(4),
      I4 => \ram_reg_0_15_7_7_i_1__3_1\(7),
      O => \ram_reg_0_15_7_7_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2 is
  port (
    grp_ByteCpy_119_fu_491_dst_offset : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_4_reg_152_reg[2]\ : in STD_LOGIC;
    icmp_ln234_reg_1506 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln117_4_reg_152_reg[2]_0\ : in STD_LOGIC;
    icmp_ln197_reg_1350 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__4\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\add_ln117_4_reg_152[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \add_ln117_4_reg_152_reg[2]\,
      I1 => icmp_ln234_reg_1506,
      I2 => Q(1),
      I3 => \add_ln117_4_reg_152_reg[2]_0\,
      I4 => icmp_ln197_reg_1350,
      I5 => Q(0),
      O => grp_ByteCpy_119_fu_491_dst_offset(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_0\,
      A1 => \q0_reg[7]_1\,
      A2 => \q0_reg[7]_2\,
      A3 => \q0_reg[7]_3\,
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[5]_1\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[4]_1\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[2]_1\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_0_15_0_0_i_1__5\ : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_7_7_i_1__4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__5\ : in STD_LOGIC;
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC;
    \q0_reg[7]_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[0]_1\ : STD_LOGIC;
  signal \^q0_reg[1]_1\ : STD_LOGIC;
  signal \^q0_reg[2]_1\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q0_reg[4]_1\ : STD_LOGIC;
  signal \^q0_reg[5]_1\ : STD_LOGIC;
  signal \^q0_reg[6]_1\ : STD_LOGIC;
  signal \^q0_reg[7]_1\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "fout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \q0_reg[0]_1\ <= \^q0_reg[0]_1\;
  \q0_reg[1]_1\ <= \^q0_reg[1]_1\;
  \q0_reg[2]_1\ <= \^q0_reg[2]_1\;
  \q0_reg[3]_0\(0) <= \^q0_reg[3]_0\(0);
  \q0_reg[4]_1\ <= \^q0_reg[4]_1\;
  \q0_reg[5]_1\ <= \^q0_reg[5]_1\;
  \q0_reg[6]_1\ <= \^q0_reg[6]_1\;
  \q0_reg[7]_1\ <= \^q0_reg[7]_1\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[3]_0\(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(0),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(0),
      O => \q0_reg[7]_2\(0)
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[0]_1\,
      I1 => q0(0),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(0),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(0),
      O => \^q0_reg[0]_1\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_1_1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(1),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(1),
      O => \q0_reg[7]_2\(1)
    );
\ram_reg_0_15_1_1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(1),
      O => d0(1)
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => q0(1),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(1),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[1]_0\
    );
\ram_reg_0_15_1_1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(1),
      O => \^q0_reg[1]_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_2_2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(2),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(2),
      O => \q0_reg[7]_2\(2)
    );
\ram_reg_0_15_2_2_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(2),
      O => d0(2)
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[2]_1\,
      I1 => q0(2),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(2),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[2]_0\
    );
\ram_reg_0_15_2_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(2),
      O => \^q0_reg[2]_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_3_3_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q0_reg[3]_0\(0),
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(3),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(3),
      O => \q0_reg[7]_2\(3)
    );
\ram_reg_0_15_3_3_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[3]_0\(0),
      I1 => Q(2),
      I2 => \q1_reg[7]\(3),
      O => d0(3)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_4_4_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(4),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(4),
      O => \q0_reg[7]_2\(4)
    );
\ram_reg_0_15_4_4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(4),
      O => d0(4)
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[4]_1\,
      I1 => q0(3),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(4),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[4]_0\
    );
\ram_reg_0_15_4_4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(3),
      O => \^q0_reg[4]_1\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_5_5_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(5),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(5),
      O => \q0_reg[7]_2\(5)
    );
\ram_reg_0_15_5_5_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(5),
      O => d0(5)
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[5]_1\,
      I1 => q0(4),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(5),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[5]_0\
    );
\ram_reg_0_15_5_5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(4),
      O => \^q0_reg[5]_1\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_6_6_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(6),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(6),
      O => \q0_reg[7]_2\(6)
    );
\ram_reg_0_15_6_6_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(6),
      O => d0(6)
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[6]_1\,
      I1 => q0(5),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(6),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[6]_0\
    );
\ram_reg_0_15_6_6_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(5),
      O => \^q0_reg[6]_1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[7]_6\,
      A1 => \q0_reg[7]_7\,
      A2 => \q0_reg[7]_8\,
      A3 => \q0_reg[7]_9\,
      A4 => '0',
      D => \q0_reg[7]_5\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__5\
    );
\ram_reg_0_15_7_7_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[7]_3\(7),
      I3 => Q(0),
      I4 => \q0_reg[7]_4\(7),
      O => \q0_reg[7]_2\(7)
    );
\ram_reg_0_15_7_7_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => Q(2),
      I2 => \q1_reg[7]\(7),
      O => d0(7)
    );
ram_reg_0_15_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \^q0_reg[7]_1\,
      I1 => q0(6),
      I2 => \ram_reg_0_15_0_0_i_1__5\,
      I3 => \q1_reg[7]\(7),
      I4 => Q(1),
      I5 => \q0_reg[0]_2\,
      O => \q0_reg[7]_0\
    );
\ram_reg_0_15_7_7_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => \q0_reg[0]_2\,
      I2 => Q(1),
      I3 => \ram_reg_0_15_7_7_i_1__4\(6),
      O => \^q0_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4 is
  port (
    \ap_CS_fsm_reg[89]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[87]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[82]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    rin_1_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4 is
  signal \ap_CS_fsm[15]_i_5_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[82]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[87]\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rin_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  \ap_CS_fsm_reg[82]\ <= \^ap_cs_fsm_reg[82]\;
  \ap_CS_fsm_reg[87]\ <= \^ap_cs_fsm_reg[87]\;
\ap_CS_fsm[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[87]\,
      I1 => Q(16),
      I2 => Q(3),
      I3 => Q(15),
      I4 => Q(7),
      I5 => \ap_CS_fsm[15]_i_5_n_0\,
      O => \ap_CS_fsm_reg[89]\
    );
\ap_CS_fsm[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => Q(10),
      I3 => Q(8),
      O => \^ap_cs_fsm_reg[87]\
    );
\ap_CS_fsm[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(11),
      I2 => Q(5),
      I3 => Q(2),
      I4 => \^ap_cs_fsm_reg[82]\,
      O => \ap_CS_fsm[15]_i_5_n_0\
    );
mem_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(13),
      I3 => Q(17),
      O => \^ap_cs_fsm_reg[82]\
    );
\q0[7]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[18]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_1_address0(0),
      A1 => rin_1_address0(1),
      A2 => rin_1_address0(2),
      A3 => rin_1_address0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5 is
  port (
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[94]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    rin_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5 : entity is "clefia_fin_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5;

architecture STRUCTURE of design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5 is
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
  q0(7 downto 0) <= \^q0\(7 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(0),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[0]_0\,
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[94]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_1_1_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(1),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[1]_0\,
      O => d0(1)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_2_2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(2),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[2]_0\,
      O => d0(2)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_3_3_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(3),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(3),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[3]_0\,
      O => d0(3)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_4_4_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(4),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[4]_0\,
      O => d0(4)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_5_5_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(5),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(5),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[5]_0\,
      O => d0(5)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_6_6_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(6),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[6]_0\,
      O => d0(6)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => \q0_reg[7]_3\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_7_7_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q0\(7),
      I1 => Q(2),
      I2 => \q0_reg[7]_0\(7),
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\,
      O => d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_mux_42_8_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg_224_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[0]\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_224_reg[0]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[1]\ : in STD_LOGIC;
    \tmp_reg_224_reg[1]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[2]\ : in STD_LOGIC;
    \tmp_reg_224_reg[2]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[3]\ : in STD_LOGIC;
    \tmp_reg_224_reg[3]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[4]\ : in STD_LOGIC;
    \tmp_reg_224_reg[4]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[5]\ : in STD_LOGIC;
    \tmp_reg_224_reg[5]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[6]\ : in STD_LOGIC;
    \tmp_reg_224_reg[6]_0\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[0]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[0]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[1]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[1]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[2]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[2]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[3]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[3]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[4]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[4]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[5]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[5]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[6]_1\ : in STD_LOGIC;
    \tmp_reg_224_reg[6]_2\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_6\ : in STD_LOGIC;
    \tmp_reg_224_reg[7]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_mux_42_8_1_1 : entity is "clefia_mux_42_8_1_1";
end design_1_clefia_0_0_clefia_mux_42_8_1_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_mux_42_8_1_1 is
  signal mux_1_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\tmp_reg_224[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(0),
      I1 => \tmp_reg_224_reg[0]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(0),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[0]_2\,
      O => mux_1_0(0)
    );
\tmp_reg_224[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(0),
      I1 => \tmp_reg_224_reg[0]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(0),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[0]_0\,
      O => mux_1_1(0)
    );
\tmp_reg_224[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(1),
      I1 => \tmp_reg_224_reg[1]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(1),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[1]_2\,
      O => mux_1_0(1)
    );
\tmp_reg_224[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(1),
      I1 => \tmp_reg_224_reg[1]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(1),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[1]_0\,
      O => mux_1_1(1)
    );
\tmp_reg_224[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(2),
      I1 => \tmp_reg_224_reg[2]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(2),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[2]_2\,
      O => mux_1_0(2)
    );
\tmp_reg_224[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(2),
      I1 => \tmp_reg_224_reg[2]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(2),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[2]_0\,
      O => mux_1_1(2)
    );
\tmp_reg_224[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(3),
      I1 => \tmp_reg_224_reg[3]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(3),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[3]_2\,
      O => mux_1_0(3)
    );
\tmp_reg_224[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(3),
      I1 => \tmp_reg_224_reg[3]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(3),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[3]_0\,
      O => mux_1_1(3)
    );
\tmp_reg_224[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(4),
      I1 => \tmp_reg_224_reg[4]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(4),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[4]_2\,
      O => mux_1_0(4)
    );
\tmp_reg_224[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(4),
      I1 => \tmp_reg_224_reg[4]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(4),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[4]_0\,
      O => mux_1_1(4)
    );
\tmp_reg_224[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(5),
      I1 => \tmp_reg_224_reg[5]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(5),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[5]_2\,
      O => mux_1_0(5)
    );
\tmp_reg_224[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(5),
      I1 => \tmp_reg_224_reg[5]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(5),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[5]_0\,
      O => mux_1_1(5)
    );
\tmp_reg_224[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(6),
      I1 => \tmp_reg_224_reg[6]_1\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(6),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[6]_2\,
      O => mux_1_0(6)
    );
\tmp_reg_224[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(6),
      I1 => \tmp_reg_224_reg[6]\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(6),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[6]_0\,
      O => mux_1_1(6)
    );
\tmp_reg_224[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_4\(7),
      I1 => \tmp_reg_224_reg[7]_6\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_5\(7),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[7]_7\,
      O => mux_1_0(7)
    );
\tmp_reg_224[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_224_reg[7]_0\(7),
      I1 => \tmp_reg_224_reg[7]_2\,
      I2 => \tmp_reg_224_reg[7]\(0),
      I3 => \tmp_reg_224_reg[7]_1\(7),
      I4 => Q(0),
      I5 => \tmp_reg_224_reg[7]_3\,
      O => mux_1_1(7)
    );
\tmp_reg_224_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(0),
      I1 => mux_1_1(0),
      O => D(0),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(1),
      I1 => mux_1_1(1),
      O => D(1),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(2),
      I1 => mux_1_1(2),
      O => D(2),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(3),
      I1 => mux_1_1(3),
      O => D(3),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(4),
      I1 => mux_1_1(4),
      O => D(4),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(5),
      I1 => mux_1_1(5),
      O => D(5),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(6),
      I1 => mux_1_1(6),
      O => D(6),
      S => \tmp_reg_224_reg[7]\(1)
    );
\tmp_reg_224_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(7),
      I1 => mux_1_1(7),
      O => D(7),
      S => \tmp_reg_224_reg[7]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[144]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[68]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[142]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[96]\ : out STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_offset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln224_reg_1399_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rk_ce0 : in STD_LOGIC;
    rk_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ram_reg_i_29__2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_29__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln433_reg_1373 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln432_reg_1368_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_i_80_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln188_cast_reg_1249 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W : entity is "clefia_rk_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W is
  signal \^add_ln224_reg_1399_reg[0]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[142]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[68]\ : STD_LOGIC;
  signal ram_reg_i_100_n_0 : STD_LOGIC;
  signal ram_reg_i_122_n_0 : STD_LOGIC;
  signal ram_reg_i_126_n_0 : STD_LOGIC;
  signal ram_reg_i_85_n_0 : STD_LOGIC;
  signal ram_reg_i_90_n_0 : STD_LOGIC;
  signal ram_reg_i_98_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1792;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/rk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_122 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ram_reg_i_41__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of ram_reg_i_85 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of ram_reg_i_90 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of ram_reg_i_95 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of ram_reg_i_98 : label is "soft_lutpair478";
begin
  \add_ln224_reg_1399_reg[0]\ <= \^add_ln224_reg_1399_reg[0]\;
  \ap_CS_fsm_reg[142]\(0) <= \^ap_cs_fsm_reg[142]\(0);
  \ap_CS_fsm_reg[68]\ <= \^ap_cs_fsm_reg[68]\;
\b_offset_read_reg_307[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      I1 => Q(16),
      O => \^ap_cs_fsm_reg[142]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 9) => grp_ByteXor_1_fu_524_b_address0(5 downto 3),
      ADDRBWRADDR(8) => grp_ByteXor_1_fu_524_b_address0(5),
      ADDRBWRADDR(7 downto 5) => grp_ByteXor_1_fu_524_b_address0(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => rk_ce0,
      ENBWREN => rk_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_i_29__2_0\(3),
      I1 => Q(14),
      I2 => ram_reg_i_80_0(3),
      I3 => Q(4),
      I4 => add_ln188_cast_reg_1249(3),
      O => ram_reg_i_100_n_0
    );
ram_reg_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_i_29__2\(0),
      I1 => Q(15),
      I2 => \^add_ln224_reg_1399_reg[0]\,
      O => grp_ByteXor_11151_fu_384_b_offset(0)
    );
ram_reg_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_i_80_0(7),
      I1 => Q(4),
      I2 => add_ln188_cast_reg_1249(7),
      O => ram_reg_i_122_n_0
    );
ram_reg_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_i_29__2_0\(1),
      I1 => Q(14),
      I2 => ram_reg_i_80_0(1),
      I3 => Q(4),
      I4 => add_ln188_cast_reg_1249(1),
      O => ram_reg_i_126_n_0
    );
ram_reg_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ram_reg_i_29__2_0\(0),
      I1 => Q(14),
      I2 => ram_reg_i_80_0(0),
      I3 => Q(4),
      I4 => add_ln188_cast_reg_1249(0),
      O => \^add_ln224_reg_1399_reg[0]\
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(15),
      I3 => Q(14),
      O => \ap_CS_fsm_reg[30]\
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[68]\,
      I1 => Q(21),
      I2 => Q(20),
      I3 => Q(18),
      I4 => Q(17),
      I5 => \^ap_cs_fsm_reg[142]\(0),
      O => \ap_CS_fsm_reg[144]\
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => ram_reg_i_85_n_0,
      I1 => Q(14),
      I2 => Q(15),
      I3 => \ram_reg_i_29__2\(5),
      I4 => \ram_reg_i_29__2_0\(6),
      O => grp_ByteXor_11151_fu_384_b_offset(6)
    );
\ram_reg_i_35__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => ram_reg_i_90_n_0,
      I1 => Q(14),
      I2 => Q(15),
      I3 => \ram_reg_i_29__2\(4),
      I4 => \ram_reg_i_29__2_0\(5),
      O => grp_ByteXor_11151_fu_384_b_offset(5)
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => ram_reg_i_98_n_0,
      I1 => Q(14),
      I2 => Q(15),
      I3 => \ram_reg_i_29__2\(3),
      I4 => \ram_reg_i_29__2_0\(4),
      O => grp_ByteXor_11151_fu_384_b_offset(4)
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_i_29__2\(2),
      I1 => Q(15),
      I2 => ram_reg_i_100_n_0,
      O => grp_ByteXor_11151_fu_384_b_offset(3)
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => Q(2),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[96]\
    );
ram_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(11),
      O => \ap_CS_fsm_reg[16]\
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(9),
      O => \^ap_cs_fsm_reg[68]\
    );
ram_reg_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => ram_reg_i_122_n_0,
      I1 => Q(14),
      I2 => Q(15),
      I3 => \ram_reg_i_29__2\(6),
      I4 => \ram_reg_i_29__2_0\(7),
      O => grp_ByteXor_11151_fu_384_b_offset(7)
    );
ram_reg_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_i_80_0(6),
      I1 => Q(4),
      I2 => add_ln188_cast_reg_1249(6),
      O => ram_reg_i_85_n_0
    );
ram_reg_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => add_ln433_reg_1373(0),
      I1 => Q(13),
      I2 => Q(12),
      I3 => add_ln432_reg_1368_reg(0),
      O => grp_ByteXor_112_2_fu_366_b_offset(0)
    );
ram_reg_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_i_80_0(5),
      I1 => Q(4),
      I2 => add_ln188_cast_reg_1249(5),
      O => ram_reg_i_90_n_0
    );
ram_reg_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => add_ln433_reg_1373(1),
      I1 => Q(13),
      I2 => Q(12),
      I3 => add_ln432_reg_1368_reg(1),
      O => grp_ByteXor_112_2_fu_366_b_offset(1)
    );
ram_reg_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_i_29__2\(1),
      I1 => Q(15),
      I2 => ram_reg_i_126_n_0,
      O => grp_ByteXor_11151_fu_384_b_offset(1)
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => Q(15),
      I1 => add_ln188_cast_reg_1249(2),
      I2 => Q(4),
      I3 => ram_reg_i_80_0(2),
      I4 => Q(14),
      I5 => \ram_reg_i_29__2_0\(2),
      O => grp_ByteXor_11151_fu_384_b_offset(2)
    );
ram_reg_i_98: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_i_80_0(4),
      I1 => Q(4),
      I2 => add_ln188_cast_reg_1249(4),
      O => ram_reg_i_98_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W is
  port (
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    grp_ByteCpy_2_fu_516_src_q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_3631 : in STD_LOGIC;
    \reg_363_reg[0]\ : in STD_LOGIC;
    \reg_363_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_3571 : in STD_LOGIC;
    \reg_375_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]_5\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__6\ : in STD_LOGIC;
    rout_1_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_2_fu_516_src_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W : entity is "clefia_rout_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q1_reg_n_0_[0]\ : STD_LOGIC;
  signal \q1_reg_n_0_[1]\ : STD_LOGIC;
  signal \q1_reg_n_0_[2]\ : STD_LOGIC;
  signal \q1_reg_n_0_[3]\ : STD_LOGIC;
  signal \q1_reg_n_0_[4]\ : STD_LOGIC;
  signal \q1_reg_n_0_[5]\ : STD_LOGIC;
  signal \q1_reg_n_0_[6]\ : STD_LOGIC;
  signal \q1_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_125 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of mem_reg_i_133 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of mem_reg_i_134 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of mem_reg_i_135 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of mem_reg_i_136 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of mem_reg_i_137 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of mem_reg_i_138 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of mem_reg_i_139 : label is "soft_lutpair479";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rout_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute SOFT_HLUTNM of \src_load_15_reg_476[0]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[1]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[2]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[4]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[5]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[6]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \src_load_15_reg_476[7]_i_2\ : label is "soft_lutpair486";
begin
mem_reg_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(7),
      O => grp_ByteCpy_2_fu_516_src_q1(7)
    );
mem_reg_i_133: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(6),
      O => grp_ByteCpy_2_fu_516_src_q1(6)
    );
mem_reg_i_134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(5),
      O => grp_ByteCpy_2_fu_516_src_q1(5)
    );
mem_reg_i_135: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(4),
      O => grp_ByteCpy_2_fu_516_src_q1(4)
    );
mem_reg_i_136: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(3),
      O => grp_ByteCpy_2_fu_516_src_q1(3)
    );
mem_reg_i_137: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(2),
      O => grp_ByteCpy_2_fu_516_src_q1(2)
    );
mem_reg_i_138: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(1),
      O => grp_ByteCpy_2_fu_516_src_q1(1)
    );
mem_reg_i_139: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => \reg_363_reg[0]\,
      I2 => Q(0),
      O => grp_ByteCpy_2_fu_516_src_q1(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
\q1[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \q1_reg[7]_4\(0),
      I1 => \q1_reg[7]_5\,
      I2 => \q1_reg[7]_4\(3),
      I3 => \q1_reg[7]_4\(1),
      I4 => \q1_reg[7]_4\(2),
      I5 => \q1_reg[7]_4\(4),
      O => \ap_CS_fsm_reg[41]\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \q1_reg_n_0_[0]\,
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \q1_reg_n_0_[1]\,
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \q1_reg_n_0_[2]\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \q1_reg_n_0_[3]\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \q1_reg_n_0_[4]\,
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \q1_reg_n_0_[5]\,
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \q1_reg_n_0_[6]\,
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \q1_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(1),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(2),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(3),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(4),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(5),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(6),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_1_address0(0),
      A1 => rout_1_address0(1),
      A2 => rout_1_address0(2),
      A3 => rout_1_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(7),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__6\
    );
\reg_357[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[0]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(0),
      O => \q1_reg[7]_1\(0)
    );
\reg_357[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[1]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(1),
      O => \q1_reg[7]_1\(1)
    );
\reg_357[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[2]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(2),
      O => \q1_reg[7]_1\(2)
    );
\reg_357[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[3]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(3),
      O => \q1_reg[7]_1\(3)
    );
\reg_357[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[4]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(4),
      O => \q1_reg[7]_1\(4)
    );
\reg_357[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[5]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(5),
      O => \q1_reg[7]_1\(5)
    );
\reg_357[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[6]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(6),
      O => \q1_reg[7]_1\(6)
    );
\reg_357[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => reg_3571,
      I3 => \q0_reg_n_0_[7]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(7),
      O => \q1_reg[7]_1\(7)
    );
\reg_363[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[0]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(0),
      O => \q1_reg[7]_0\(0)
    );
\reg_363[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[1]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(1),
      O => \q1_reg[7]_0\(1)
    );
\reg_363[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[2]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(2),
      O => \q1_reg[7]_0\(2)
    );
\reg_363[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[3]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(3),
      O => \q1_reg[7]_0\(3)
    );
\reg_363[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[4]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(4),
      O => \q1_reg[7]_0\(4)
    );
\reg_363[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[5]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(5),
      O => \q1_reg[7]_0\(5)
    );
\reg_363[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[6]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(6),
      O => \q1_reg[7]_0\(6)
    );
\reg_363[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => reg_3631,
      I3 => \q0_reg_n_0_[7]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(7),
      O => \q1_reg[7]_0\(7)
    );
\reg_369[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[0]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(0),
      O => \q1_reg[7]_3\(0)
    );
\reg_369[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[1]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(1),
      O => \q1_reg[7]_3\(1)
    );
\reg_369[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[2]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(2),
      O => \q1_reg[7]_3\(2)
    );
\reg_369[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[3]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(3),
      O => \q1_reg[7]_3\(3)
    );
\reg_369[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[4]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(4),
      O => \q1_reg[7]_3\(4)
    );
\reg_369[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[5]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(5),
      O => \q1_reg[7]_3\(5)
    );
\reg_369[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[6]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(6),
      O => \q1_reg[7]_3\(6)
    );
\reg_369[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \reg_375_reg[7]\(0),
      I3 => \q0_reg_n_0_[7]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(7),
      O => \q1_reg[7]_3\(7)
    );
\reg_375[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[0]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(0),
      O => \q1_reg[7]_2\(0)
    );
\reg_375[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[1]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(1),
      O => \q1_reg[7]_2\(1)
    );
\reg_375[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[2]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(2),
      O => \q1_reg[7]_2\(2)
    );
\reg_375[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[3]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(3),
      O => \q1_reg[7]_2\(3)
    );
\reg_375[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[4]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(4),
      O => \q1_reg[7]_2\(4)
    );
\reg_375[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[5]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(5),
      O => \q1_reg[7]_2\(5)
    );
\reg_375[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[6]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(6),
      O => \q1_reg[7]_2\(6)
    );
\reg_375[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \reg_375_reg[7]\(1),
      I3 => \q0_reg_n_0_[7]\,
      I4 => \reg_363_reg[0]\,
      I5 => \reg_363_reg[7]\(7),
      O => \q1_reg[7]_2\(7)
    );
\src_load_15_reg_476[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(0),
      O => D(0)
    );
\src_load_15_reg_476[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(1),
      O => D(1)
    );
\src_load_15_reg_476[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(2),
      O => D(2)
    );
\src_load_15_reg_476[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(3),
      O => D(3)
    );
\src_load_15_reg_476[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(4),
      O => D(4)
    );
\src_load_15_reg_476[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(5),
      O => D(5)
    );
\src_load_15_reg_476[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(6),
      O => D(6)
    );
\src_load_15_reg_476[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => \reg_363_reg[0]\,
      I2 => \reg_363_reg[7]\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6 is
  port (
    \ap_CS_fsm_reg[117]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_0_0_i_2__7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__7\ : in STD_LOGIC;
    rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ByteCpy_2_fu_516_src_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6 : entity is "clefia_rout_RAM_AUTO_1R1W";
end design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6;

architecture STRUCTURE of design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_0\(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
\ram_reg_0_15_0_0_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_2__7\,
      I1 => Q(0),
      O => \ap_CS_fsm_reg[117]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(1),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(2),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(3),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(4),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(5),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(6),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(7),
      DPRA0 => '0',
      DPRA1 => grp_ByteCpy_2_fu_516_src_address1(0),
      DPRA2 => grp_ByteCpy_2_fu_516_src_address1(1),
      DPRA3 => grp_ByteCpy_2_fu_516_src_address1(2),
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteCpy_120 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet_fu_347_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \add_ln117_2_reg_146_reg[1]_0\ : out STD_LOGIC;
    \add_ln117_2_reg_146_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln117_2_reg_146_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    idx_fu_30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln117_2_reg_146_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[341]\ : in STD_LOGIC;
    grp_ByteCpy_120_fu_490_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[341]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_121_fu_482_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[341]_1\ : in STD_LOGIC;
    dst_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_39__2_0\ : in STD_LOGIC;
    \ram_reg_i_39__2_1\ : in STD_LOGIC;
    \ram_reg_i_39__2_2\ : in STD_LOGIC;
    \ram_reg_i_39__2_3\ : in STD_LOGIC;
    ram_reg_i_86 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_i_86_0 : in STD_LOGIC;
    ram_reg_i_86_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteCpy_120 : entity is "clefia_ByteCpy_120";
end design_1_clefia_0_0_clefia_ByteCpy_120;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteCpy_120 is
  signal add_ln117_2_fu_107_p2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \add_ln117_2_reg_146[5]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln117_2_reg_146_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal add_ln117_fu_87_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[342]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_ap_ready : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_dst_address0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal grp_ClefiaKeySet_fu_347_rk_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal idx_fu_300 : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \idx_fu_30_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_i_128_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__2_n_0\ : STD_LOGIC;
  signal \NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln117_2_reg_146_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[341]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_CS_fsm[342]_i_1\ : label is "soft_lutpair161";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2\ : label is "soft_lutpair163";
begin
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
\add_ln117_2_reg_146[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_30_reg(3),
      I1 => \add_ln117_2_reg_146_reg[7]_1\(3),
      O => \add_ln117_2_reg_146[5]_i_2_n_0\
    );
\add_ln117_2_reg_146[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \idx_fu_30_reg__0\(1),
      I2 => idx_fu_30_reg(3),
      I3 => \idx_fu_30_reg__0\(2),
      I4 => \idx_fu_30_reg__0\(0),
      O => idx_fu_300
    );
\add_ln117_2_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \idx_fu_30_reg__0\(0),
      Q => \add_ln117_2_reg_146_reg[7]_0\(0),
      R => '0'
    );
\add_ln117_2_reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \idx_fu_30_reg__0\(1),
      Q => grp_ByteCpy_120_fu_490_dst_address0(1),
      R => '0'
    );
\add_ln117_2_reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \idx_fu_30_reg__0\(2),
      Q => \add_ln117_2_reg_146_reg[7]_0\(1),
      R => '0'
    );
\add_ln117_2_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_2_fu_107_p2(3),
      Q => grp_ByteCpy_120_fu_490_dst_address0(3),
      R => '0'
    );
\add_ln117_2_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_2_fu_107_p2(4),
      Q => \add_ln117_2_reg_146_reg[7]_0\(2),
      R => '0'
    );
\add_ln117_2_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_2_fu_107_p2(5),
      Q => grp_ByteCpy_120_fu_490_dst_address0(5),
      R => '0'
    );
\add_ln117_2_reg_146_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_ln117_2_fu_107_p2(5),
      CO(1) => \NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln117_2_reg_146_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => idx_fu_30_reg(3),
      O(3 downto 2) => \NLW_add_ln117_2_reg_146_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln117_2_fu_107_p2(4 downto 3),
      S(3 downto 2) => B"01",
      S(1) => \add_ln117_2_reg_146_reg[7]_1\(3),
      S(0) => \add_ln117_2_reg_146[5]_i_2_n_0\
    );
\add_ln117_2_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => \add_ln117_2_reg_146_reg[7]_1\(3),
      Q => \add_ln117_2_reg_146_reg[7]_0\(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => grp_ByteCpy_120_fu_490_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \idx_fu_30_reg__0\(1),
      I1 => idx_fu_30_reg(3),
      I2 => \idx_fu_30_reg__0\(2),
      I3 => \idx_fu_30_reg__0\(0),
      I4 => ap_CS_fsm_state2,
      O => grp_ByteCpy_120_fu_490_ap_ready
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \idx_fu_30_reg__0\(0),
      I2 => \idx_fu_30_reg__0\(2),
      I3 => idx_fu_30_reg(3),
      I4 => \idx_fu_30_reg__0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[341]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I1 => \add_ln117_2_reg_146_reg[7]_1\(0),
      I2 => \ap_CS_fsm_reg[341]\,
      I3 => \ap_CS_fsm[342]_i_2_n_0\,
      I4 => \add_ln117_2_reg_146_reg[7]_1\(1),
      O => D(0)
    );
\ap_CS_fsm[342]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln117_2_reg_146_reg[7]_1\(1),
      I1 => \ap_CS_fsm[342]_i_2_n_0\,
      O => D(1)
    );
\ap_CS_fsm[342]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I2 => grp_ByteCpy_120_fu_490_ap_ready,
      I3 => \ap_CS_fsm_reg[341]_0\(0),
      I4 => grp_ByteCpy_121_fu_482_ap_start_reg,
      I5 => \ap_CS_fsm_reg[341]_1\,
      O => \ap_CS_fsm[342]_i_2_n_0\
    );
\ap_CS_fsm[471]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \add_ln117_2_reg_146_reg[7]_1\(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I3 => grp_ByteCpy_120_fu_490_ap_ready,
      I4 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I5 => \add_ln117_2_reg_146_reg[7]_1\(3),
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SR(0)
    );
grp_ByteCpy_120_fu_490_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FFFFFF0808"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I1 => \add_ln117_2_reg_146_reg[7]_1\(0),
      I2 => \ap_CS_fsm_reg[341]\,
      I3 => grp_ByteCpy_120_fu_490_ap_ready,
      I4 => \add_ln117_2_reg_146_reg[7]_1\(2),
      I5 => grp_ByteCpy_120_fu_490_ap_start_reg,
      O => grp_ClefiaKeySet_fu_347_ap_start_reg_reg
    );
\idx_fu_30[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_30_reg__0\(0),
      I1 => \idx_fu_30_reg__0\(1),
      O => add_ln117_fu_87_p2(1)
    );
\idx_fu_30[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \idx_fu_30_reg__0\(0),
      I1 => \idx_fu_30_reg__0\(1),
      I2 => \idx_fu_30_reg__0\(2),
      O => add_ln117_fu_87_p2(2)
    );
\idx_fu_30[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_30[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \idx_fu_30_reg__0\(1),
      I1 => \idx_fu_30_reg__0\(0),
      I2 => \idx_fu_30_reg__0\(2),
      I3 => idx_fu_30_reg(3),
      O => add_ln117_fu_87_p2(3)
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_87_p2(0),
      Q => \idx_fu_30_reg__0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_87_p2(1),
      Q => \idx_fu_30_reg__0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_87_p2(2),
      Q => \idx_fu_30_reg__0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_87_p2(3),
      Q => idx_fu_30_reg(3),
      R => ap_NS_fsm1
    );
ram_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545700005457FFFF"
    )
        port map (
      I0 => grp_ByteCpy_120_fu_490_dst_address0(5),
      I1 => \add_ln117_2_reg_146_reg[7]_1\(3),
      I2 => \add_ln117_2_reg_146_reg[7]_1\(1),
      I3 => ram_reg_i_86(2),
      I4 => ram_reg_i_86_0,
      I5 => ram_reg_i_86_1(2),
      O => \add_ln117_2_reg_146_reg[5]_0\
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545700005457FFFF"
    )
        port map (
      I0 => grp_ByteCpy_120_fu_490_dst_address0(3),
      I1 => \add_ln117_2_reg_146_reg[7]_1\(3),
      I2 => \add_ln117_2_reg_146_reg[7]_1\(1),
      I3 => ram_reg_i_86(1),
      I4 => ram_reg_i_86_0,
      I5 => ram_reg_i_86_1(1),
      O => ram_reg_i_128_n_0
    );
ram_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545700005457FFFF"
    )
        port map (
      I0 => grp_ByteCpy_120_fu_490_dst_address0(1),
      I1 => \add_ln117_2_reg_146_reg[7]_1\(3),
      I2 => \add_ln117_2_reg_146_reg[7]_1\(1),
      I3 => ram_reg_i_86(0),
      I4 => ram_reg_i_86_0,
      I5 => ram_reg_i_86_1(0),
      O => \add_ln117_2_reg_146_reg[1]_0\
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303332FCFCFCFE"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_rk_address0(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => idx_fu_30(0),
      O => \ram_reg_i_39__2_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \ram_reg_i_39__2_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => grp_ByteXor_11151_fu_384_b_offset(0),
      I4 => ram_reg_1,
      I5 => grp_ByteXor_1_fu_524_b_address0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCC55CC0FCC0FCC"
    )
        port map (
      I0 => ram_reg_i_128_n_0,
      I1 => dst_address0(0),
      I2 => \ram_reg_i_39__2_0\,
      I3 => \ram_reg_i_39__2_1\,
      I4 => \ram_reg_i_39__2_2\,
      I5 => \ram_reg_i_39__2_3\,
      O => grp_ClefiaKeySet_fu_347_rk_address0(3)
    );
\retval_0_reg_425[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ByteCpy_120_fu_490_ap_start_reg,
      I2 => grp_ByteCpy_120_fu_490_ap_ready,
      I3 => grp_ClefiaDoubleSwap_fu_877_ap_done,
      I4 => \add_ln117_2_reg_146_reg[7]_1\(3),
      O => \ap_CS_fsm_reg[0]_0\
    );
skey_U: entity work.design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R
     port map (
      D(0) => add_ln117_fu_87_p2(0),
      Q(3) => idx_fu_30_reg(3),
      Q(2 downto 0) => \idx_fu_30_reg__0\(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[7]_0\(3 downto 0) => \q0_reg[7]\(3 downto 0),
      \q0_reg[7]_1\(0) => \add_ln117_2_reg_146_reg[7]_1\(3),
      \q0_reg[7]_2\(0) => ap_CS_fsm_state2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ByteXor_143 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[110]\ : out STD_LOGIC;
    idx_fu_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[104]\ : out STD_LOGIC;
    grp_ByteXor_143_fu_475_dst_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx_fu_40_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ByteXor_143_fu_475_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_7_7_i_1__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \tmp_reg_224_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_224_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ByteXor_143 : entity is "clefia_ByteXor_143";
end design_1_clefia_0_0_clefia_ByteXor_143;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ByteXor_143 is
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_143_fu_475_a_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_ByteXor_143_fu_475_ap_done : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_ap_ready : STD_LOGIC;
  signal \^idx_fu_40\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_400 : STD_LOGIC;
  signal \idx_fu_40[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_40[2]_i_1_n_0\ : STD_LOGIC;
  signal \^idx_fu_40_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_fu_149_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_reg_224[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_224[7]_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln124_2_reg_219[2]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln124_2_reg_219[3]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[104]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_CS_fsm[105]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_CS_fsm[110]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[111]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__31\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair95";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_143_fu_475_ap_start_reg_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_14__4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_16__2\ : label is "soft_lutpair91";
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  idx_fu_40(0) <= \^idx_fu_40\(0);
  \idx_fu_40_reg[1]_0\(1 downto 0) <= \^idx_fu_40_reg[1]_0\(1 downto 0);
\add_ln124_2_reg_219[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_40\(0),
      O => grp_ByteXor_143_fu_475_a_address0(2)
    );
\add_ln124_2_reg_219[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^idx_fu_40_reg[1]_0\(1),
      I2 => \^idx_fu_40\(0),
      I3 => \^idx_fu_40_reg[1]_0\(0),
      O => idx_fu_400
    );
\add_ln124_2_reg_219[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^idx_fu_40\(0),
      I1 => Q(7),
      I2 => Q(3),
      O => grp_ByteXor_143_fu_475_a_address0(3)
    );
\add_ln124_2_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \^idx_fu_40_reg[1]_0\(0),
      Q => dst_address0(0),
      R => '0'
    );
\add_ln124_2_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => \^idx_fu_40_reg[1]_0\(1),
      Q => dst_address0(1),
      R => '0'
    );
\add_ln124_2_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => grp_ByteXor_143_fu_475_a_address0(2),
      Q => dst_address0(2),
      R => '0'
    );
\add_ln124_2_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => grp_ByteXor_143_fu_475_a_address0(3),
      Q => dst_address0(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF040000FF00"
    )
        port map (
      I0 => \^idx_fu_40_reg[1]_0\(1),
      I1 => \^idx_fu_40\(0),
      I2 => \^idx_fu_40_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_475_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[104]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_ByteXor_143_fu_475_ap_done,
      I2 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[105]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_ap_done,
      I1 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => grp_ByteXor_143_fu_475_ap_done,
      I2 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[111]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_ap_done,
      I1 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^idx_fu_40_reg[1]_0\(0),
      I2 => \^idx_fu_40\(0),
      I3 => \^idx_fu_40_reg[1]_0\(1),
      I4 => grp_ByteXor_143_fu_475_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => grp_ByteXor_143_fu_475_ap_done
    );
\ap_CS_fsm[1]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_ByteXor_143_fu_475_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ByteXor_143_fu_475_ap_done,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_ap_done,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^idx_fu_40_reg[1]_0\(0),
      I2 => \^idx_fu_40\(0),
      I3 => \^idx_fu_40_reg[1]_0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ByteXor_143_fu_475_ap_done,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_ap_done,
      I1 => Q(3),
      O => D(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
grp_ByteXor_143_fu_475_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_ByteXor_143_fu_475_ap_ready,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(2),
      I5 => grp_ByteXor_143_fu_475_ap_start_reg,
      O => \ap_CS_fsm_reg[27]\
    );
grp_ByteXor_143_fu_475_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^idx_fu_40_reg[1]_0\(1),
      I1 => \^idx_fu_40\(0),
      I2 => \^idx_fu_40_reg[1]_0\(0),
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => grp_ByteXor_143_fu_475_ap_ready
    );
\idx_fu_40[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000626662666266"
    )
        port map (
      I0 => \^idx_fu_40_reg[1]_0\(0),
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^idx_fu_40_reg[1]_0\(1),
      I3 => \^idx_fu_40\(0),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_475_ap_start_reg,
      O => \idx_fu_40[0]_i_1_n_0\
    );
\idx_fu_40[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C6C6C"
    )
        port map (
      I0 => \^idx_fu_40_reg[1]_0\(0),
      I1 => \^idx_fu_40_reg[1]_0\(1),
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ByteXor_143_fu_475_ap_start_reg,
      O => \idx_fu_40[1]_i_1_n_0\
    );
\idx_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006CCC6CCC6CCC"
    )
        port map (
      I0 => \^idx_fu_40_reg[1]_0\(0),
      I1 => \^idx_fu_40\(0),
      I2 => \^idx_fu_40_reg[1]_0\(1),
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ByteXor_143_fu_475_ap_start_reg,
      O => \idx_fu_40[2]_i_1_n_0\
    );
\idx_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[0]_i_1_n_0\,
      Q => \^idx_fu_40_reg[1]_0\(0),
      R => '0'
    );
\idx_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[1]_i_1_n_0\,
      Q => \^idx_fu_40_reg[1]_0\(1),
      R => '0'
    );
\idx_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx_fu_40[2]_i_1_n_0\,
      Q => \^idx_fu_40\(0),
      R => '0'
    );
mux_42_8_1_1_U93: entity work.design_1_clefia_0_0_clefia_mux_42_8_1_1
     port map (
      D(7 downto 0) => tmp_fu_149_p6(7 downto 0),
      Q(0) => Q(7),
      \tmp_reg_224_reg[0]\ => \tmp_reg_224[0]_i_6_n_0\,
      \tmp_reg_224_reg[0]_0\ => \tmp_reg_224[0]_i_7_n_0\,
      \tmp_reg_224_reg[0]_1\ => \tmp_reg_224[0]_i_4_n_0\,
      \tmp_reg_224_reg[0]_2\ => \tmp_reg_224[0]_i_5_n_0\,
      \tmp_reg_224_reg[1]\ => \tmp_reg_224[1]_i_6_n_0\,
      \tmp_reg_224_reg[1]_0\ => \tmp_reg_224[1]_i_7_n_0\,
      \tmp_reg_224_reg[1]_1\ => \tmp_reg_224[1]_i_4_n_0\,
      \tmp_reg_224_reg[1]_2\ => \tmp_reg_224[1]_i_5_n_0\,
      \tmp_reg_224_reg[2]\ => \tmp_reg_224[2]_i_6_n_0\,
      \tmp_reg_224_reg[2]_0\ => \tmp_reg_224[2]_i_7_n_0\,
      \tmp_reg_224_reg[2]_1\ => \tmp_reg_224[2]_i_4_n_0\,
      \tmp_reg_224_reg[2]_2\ => \tmp_reg_224[2]_i_5_n_0\,
      \tmp_reg_224_reg[3]\ => \tmp_reg_224[3]_i_6_n_0\,
      \tmp_reg_224_reg[3]_0\ => \tmp_reg_224[3]_i_7_n_0\,
      \tmp_reg_224_reg[3]_1\ => \tmp_reg_224[3]_i_4_n_0\,
      \tmp_reg_224_reg[3]_2\ => \tmp_reg_224[3]_i_5_n_0\,
      \tmp_reg_224_reg[4]\ => \tmp_reg_224[4]_i_6_n_0\,
      \tmp_reg_224_reg[4]_0\ => \tmp_reg_224[4]_i_7_n_0\,
      \tmp_reg_224_reg[4]_1\ => \tmp_reg_224[4]_i_4_n_0\,
      \tmp_reg_224_reg[4]_2\ => \tmp_reg_224[4]_i_5_n_0\,
      \tmp_reg_224_reg[5]\ => \tmp_reg_224[5]_i_6_n_0\,
      \tmp_reg_224_reg[5]_0\ => \tmp_reg_224[5]_i_7_n_0\,
      \tmp_reg_224_reg[5]_1\ => \tmp_reg_224[5]_i_4_n_0\,
      \tmp_reg_224_reg[5]_2\ => \tmp_reg_224[5]_i_5_n_0\,
      \tmp_reg_224_reg[6]\ => \tmp_reg_224[6]_i_6_n_0\,
      \tmp_reg_224_reg[6]_0\ => \tmp_reg_224[6]_i_7_n_0\,
      \tmp_reg_224_reg[6]_1\ => \tmp_reg_224[6]_i_4_n_0\,
      \tmp_reg_224_reg[6]_2\ => \tmp_reg_224[6]_i_5_n_0\,
      \tmp_reg_224_reg[7]\(1 downto 0) => \^idx_fu_40_reg[1]_0\(1 downto 0),
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]_0\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => \tmp_reg_224_reg[7]_1\(7 downto 0),
      \tmp_reg_224_reg[7]_2\ => \tmp_reg_224[7]_i_6_n_0\,
      \tmp_reg_224_reg[7]_3\ => \tmp_reg_224[7]_i_7_n_0\,
      \tmp_reg_224_reg[7]_4\(7 downto 0) => \tmp_reg_224_reg[7]_2\(7 downto 0),
      \tmp_reg_224_reg[7]_5\(7 downto 0) => \tmp_reg_224_reg[7]_3\(7 downto 0),
      \tmp_reg_224_reg[7]_6\ => \tmp_reg_224[7]_i_4_n_0\,
      \tmp_reg_224_reg[7]_7\ => \tmp_reg_224[7]_i_5_n_0\
    );
\ram_reg_0_15_0_0_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD07"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => \^idx_fu_40\(0),
      O => \ap_CS_fsm_reg[104]\
    );
\ram_reg_0_15_0_0_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9C0"
    )
        port map (
      I0 => Q(7),
      I1 => \^idx_fu_40\(0),
      I2 => Q(3),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[110]\
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(0),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(0),
      I4 => tmp_reg_224(0),
      O => grp_ByteXor_143_fu_475_dst_d0(0)
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(1),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(1),
      I4 => tmp_reg_224(1),
      O => grp_ByteXor_143_fu_475_dst_d0(1)
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(2),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(2),
      I4 => tmp_reg_224(2),
      O => grp_ByteXor_143_fu_475_dst_d0(2)
    );
ram_reg_0_15_3_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(3),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(3),
      I4 => tmp_reg_224(3),
      O => grp_ByteXor_143_fu_475_dst_d0(3)
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(4),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(4),
      I4 => tmp_reg_224(4),
      O => grp_ByteXor_143_fu_475_dst_d0(4)
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(5),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(5),
      I4 => tmp_reg_224(5),
      O => grp_ByteXor_143_fu_475_dst_d0(5)
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(6),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(6),
      I4 => tmp_reg_224(6),
      O => grp_ByteXor_143_fu_475_dst_d0(6)
    );
ram_reg_0_15_7_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5457ABA8"
    )
        port map (
      I0 => q0(7),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \ram_reg_0_15_7_7_i_1__5\(7),
      I4 => tmp_reg_224(7),
      O => grp_ByteXor_143_fu_475_dst_d0(7)
    );
\tmp_reg_224[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(0),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(0),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(0),
      O => \tmp_reg_224[0]_i_4_n_0\
    );
\tmp_reg_224[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(0),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(0),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(0),
      O => \tmp_reg_224[0]_i_5_n_0\
    );
\tmp_reg_224[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(0),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(0),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(0),
      O => \tmp_reg_224[0]_i_6_n_0\
    );
\tmp_reg_224[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(0),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(0),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(0),
      O => \tmp_reg_224[0]_i_7_n_0\
    );
\tmp_reg_224[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(1),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(1),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(1),
      O => \tmp_reg_224[1]_i_4_n_0\
    );
\tmp_reg_224[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(1),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(1),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(1),
      O => \tmp_reg_224[1]_i_5_n_0\
    );
\tmp_reg_224[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(1),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(1),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(1),
      O => \tmp_reg_224[1]_i_6_n_0\
    );
\tmp_reg_224[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(1),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(1),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(1),
      O => \tmp_reg_224[1]_i_7_n_0\
    );
\tmp_reg_224[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(2),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(2),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(2),
      O => \tmp_reg_224[2]_i_4_n_0\
    );
\tmp_reg_224[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(2),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(2),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(2),
      O => \tmp_reg_224[2]_i_5_n_0\
    );
\tmp_reg_224[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(2),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(2),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(2),
      O => \tmp_reg_224[2]_i_6_n_0\
    );
\tmp_reg_224[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(2),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(2),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(2),
      O => \tmp_reg_224[2]_i_7_n_0\
    );
\tmp_reg_224[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(3),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(3),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(3),
      O => \tmp_reg_224[3]_i_4_n_0\
    );
\tmp_reg_224[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(3),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(3),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(3),
      O => \tmp_reg_224[3]_i_5_n_0\
    );
\tmp_reg_224[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(3),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(3),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(3),
      O => \tmp_reg_224[3]_i_6_n_0\
    );
\tmp_reg_224[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(3),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(3),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(3),
      O => \tmp_reg_224[3]_i_7_n_0\
    );
\tmp_reg_224[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(4),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(4),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(4),
      O => \tmp_reg_224[4]_i_4_n_0\
    );
\tmp_reg_224[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(4),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(4),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(4),
      O => \tmp_reg_224[4]_i_5_n_0\
    );
\tmp_reg_224[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(4),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(4),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(4),
      O => \tmp_reg_224[4]_i_6_n_0\
    );
\tmp_reg_224[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(4),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(4),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(4),
      O => \tmp_reg_224[4]_i_7_n_0\
    );
\tmp_reg_224[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(5),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(5),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(5),
      O => \tmp_reg_224[5]_i_4_n_0\
    );
\tmp_reg_224[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(5),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(5),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(5),
      O => \tmp_reg_224[5]_i_5_n_0\
    );
\tmp_reg_224[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(5),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(5),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(5),
      O => \tmp_reg_224[5]_i_6_n_0\
    );
\tmp_reg_224[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(5),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(5),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(5),
      O => \tmp_reg_224[5]_i_7_n_0\
    );
\tmp_reg_224[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(6),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(6),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(6),
      O => \tmp_reg_224[6]_i_4_n_0\
    );
\tmp_reg_224[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(6),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(6),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(6),
      O => \tmp_reg_224[6]_i_5_n_0\
    );
\tmp_reg_224[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(6),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(6),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(6),
      O => \tmp_reg_224[6]_i_6_n_0\
    );
\tmp_reg_224[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(6),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(6),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(6),
      O => \tmp_reg_224[6]_i_7_n_0\
    );
\tmp_reg_224[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2_2\(7),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_3\(7),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_4\(7),
      O => \tmp_reg_224[7]_i_4_n_0\
    );
\tmp_reg_224[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_2\(7),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_2_0\(7),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_2_1\(7),
      O => \tmp_reg_224[7]_i_5_n_0\
    );
\tmp_reg_224[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3_2\(7),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_3\(7),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_4\(7),
      O => \tmp_reg_224[7]_i_6_n_0\
    );
\tmp_reg_224[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_224[7]_i_3\(7),
      I1 => Q(5),
      I2 => \tmp_reg_224[7]_i_3_0\(7),
      I3 => Q(3),
      I4 => \tmp_reg_224[7]_i_3_1\(7),
      O => \tmp_reg_224[7]_i_7_n_0\
    );
\tmp_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(0),
      Q => tmp_reg_224(0),
      R => '0'
    );
\tmp_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(1),
      Q => tmp_reg_224(1),
      R => '0'
    );
\tmp_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(2),
      Q => tmp_reg_224(2),
      R => '0'
    );
\tmp_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(3),
      Q => tmp_reg_224(3),
      R => '0'
    );
\tmp_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(4),
      Q => tmp_reg_224(4),
      R => '0'
    );
\tmp_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(5),
      Q => tmp_reg_224(5),
      R => '0'
    );
\tmp_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(6),
      Q => tmp_reg_224(6),
      R => '0'
    );
\tmp_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_400,
      D => tmp_fu_149_p6(7),
      Q => tmp_reg_224(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaDoubleSwap is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_fu_877_ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteCpy_fu_344_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_fu_877_lk_ce0 : out STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_lk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDoubleSwap_fu_877_lk_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaDoubleSwap : entity is "clefia_ClefiaDoubleSwap";
end design_1_clefia_0_0_clefia_ClefiaDoubleSwap;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaDoubleSwap is
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal data5 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal data6 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal data7 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_ByteCpy_fu_344_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_fu_344_n_19 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_n_20 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_n_21 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_n_22 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_n_23 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_19__0_n_0\ : STD_LOGIC;
  signal t_U_n_10 : STD_LOGIC;
  signal t_U_n_11 : STD_LOGIC;
  signal t_U_n_12 : STD_LOGIC;
  signal t_U_n_13 : STD_LOGIC;
  signal t_U_n_14 : STD_LOGIC;
  signal t_U_n_9 : STD_LOGIC;
  signal t_ce0 : STD_LOGIC;
  signal t_ce1 : STD_LOGIC;
  signal \tmp_16_reg_668[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln248_reg_613[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln250_reg_628[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln252_reg_643[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__31\ : label is "soft_lutpair270";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \q0[7]_i_3__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \q1[7]_i_1__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \q1[7]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_15__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_19__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \trunc_ln250_reg_628[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \trunc_ln252_reg_643[0]_i_1\ : label is "soft_lutpair269";
begin
  \ap_CS_fsm_reg[11]_0\(0) <= \^ap_cs_fsm_reg[11]_0\(0);
\ap_CS_fsm[1]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^ap_cs_fsm_reg[11]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
grp_ByteCpy_fu_344: entity work.design_1_clefia_0_0_clefia_ByteCpy_32
     port map (
      ADDRARDADDR(3) => grp_ByteCpy_fu_344_n_19,
      ADDRARDADDR(2) => grp_ByteCpy_fu_344_n_20,
      ADDRARDADDR(1) => grp_ByteCpy_fu_344_n_21,
      ADDRARDADDR(0) => grp_ByteCpy_fu_344_n_22,
      D(7 downto 0) => D(7 downto 0),
      Q(11) => \^ap_cs_fsm_reg[11]_0\(0),
      Q(10) => ap_CS_fsm_state11,
      Q(9) => ap_CS_fsm_state10,
      Q(8) => ap_CS_fsm_state9,
      Q(7) => ap_CS_fsm_state8,
      Q(6) => ap_CS_fsm_state7,
      Q(5) => ap_CS_fsm_state6,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      WEA(0) => t_ce1,
      \ap_CS_fsm_reg[10]\(1) => ap_NS_fsm(11),
      \ap_CS_fsm_reg[10]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[10]_0\ => grp_ByteCpy_fu_344_n_23,
      \ap_CS_fsm_reg[2]_0\(0) => \ap_CS_fsm_reg[2]_0\(0),
      \ap_CS_fsm_reg[463]\(7 downto 0) => Q(7 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_ByteCpy_fu_344_ap_start_reg => grp_ByteCpy_fu_344_ap_start_reg,
      grp_ByteCpy_fu_344_ap_start_reg_reg => grp_ClefiaDoubleSwap_fu_877_ap_done,
      grp_ByteCpy_fu_344_ap_start_reg_reg_0 => grp_ByteCpy_fu_344_ap_start_reg_reg_0,
      grp_ClefiaDoubleSwap_fu_877_ap_start_reg => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      grp_ClefiaDoubleSwap_fu_877_ap_start_reg0 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg0,
      grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0),
      grp_ClefiaDoubleSwap_fu_877_lk_ce0 => grp_ClefiaDoubleSwap_fu_877_lk_ce0,
      p_2_in => p_2_in,
      ram_reg => t_U_n_11,
      ram_reg_0 => t_U_n_14,
      \ram_reg_0_15_0_0_i_4__1\ => \ram_reg_0_15_0_0_i_19__0_n_0\,
      \ram_reg_0_15_0_0_i_5__1\ => t_U_n_9,
      ram_reg_1 => t_U_n_10,
      ram_reg_2 => t_U_n_13,
      ram_reg_3 => t_U_n_12,
      t_ce0 => t_ce0
    );
grp_ByteCpy_fu_344_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_fu_344_n_23,
      Q => grp_ByteCpy_fu_344_ap_start_reg,
      R => SR(0)
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      O => ap_NS_fsm1
    );
\q1[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state8,
      I4 => \q1_reg[7]\,
      O => E(0)
    );
\q1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state6,
      O => p_2_in
    );
\ram_reg_0_15_0_0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state7,
      O => grp_ClefiaDoubleSwap_fu_877_lk_address1(3)
    );
\ram_reg_0_15_0_0_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state4,
      O => \ram_reg_0_15_0_0_i_15__1_n_0\
    );
\ram_reg_0_15_0_0_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state9,
      O => \ram_reg_0_15_0_0_i_16__1_n_0\
    );
\ram_reg_0_15_0_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state8,
      O => \ram_reg_0_15_0_0_i_19__0_n_0\
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state7,
      I3 => \ram_reg_0_15_0_0_i_15__1_n_0\,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state8,
      O => grp_ClefiaDoubleSwap_fu_877_lk_address1(0)
    );
\ram_reg_0_15_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF50FF50FF55FF54"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state6,
      O => grp_ClefiaDoubleSwap_fu_877_lk_address1(1)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FF11FF11FF10"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state4,
      I3 => \ram_reg_0_15_0_0_i_16__1_n_0\,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state5,
      O => grp_ClefiaDoubleSwap_fu_877_lk_address1(2)
    );
t_U: entity work.design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(3) => grp_ByteCpy_fu_344_n_19,
      ADDRARDADDR(2) => grp_ByteCpy_fu_344_n_20,
      ADDRARDADDR(1) => grp_ByteCpy_fu_344_n_21,
      ADDRARDADDR(0) => grp_ByteCpy_fu_344_n_22,
      Q(7) => ap_CS_fsm_state10,
      Q(6) => ap_CS_fsm_state9,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      WEA(0) => t_ce1,
      \ap_CS_fsm_reg[4]\ => t_U_n_14,
      \ap_CS_fsm_reg[5]\ => t_U_n_10,
      \ap_CS_fsm_reg[5]_0\ => t_U_n_11,
      \ap_CS_fsm_reg[6]\ => t_U_n_9,
      \ap_CS_fsm_reg[8]\ => t_U_n_13,
      \ap_CS_fsm_reg[9]\ => t_U_n_12,
      ap_clk => ap_clk,
      data0(0) => data0(0),
      data4(0) => data4(7),
      data5(0) => data5(7),
      data6(0) => data6(7),
      data7(0) => data7(7),
      lk_d0(7 downto 0) => lk_d0(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      q1(7 downto 0) => q1(7 downto 0),
      ram_reg_0(6 downto 0) => data1(7 downto 1),
      ram_reg_1(6 downto 0) => \data0__0\(7 downto 1),
      ram_reg_2(6 downto 0) => data2(7 downto 1),
      ram_reg_3(6 downto 0) => data3(7 downto 1),
      t_ce0 => t_ce0
    );
\tmp_16_reg_668[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(7),
      I1 => ap_CS_fsm_state6,
      I2 => data0(0),
      O => \tmp_16_reg_668[0]_i_1_n_0\
    );
\tmp_16_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_16_reg_668[0]_i_1_n_0\,
      Q => data0(0),
      R => '0'
    );
\tmp_s_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(1),
      Q => data3(1),
      R => '0'
    );
\tmp_s_reg_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(2),
      Q => data3(2),
      R => '0'
    );
\tmp_s_reg_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(3),
      Q => data3(3),
      R => '0'
    );
\tmp_s_reg_608_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(4),
      Q => data3(4),
      R => '0'
    );
\tmp_s_reg_608_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(5),
      Q => data3(5),
      R => '0'
    );
\tmp_s_reg_608_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(6),
      Q => data3(6),
      R => '0'
    );
\tmp_s_reg_608_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(7),
      Q => data3(7),
      R => '0'
    );
\trunc_ln246_reg_593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(0),
      Q => data7(7),
      R => '0'
    );
\trunc_ln248_reg_613[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => ap_CS_fsm_state3,
      I2 => data6(7),
      O => \trunc_ln248_reg_613[0]_i_1_n_0\
    );
\trunc_ln248_reg_613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln248_reg_613[0]_i_1_n_0\,
      Q => data6(7),
      R => '0'
    );
\trunc_ln250_reg_628[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state4,
      I2 => data5(7),
      O => \trunc_ln250_reg_628[0]_i_1_n_0\
    );
\trunc_ln250_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln250_reg_628[0]_i_1_n_0\,
      Q => data5(7),
      R => '0'
    );
\trunc_ln252_reg_643[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state5,
      I2 => data4(7),
      O => \trunc_ln252_reg_643[0]_i_1_n_0\
    );
\trunc_ln252_reg_643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln252_reg_643[0]_i_1_n_0\,
      Q => data4(7),
      R => '0'
    );
\trunc_ln257_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(0),
      Q => data2(1),
      R => '0'
    );
\trunc_ln257_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(1),
      Q => data2(2),
      R => '0'
    );
\trunc_ln257_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(2),
      Q => data2(3),
      R => '0'
    );
\trunc_ln257_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(3),
      Q => data2(4),
      R => '0'
    );
\trunc_ln257_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(4),
      Q => data2(5),
      R => '0'
    );
\trunc_ln257_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(5),
      Q => data2(6),
      R => '0'
    );
\trunc_ln257_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(6),
      Q => data2(7),
      R => '0'
    );
\trunc_ln259_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(0),
      Q => data1(1),
      R => '0'
    );
\trunc_ln259_reg_693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(1),
      Q => data1(2),
      R => '0'
    );
\trunc_ln259_reg_693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(2),
      Q => data1(3),
      R => '0'
    );
\trunc_ln259_reg_693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(3),
      Q => data1(4),
      R => '0'
    );
\trunc_ln259_reg_693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(4),
      Q => data1(5),
      R => '0'
    );
\trunc_ln259_reg_693_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(5),
      Q => data1(6),
      R => '0'
    );
\trunc_ln259_reg_693_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(6),
      Q => data1(7),
      R => '0'
    );
\trunc_ln261_reg_708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(0),
      Q => \data0__0\(1),
      R => '0'
    );
\trunc_ln261_reg_708_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(1),
      Q => \data0__0\(2),
      R => '0'
    );
\trunc_ln261_reg_708_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(2),
      Q => \data0__0\(3),
      R => '0'
    );
\trunc_ln261_reg_708_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(3),
      Q => \data0__0\(4),
      R => '0'
    );
\trunc_ln261_reg_708_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(4),
      Q => \data0__0\(5),
      R => '0'
    );
\trunc_ln261_reg_708_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(5),
      Q => \data0__0\(6),
      R => '0'
    );
\trunc_ln261_reg_708_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(6),
      Q => \data0__0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1 is
  port (
    lk_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_preg_reg[4]\ : out STD_LOGIC;
    \ap_return_preg_reg[3]\ : out STD_LOGIC;
    \ap_return_preg_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[91]\ : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[332]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_ByteCpy_117_fu_366_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \retval_0_reg_425_reg[2]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[3]\ : out STD_LOGIC;
    \retval_0_reg_425_reg[4]\ : out STD_LOGIC;
    lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[332]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_0_in__3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[324]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_569_reg[4]\ : in STD_LOGIC;
    \reg_569_reg[2]\ : in STD_LOGIC;
    \reg_569_reg[4]_0\ : in STD_LOGIC;
    shl_ln1_fu_916_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_569_reg[3]\ : in STD_LOGIC;
    \reg_569_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_12__3\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[93]\ : in STD_LOGIC;
    \reg_569_reg[2]_1\ : in STD_LOGIC;
    icmp_ln401_reg_908 : in STD_LOGIC;
    \reg_569_reg[2]_2\ : in STD_LOGIC;
    \reg_569_reg[2]_3\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_9_reg_864_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]_0\ : in STD_LOGIC;
    grp_ByteXor_112_fu_453_ap_ready : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_113_fu_597_a_offset1 : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    con256_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC;
    \q1_reg[1]\ : in STD_LOGIC;
    \q1_reg[2]\ : in STD_LOGIC;
    \q1_reg[3]\ : in STD_LOGIC;
    \q1_reg[4]\ : in STD_LOGIC;
    \q1_reg[5]\ : in STD_LOGIC;
    \q1_reg[6]\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1 : entity is "clefia_ClefiaDoubleSwap_1";
end design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1 is
  signal \ap_CS_fsm[171]_i_8_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[332]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal data7 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_ByteCpy_117_fu_366_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_n_12 : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_n_13 : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_n_14 : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_n_15 : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_n_24 : STD_LOGIC;
  signal \^grp_clefiadoubleswap_1_fu_637_ap_done\ : STD_LOGIC;
  signal \^grp_clefiadoubleswap_1_fu_637_lk_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q0[7]_i_3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_23__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_28_n_0 : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal t_U_n_10 : STD_LOGIC;
  signal t_U_n_13 : STD_LOGIC;
  signal t_ce0 : STD_LOGIC;
  signal t_ce1 : STD_LOGIC;
  signal tmp_8_reg_804 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_9_reg_864 : STD_LOGIC;
  signal \tmp_9_reg_864[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln248_reg_809 : STD_LOGIC;
  signal \trunc_ln248_reg_809[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln250_reg_824 : STD_LOGIC;
  signal \trunc_ln250_reg_824[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln252_reg_839 : STD_LOGIC;
  signal \trunc_ln252_reg_839[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln257_reg_874 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln259_reg_889 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln261_reg_904 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[171]_i_8\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__11\ : label is "soft_lutpair247";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \q0[7]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair246";
begin
  \ap_CS_fsm_reg[11]_1\(3 downto 0) <= \^ap_cs_fsm_reg[11]_1\(3 downto 0);
  \ap_CS_fsm_reg[332]\ <= \^ap_cs_fsm_reg[332]\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  grp_ClefiaDoubleSwap_1_fu_637_ap_done <= \^grp_clefiadoubleswap_1_fu_637_ap_done\;
  grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0) <= \^grp_clefiadoubleswap_1_fu_637_lk_address1\(3 downto 0);
\ap_CS_fsm[171]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      O => \ap_CS_fsm[171]_i_8_n_0\
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiadoubleswap_1_fu_637_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[11]_1\(2),
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^ap_cs_fsm_reg[11]_1\(3),
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[11]_1\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[11]_1\(0),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => \^ap_cs_fsm_reg[11]_1\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[11]_1\(1),
      Q => \^ap_cs_fsm_reg[11]_1\(2),
      R => SR(0)
    );
grp_ByteCpy_117_fu_366: entity work.design_1_clefia_0_0_clefia_ByteCpy_117
     port map (
      ADDRARDADDR(3) => grp_ByteCpy_117_fu_366_n_12,
      ADDRARDADDR(2) => grp_ByteCpy_117_fu_366_n_13,
      ADDRARDADDR(1) => grp_ByteCpy_117_fu_366_n_14,
      ADDRARDADDR(0) => grp_ByteCpy_117_fu_366_n_15,
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      WEA(0) => t_ce1,
      \ap_CS_fsm_reg[10]\(1) => ap_NS_fsm(11),
      \ap_CS_fsm_reg[10]\(0) => \^grp_clefiadoubleswap_1_fu_637_ap_done\,
      \ap_CS_fsm_reg[10]_0\ => grp_ByteCpy_117_fu_366_n_24,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]_0\,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[17]_0\ => \ap_CS_fsm[171]_i_8_n_0\,
      \ap_CS_fsm_reg[17]_1\ => \ap_CS_fsm_reg[17]_0\,
      \ap_CS_fsm_reg[2]_0\(0) => \ap_CS_fsm_reg[2]_0\(0),
      \ap_CS_fsm_reg[332]\(21 downto 0) => \ap_CS_fsm_reg[332]_0\(21 downto 0),
      \ap_CS_fsm_reg[332]_0\(24 downto 23) => \ram_reg_0_31_0_0_i_12__3\(28 downto 27),
      \ap_CS_fsm_reg[332]_0\(22 downto 21) => \ram_reg_0_31_0_0_i_12__3\(25 downto 24),
      \ap_CS_fsm_reg[332]_0\(20 downto 19) => \ram_reg_0_31_0_0_i_12__3\(22 downto 21),
      \ap_CS_fsm_reg[332]_0\(18 downto 17) => \ram_reg_0_31_0_0_i_12__3\(19 downto 18),
      \ap_CS_fsm_reg[332]_0\(16 downto 0) => \ram_reg_0_31_0_0_i_12__3\(16 downto 0),
      \ap_CS_fsm_reg[91]\ => \ap_CS_fsm_reg[91]\,
      \ap_CS_fsm_reg[93]\ => \ap_CS_fsm_reg[93]\,
      ap_clk => ap_clk,
      ap_return_preg(2 downto 0) => ap_return_preg(2 downto 0),
      \ap_return_preg_reg[2]\ => \ap_return_preg_reg[2]\,
      \ap_return_preg_reg[3]\ => \ap_return_preg_reg[3]\,
      \ap_return_preg_reg[4]\ => \ap_return_preg_reg[4]\,
      con256_address0(3 downto 0) => con256_address0(3 downto 0),
      grp_ByteCpy_117_fu_366_ap_start_reg => grp_ByteCpy_117_fu_366_ap_start_reg,
      grp_ByteCpy_117_fu_366_ap_start_reg_reg => grp_ByteCpy_117_fu_366_ap_start_reg_reg_0,
      grp_ByteXor_112_fu_453_ap_ready => grp_ByteXor_112_fu_453_ap_ready,
      grp_ByteXor_113_fu_597_a_offset1 => grp_ByteXor_113_fu_597_a_offset1,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(11) => \^ap_cs_fsm_reg[11]_1\(3),
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(10) => ap_CS_fsm_state11,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(9 downto 8) => \^ap_cs_fsm_reg[11]_1\(2 downto 1),
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(7) => ap_CS_fsm_state8,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(6) => ap_CS_fsm_state7,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(5) => \^ap_cs_fsm_reg[11]_1\(0),
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(4) => ap_CS_fsm_state5,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(3) => ap_CS_fsm_state4,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(2) => ap_CS_fsm_state3,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(1) => ap_CS_fsm_state2,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_address1(0) => \^grp_clefiadoubleswap_1_fu_637_lk_address1\(3),
      grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 => grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
      grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      icmp_ln401_reg_908 => icmp_ln401_reg_908,
      lk_address0(4 downto 0) => lk_address0(4 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      \q0_reg[7]\ => \q0[7]_i_3_n_0\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\(0) => \q0_reg[7]_1\(0),
      \q0_reg[7]_3\(0) => \q0_reg[7]_2\(0),
      \q1_reg[7]\(4 downto 0) => \q1_reg[7]\(4 downto 0),
      \q1_reg[7]_0\(0) => \q1_reg[7]_0\(0),
      ram_reg => ram_reg_i_29_n_0,
      ram_reg_0 => \^ap_cs_fsm_reg[7]_0\,
      \ram_reg_0_31_0_0_i_3__2\ => \^ap_cs_fsm_reg[5]_0\,
      \ram_reg_0_31_0_0_i_5__3\ => \ram_reg_0_31_0_0_i_23__0_n_0\,
      \ram_reg_0_31_0_0_i_5__3_0\ => \^ap_cs_fsm_reg[3]_0\,
      ram_reg_1 => t_U_n_10,
      ram_reg_2 => ram_reg_i_28_n_0,
      ram_reg_3 => t_U_n_13,
      \reg_569_reg[2]\ => \reg_569_reg[2]\,
      \reg_569_reg[2]_0\ => \reg_569_reg[2]_0\,
      \reg_569_reg[2]_1\ => \reg_569_reg[2]_1\,
      \reg_569_reg[2]_2\ => \reg_569_reg[2]_2\,
      \reg_569_reg[2]_3\ => \reg_569_reg[2]_3\,
      \reg_569_reg[3]\ => \reg_569_reg[3]\,
      \reg_569_reg[4]\ => \reg_569_reg[4]\,
      \reg_569_reg[4]_0\ => \reg_569_reg[4]_0\,
      \retval_0_reg_425_reg[2]\ => \retval_0_reg_425_reg[2]\,
      \retval_0_reg_425_reg[3]\ => \retval_0_reg_425_reg[3]\,
      \retval_0_reg_425_reg[4]\ => \retval_0_reg_425_reg[4]\,
      shl_ln1_fu_916_p3(2 downto 0) => shl_ln1_fu_916_p3(2 downto 0),
      t_ce0 => t_ce0
    );
grp_ByteCpy_117_fu_366_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_117_fu_366_n_24,
      Q => grp_ByteCpy_117_fu_366_ap_start_reg,
      R => SR(0)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^ap_cs_fsm_reg[11]_1\(0),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state4,
      I4 => ap_CS_fsm_state3,
      O => \q0[7]_i_3_n_0\
    );
\q1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[11]_1\(1),
      I3 => ap_CS_fsm_state2,
      I4 => ram_reg_i_28_n_0,
      I5 => \q0_reg[7]\,
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[11]_1\(1),
      I3 => ap_CS_fsm_state2,
      I4 => ram_reg_i_28_n_0,
      I5 => \^ap_cs_fsm_reg[332]\,
      O => \ap_CS_fsm_reg[7]_2\(0)
    );
\ram_reg_0_31_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_1\(1),
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[11]_1\(0),
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state3,
      I5 => \^ap_cs_fsm_reg[3]_0\,
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address1\(2)
    );
ram_reg_0_31_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[11]_1\(0),
      I2 => \^ap_cs_fsm_reg[11]_1\(1),
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state8,
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address1\(3)
    );
\ram_reg_0_31_0_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_cs_fsm_reg[7]_0\,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state4,
      I5 => ram_reg_i_29_n_0,
      O => \ram_reg_0_31_0_0_i_23__0_n_0\
    );
\ram_reg_0_31_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEF"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[11]_1\(0),
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state4,
      I4 => \^ap_cs_fsm_reg[7]_0\,
      I5 => \^ap_cs_fsm_reg[11]_1\(1),
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address1\(0)
    );
ram_reg_0_31_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFAAFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state4,
      I3 => \^ap_cs_fsm_reg[11]_1\(0),
      I4 => \^ap_cs_fsm_reg[11]_1\(1),
      I5 => ap_CS_fsm_state8,
      O => \^grp_clefiadoubleswap_1_fu_637_lk_address1\(1)
    );
ram_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state7,
      O => \^ap_cs_fsm_reg[7]_0\
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[11]_1\(0),
      O => ram_reg_i_28_n_0
    );
ram_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_1\(0),
      I1 => ap_CS_fsm_state5,
      O => ram_reg_i_29_n_0
    );
t_U: entity work.design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33
     port map (
      ADDRARDADDR(3) => grp_ByteCpy_117_fu_366_n_12,
      ADDRARDADDR(2) => grp_ByteCpy_117_fu_366_n_13,
      ADDRARDADDR(1) => grp_ByteCpy_117_fu_366_n_14,
      ADDRARDADDR(0) => grp_ByteCpy_117_fu_366_n_15,
      DIBDI(0) => DIBDI(0),
      Q(7 downto 6) => \^ap_cs_fsm_reg[11]_1\(2 downto 1),
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => \^ap_cs_fsm_reg[11]_1\(0),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      WEA(0) => t_ce1,
      \ap_CS_fsm_reg[324]\ => \ap_CS_fsm_reg[324]\,
      \ap_CS_fsm_reg[332]\ => \^ap_cs_fsm_reg[332]\,
      \ap_CS_fsm_reg[3]\ => \^ap_cs_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[5]\ => \^ap_cs_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[6]\ => t_U_n_13,
      \ap_CS_fsm_reg[8]\ => t_U_n_10,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      data7(0) => data7(7),
      grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0),
      lk_d0(7 downto 0) => lk_d0(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[1]\ => \q1_reg[1]\,
      \q1_reg[2]\ => \q1_reg[2]\,
      \q1_reg[3]\ => \q1_reg[3]\,
      \q1_reg[4]\ => \q1_reg[4]\,
      \q1_reg[5]\ => \q1_reg[5]\,
      \q1_reg[6]\ => \q1_reg[6]\,
      \q1_reg[7]\ => \q0_reg[7]\,
      \q1_reg[7]_0\ => \q1_reg[7]_1\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \ram_reg_0_31_0_0_i_12__3\(10 downto 8) => \ram_reg_0_31_0_0_i_12__3\(30 downto 28),
      \ram_reg_0_31_0_0_i_12__3\(7 downto 6) => \ram_reg_0_31_0_0_i_12__3\(26 downto 25),
      \ram_reg_0_31_0_0_i_12__3\(5 downto 4) => \ram_reg_0_31_0_0_i_12__3\(23 downto 22),
      \ram_reg_0_31_0_0_i_12__3\(3 downto 2) => \ram_reg_0_31_0_0_i_12__3\(20 downto 19),
      \ram_reg_0_31_0_0_i_12__3\(1 downto 0) => \ram_reg_0_31_0_0_i_12__3\(17 downto 16),
      ram_reg_1(6 downto 0) => trunc_ln261_reg_904(6 downto 0),
      ram_reg_2(6 downto 0) => trunc_ln259_reg_889(6 downto 0),
      ram_reg_3(6 downto 0) => trunc_ln257_reg_874(6 downto 0),
      ram_reg_4(6 downto 0) => tmp_8_reg_804(6 downto 0),
      ram_reg_5 => ram_reg_0,
      ram_reg_6 => \^ap_cs_fsm_reg[7]_0\,
      t_ce0 => t_ce0,
      tmp_9_reg_864 => tmp_9_reg_864,
      trunc_ln248_reg_809 => trunc_ln248_reg_809,
      trunc_ln250_reg_824 => trunc_ln250_reg_824,
      trunc_ln252_reg_839 => trunc_ln252_reg_839
    );
\tmp_8_reg_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(1),
      Q => tmp_8_reg_804(0),
      R => '0'
    );
\tmp_8_reg_804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(2),
      Q => tmp_8_reg_804(1),
      R => '0'
    );
\tmp_8_reg_804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(3),
      Q => tmp_8_reg_804(2),
      R => '0'
    );
\tmp_8_reg_804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(4),
      Q => tmp_8_reg_804(3),
      R => '0'
    );
\tmp_8_reg_804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(5),
      Q => tmp_8_reg_804(4),
      R => '0'
    );
\tmp_8_reg_804_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(6),
      Q => tmp_8_reg_804(5),
      R => '0'
    );
\tmp_8_reg_804_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7),
      Q => tmp_8_reg_804(6),
      R => '0'
    );
\tmp_9_reg_864[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(1),
      I1 => \^ap_cs_fsm_reg[332]\,
      I2 => \tmp_9_reg_864_reg[0]_0\(1),
      I3 => \^ap_cs_fsm_reg[11]_1\(0),
      I4 => tmp_9_reg_864,
      O => \tmp_9_reg_864[0]_i_1_n_0\
    );
\tmp_9_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_864[0]_i_1_n_0\,
      Q => tmp_9_reg_864,
      R => '0'
    );
\trunc_ln246_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(0),
      Q => data7(7),
      R => '0'
    );
\trunc_ln248_reg_809[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q0(0),
      I1 => \^ap_cs_fsm_reg[332]\,
      I2 => ram_reg(0),
      I3 => ap_CS_fsm_state3,
      I4 => trunc_ln248_reg_809,
      O => \trunc_ln248_reg_809[0]_i_1_n_0\
    );
\trunc_ln248_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln248_reg_809[0]_i_1_n_0\,
      Q => trunc_ln248_reg_809,
      R => '0'
    );
\trunc_ln250_reg_824[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \^ap_cs_fsm_reg[332]\,
      I2 => \tmp_9_reg_864_reg[0]_0\(0),
      I3 => ap_CS_fsm_state4,
      I4 => trunc_ln250_reg_824,
      O => \trunc_ln250_reg_824[0]_i_1_n_0\
    );
\trunc_ln250_reg_824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln250_reg_824[0]_i_1_n_0\,
      Q => trunc_ln250_reg_824,
      R => '0'
    );
\trunc_ln252_reg_839[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => q1(0),
      I1 => \^ap_cs_fsm_reg[332]\,
      I2 => \tmp_9_reg_864_reg[0]_0\(0),
      I3 => ap_CS_fsm_state5,
      I4 => trunc_ln252_reg_839,
      O => \trunc_ln252_reg_839[0]_i_1_n_0\
    );
\trunc_ln252_reg_839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln252_reg_839[0]_i_1_n_0\,
      Q => trunc_ln252_reg_839,
      R => '0'
    );
\trunc_ln257_reg_874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      Q => trunc_ln257_reg_874(0),
      R => '0'
    );
\trunc_ln257_reg_874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(1),
      Q => trunc_ln257_reg_874(1),
      R => '0'
    );
\trunc_ln257_reg_874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      Q => trunc_ln257_reg_874(2),
      R => '0'
    );
\trunc_ln257_reg_874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      Q => trunc_ln257_reg_874(3),
      R => '0'
    );
\trunc_ln257_reg_874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      Q => trunc_ln257_reg_874(4),
      R => '0'
    );
\trunc_ln257_reg_874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      Q => trunc_ln257_reg_874(5),
      R => '0'
    );
\trunc_ln257_reg_874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      Q => trunc_ln257_reg_874(6),
      R => '0'
    );
\trunc_ln259_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      Q => trunc_ln259_reg_889(0),
      R => '0'
    );
\trunc_ln259_reg_889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(1),
      Q => trunc_ln259_reg_889(1),
      R => '0'
    );
\trunc_ln259_reg_889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      Q => trunc_ln259_reg_889(2),
      R => '0'
    );
\trunc_ln259_reg_889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      Q => trunc_ln259_reg_889(3),
      R => '0'
    );
\trunc_ln259_reg_889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      Q => trunc_ln259_reg_889(4),
      R => '0'
    );
\trunc_ln259_reg_889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      Q => trunc_ln259_reg_889(5),
      R => '0'
    );
\trunc_ln259_reg_889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      Q => trunc_ln259_reg_889(6),
      R => '0'
    );
\trunc_ln261_reg_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(0),
      Q => trunc_ln261_reg_904(0),
      R => '0'
    );
\trunc_ln261_reg_904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(1),
      Q => trunc_ln261_reg_904(1),
      R => '0'
    );
\trunc_ln261_reg_904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(2),
      Q => trunc_ln261_reg_904(2),
      R => '0'
    );
\trunc_ln261_reg_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(3),
      Q => trunc_ln261_reg_904(3),
      R => '0'
    );
\trunc_ln261_reg_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(4),
      Q => trunc_ln261_reg_904(4),
      R => '0'
    );
\trunc_ln261_reg_904_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(5),
      Q => trunc_ln261_reg_904(5),
      R => '0'
    );
\trunc_ln261_reg_904_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[11]_1\(1),
      D => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(6),
      Q => trunc_ln261_reg_904(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : out STD_LOGIC;
    \add_ln124_30_reg_219_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln124_30_reg_219_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[292]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_fu_165_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_1_fu_663_rk_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_src_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaF0Xor_1_fu_663_dst_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_3_reg_334_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0_0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_0_reg_377_reg[5]_0\ : in STD_LOGIC;
    \y_0_reg_377_reg[4]_0\ : in STD_LOGIC;
    \y_1_reg_382_reg[2]_0\ : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_6__1\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[292]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_src_ce0 : in STD_LOGIC;
    \add_ln162_reg_397_reg[4]_0\ : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg0 : in STD_LOGIC;
    \dst3_01_fu_42_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_1 : entity is "clefia_ClefiaF0Xor_1";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_1 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln162_reg_397 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal \^clefia_s0_ce0\ : STD_LOGIC;
  signal clefia_s0_q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dst2_02_fu_46 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_118_fu_106_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_118_fu_106_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_11150_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_11150_fu_94_n_0 : STD_LOGIC;
  signal grp_ByteXor_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_fu_165_dst_we0 : STD_LOGIC;
  signal grp_ByteXor_fu_165_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_dst_offset1 : STD_LOGIC;
  signal \^grp_clefiaf0xor_1_fu_663_rk_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_2_reg_329 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_3_reg_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_230_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_fu_254_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_382 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_fu_279_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_387 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_reg_387[2]_i_2__0_n_0\ : STD_LOGIC;
  signal y_3_fu_298_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_392 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_392[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[5]_i_2__0_n_0\ : STD_LOGIC;
  signal z_31_reg_361 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_355 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_3_reg_392[2]_i_2__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \y_3_reg_392[2]_i_4__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \y_3_reg_392[3]_i_2__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \y_3_reg_392[5]_i_2__0\ : label is "soft_lutpair328";
begin
  DOADO(2 downto 0) <= \^doado\(2 downto 0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  clefia_s0_ce0 <= \^clefia_s0_ce0\;
  grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0) <= \^grp_clefiaf0xor_1_fu_663_rk_address0\(2 downto 0);
\add_ln162_reg_397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => grp_ClefiaF0Xor_1_fu_663_dst_offset1,
      Q => add_ln162_reg_397(4),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(0),
      R => SR(0)
    );
clefia_s0_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7 downto 6) => \^doado\(2 downto 1),
      D(5 downto 4) => clefia_s0_q0(5 downto 4),
      D(3) => \^doado\(0),
      D(2 downto 0) => clefia_s0_q0(2 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => z_reg_355(7 downto 0),
      ap_clk => ap_clk,
      clefia_s0_ce0 => \^clefia_s0_ce0\,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      dst2_02_fu_46_reg(7 downto 0) => y_0_fu_230_p2(7 downto 0),
      dst2_02_fu_46_reg_0(7 downto 0) => y_1_fu_254_p2(7 downto 0),
      dst2_02_fu_46_reg_1(7 downto 0) => y_3_fu_298_p2(7 downto 0),
      q0_reg_0(7 downto 0) => D(7 downto 0),
      q0_reg_1(6 downto 3) => y_2_fu_279_p2(7 downto 4),
      q0_reg_1(2 downto 0) => y_2_fu_279_p2(2 downto 0),
      \y_0_reg_377_reg[2]\ => \y_2_reg_387[2]_i_2__0_n_0\,
      \y_0_reg_377_reg[4]\ => \y_0_reg_377_reg[4]_0\,
      \y_0_reg_377_reg[5]\ => \y_0_reg_377_reg[5]_0\,
      \y_1_reg_382_reg[2]\ => \y_3_reg_392[2]_i_2__0_n_0\,
      \y_1_reg_382_reg[2]_0\ => \y_1_reg_382_reg[2]_0\,
      \y_2_reg_387_reg[5]\(7 downto 0) => z_31_reg_361(7 downto 0),
      \y_2_reg_387_reg[5]_0\ => \y_3_reg_392[5]_i_2__0_n_0\,
      \y_3_reg_392_reg[2]\ => \y_3_reg_392[2]_i_3__0_n_0\,
      \y_3_reg_392_reg[2]_0\ => \y_3_reg_392[2]_i_4__0_n_0\,
      \y_3_reg_392_reg[3]\ => \y_3_reg_392[3]_i_2__0_n_0\
    );
grp_ByteCpy_118_fu_106: entity work.design_1_clefia_0_0_clefia_ByteCpy_118_24
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => SR(0),
      \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) => grp_ByteCpy_118_fu_106_dst_address0(4 downto 0),
      \add_ln162_reg_397_reg[4]\(3) => \ap_CS_fsm_reg[292]_0\(34),
      \add_ln162_reg_397_reg[4]\(2) => \ap_CS_fsm_reg[292]_0\(30),
      \add_ln162_reg_397_reg[4]\(1) => \ap_CS_fsm_reg[292]_0\(26),
      \add_ln162_reg_397_reg[4]\(0) => \ap_CS_fsm_reg[292]_0\(6),
      \add_ln162_reg_397_reg[4]_0\ => \add_ln162_reg_397_reg[4]_0\,
      \ap_CS_fsm_reg[1]_0\(0) => grp_ByteCpy_118_fu_106_src_ce0,
      \ap_CS_fsm_reg[2]_0\ => grp_ByteCpy_118_fu_106_n_0,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      clefia_s0_ce0 => \^clefia_s0_ce0\,
      grp_ByteCpy_118_fu_106_ap_start_reg => grp_ByteCpy_118_fu_106_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_dst_offset1 => grp_ClefiaF0Xor_1_fu_663_dst_offset1,
      grp_ClefiaF0Xor_1_fu_663_src_address0(0) => grp_ClefiaF0Xor_1_fu_663_src_address0(4),
      \idx_fu_32_reg[3]_0\(3 downto 0) => idx_fu_32_reg(3 downto 0),
      \ram_reg_0_31_0_0_i_15__3\(0) => add_ln162_reg_397(4),
      \ram_reg_0_31_0_0_i_2__2\(0) => grp_ByteXor_fu_165_dst_we0,
      \ram_reg_0_31_0_0_i_2__2_0\ => \q0_reg[7]\
    );
grp_ByteCpy_118_fu_106_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_118_fu_106_n_0,
      Q => grp_ByteCpy_118_fu_106_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_11150_fu_94: entity work.design_1_clefia_0_0_clefia_ByteXor_11150_25
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]_0\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      dst2_02_fu_46_reg(7 downto 0) => x_3_reg_334(7 downto 0),
      \dst2_02_fu_46_reg[7]_0\(7 downto 0) => dst2_02_fu_46(7 downto 0),
      \dst3_01_fu_42_reg[7]_0\(7 downto 0) => dst3_01_fu_42(7 downto 0),
      \dst3_01_fu_42_reg[7]_1\(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      grp_ByteXor_11150_fu_94_ap_start_reg => grp_ByteXor_11150_fu_94_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg => grp_ByteXor_11150_fu_94_n_0,
      \idx_fu_38_reg[0]_0\ => \^grp_clefiaf0xor_1_fu_663_rk_address0\(0),
      \idx_fu_38_reg[1]_0\ => \^grp_clefiaf0xor_1_fu_663_rk_address0\(1),
      \idx_fu_38_reg[2]_0\ => \^grp_clefiaf0xor_1_fu_663_rk_address0\(2),
      q0_reg(7 downto 0) => x_2_reg_329(7 downto 0),
      \x_3_reg_334_reg[7]\(7 downto 0) => \x_3_reg_334_reg[7]_0\(7 downto 0)
    );
grp_ByteXor_11150_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_11150_fu_94_n_0,
      Q => grp_ByteXor_11150_fu_94_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_fu_165: entity work.design_1_clefia_0_0_clefia_ByteXor_26
     port map (
      D(1) => ap_NS_fsm(5),
      D(0) => ap_NS_fsm(0),
      E(0) => E(0),
      Q(4) => \^q\(0),
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \add_ln124_30_reg_219_reg[3]_0\ => \add_ln124_30_reg_219_reg[3]\,
      \add_ln124_30_reg_219_reg[4]_0\ => \add_ln124_30_reg_219_reg[4]\,
      \add_ln124_30_reg_219_reg[4]_1\(0) => add_ln162_reg_397(4),
      \ap_CS_fsm_reg[292]\(37 downto 0) => \ap_CS_fsm_reg[292]\(37 downto 0),
      \ap_CS_fsm_reg[292]_0\(38 downto 0) => \ap_CS_fsm_reg[292]_0\(38 downto 0),
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteXor_fu_165_dst_we0,
      \ap_CS_fsm_reg[4]\ => grp_ByteXor_fu_165_n_0,
      ap_clk => ap_clk,
      grp_ByteXor_fu_165_ap_start_reg => grp_ByteXor_fu_165_ap_start_reg,
      grp_ByteXor_fu_165_ap_start_reg_reg => grp_ByteXor_fu_165_ap_start_reg_reg_0,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg0 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg0,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg => grp_ClefiaF0Xor_1_fu_663_ap_done,
      grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0),
      grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0) => \^grp_clefiaf0xor_1_fu_663_rk_address0\(2 downto 0),
      grp_ClefiaF0Xor_1_fu_663_src_address0(3 downto 0) => grp_ClefiaF0Xor_1_fu_663_src_address0(3 downto 0),
      grp_ClefiaF1Xor_fu_702_src_ce0 => grp_ClefiaF1Xor_fu_702_src_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \q0[7]_i_2__3_0\(0) => grp_ByteCpy_118_fu_106_src_ce0,
      \q0[7]_i_2__3_1\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(0) => \q0_reg[7]_0\(0),
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\(0) => \q0_reg[7]_2\(0),
      \q0_reg[7]_3\ => \q0_reg[7]_3\,
      \ram_reg_0_31_0_0_i_14__3\(3 downto 0) => idx_fu_32_reg(3 downto 0),
      \ram_reg_0_31_0_0_i_6__1\ => \ram_reg_0_31_0_0_i_6__1\,
      \ram_reg_0_31_0_0_i_7__1\(4 downto 0) => grp_ByteCpy_118_fu_106_dst_address0(4 downto 0),
      \ram_reg_0_31_0_0_i_7__1_0\ => \ram_reg_0_31_0_0_i_7__1\,
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_3_reg_392(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_2_reg_387(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_1_reg_382(7 downto 0),
      \tmp_reg_224_reg[7]_4\(7 downto 0) => y_0_reg_377(7 downto 0)
    );
grp_ByteXor_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_fu_165_n_0,
      Q => grp_ByteXor_fu_165_ap_start_reg,
      R => SR(0)
    );
\x_2_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(0),
      Q => x_2_reg_329(0),
      R => '0'
    );
\x_2_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(1),
      Q => x_2_reg_329(1),
      R => '0'
    );
\x_2_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(2),
      Q => x_2_reg_329(2),
      R => '0'
    );
\x_2_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(3),
      Q => x_2_reg_329(3),
      R => '0'
    );
\x_2_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(4),
      Q => x_2_reg_329(4),
      R => '0'
    );
\x_2_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(5),
      Q => x_2_reg_329(5),
      R => '0'
    );
\x_2_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(6),
      Q => x_2_reg_329(6),
      R => '0'
    );
\x_2_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(7),
      Q => x_2_reg_329(7),
      R => '0'
    );
\x_3_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(0),
      Q => x_3_reg_334(0),
      R => '0'
    );
\x_3_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(1),
      Q => x_3_reg_334(1),
      R => '0'
    );
\x_3_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(2),
      Q => x_3_reg_334(2),
      R => '0'
    );
\x_3_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(3),
      Q => x_3_reg_334(3),
      R => '0'
    );
\x_3_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(4),
      Q => x_3_reg_334(4),
      R => '0'
    );
\x_3_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(5),
      Q => x_3_reg_334(5),
      R => '0'
    );
\x_3_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(6),
      Q => x_3_reg_334(6),
      R => '0'
    );
\x_3_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(7),
      Q => x_3_reg_334(7),
      R => '0'
    );
\y_0_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(0),
      Q => y_0_reg_377(0),
      R => '0'
    );
\y_0_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(1),
      Q => y_0_reg_377(1),
      R => '0'
    );
\y_0_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(2),
      Q => y_0_reg_377(2),
      R => '0'
    );
\y_0_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(3),
      Q => y_0_reg_377(3),
      R => '0'
    );
\y_0_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(4),
      Q => y_0_reg_377(4),
      R => '0'
    );
\y_0_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(5),
      Q => y_0_reg_377(5),
      R => '0'
    );
\y_0_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(6),
      Q => y_0_reg_377(6),
      R => '0'
    );
\y_0_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(7),
      Q => y_0_reg_377(7),
      R => '0'
    );
\y_1_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(0),
      Q => y_1_reg_382(0),
      R => '0'
    );
\y_1_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(1),
      Q => y_1_reg_382(1),
      R => '0'
    );
\y_1_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(2),
      Q => y_1_reg_382(2),
      R => '0'
    );
\y_1_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(3),
      Q => y_1_reg_382(3),
      R => '0'
    );
\y_1_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(4),
      Q => y_1_reg_382(4),
      R => '0'
    );
\y_1_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(5),
      Q => y_1_reg_382(5),
      R => '0'
    );
\y_1_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(6),
      Q => y_1_reg_382(6),
      R => '0'
    );
\y_1_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(7),
      Q => y_1_reg_382(7),
      R => '0'
    );
\y_2_reg_387[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_31_reg_361(1),
      I1 => z_31_reg_361(7),
      I2 => DOBDO(1),
      I3 => DOBDO(7),
      O => \y_2_reg_387[2]_i_2__0_n_0\
    );
\y_2_reg_387[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \y_0_reg_377_reg[5]_0\,
      I1 => \y_3_reg_392[2]_i_2__0_n_0\,
      I2 => z_31_reg_361(1),
      I3 => DOBDO(2),
      I4 => \y_3_reg_392[2]_i_4__0_n_0\,
      I5 => z_31_reg_361(2),
      O => y_2_fu_279_p2(3)
    );
\y_2_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(0),
      Q => y_2_reg_387(0),
      R => '0'
    );
\y_2_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(1),
      Q => y_2_reg_387(1),
      R => '0'
    );
\y_2_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(2),
      Q => y_2_reg_387(2),
      R => '0'
    );
\y_2_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(3),
      Q => y_2_reg_387(3),
      R => '0'
    );
\y_2_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(4),
      Q => y_2_reg_387(4),
      R => '0'
    );
\y_2_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(5),
      Q => y_2_reg_387(5),
      R => '0'
    );
\y_2_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(6),
      Q => y_2_reg_387(6),
      R => '0'
    );
\y_2_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(7),
      Q => y_2_reg_387(7),
      R => '0'
    );
\y_3_reg_392[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(7),
      I1 => z_reg_355(1),
      O => \y_3_reg_392[2]_i_2__0_n_0\
    );
\y_3_reg_392[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(0),
      I1 => z_31_reg_361(0),
      O => \y_3_reg_392[2]_i_3__0_n_0\
    );
\y_3_reg_392[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(6),
      I1 => z_31_reg_361(6),
      O => \y_3_reg_392[2]_i_4__0_n_0\
    );
\y_3_reg_392[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => z_31_reg_361(6),
      I1 => z_reg_355(6),
      I2 => z_reg_355(2),
      O => \y_3_reg_392[3]_i_2__0_n_0\
    );
\y_3_reg_392[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_31_reg_361(3),
      I1 => z_reg_355(7),
      O => \y_3_reg_392[5]_i_2__0_n_0\
    );
\y_3_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(0),
      Q => y_3_reg_392(0),
      R => '0'
    );
\y_3_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(1),
      Q => y_3_reg_392(1),
      R => '0'
    );
\y_3_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(2),
      Q => y_3_reg_392(2),
      R => '0'
    );
\y_3_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(3),
      Q => y_3_reg_392(3),
      R => '0'
    );
\y_3_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(4),
      Q => y_3_reg_392(4),
      R => '0'
    );
\y_3_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(5),
      Q => y_3_reg_392(5),
      R => '0'
    );
\y_3_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(6),
      Q => y_3_reg_392(6),
      R => '0'
    );
\y_3_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(7),
      Q => y_3_reg_392(7),
      R => '0'
    );
\z_31_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(0),
      Q => z_31_reg_361(0),
      R => '0'
    );
\z_31_reg_361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(1),
      Q => z_31_reg_361(1),
      R => '0'
    );
\z_31_reg_361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(2),
      Q => z_31_reg_361(2),
      R => '0'
    );
\z_31_reg_361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(3),
      Q => z_31_reg_361(3),
      R => '0'
    );
\z_31_reg_361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(4),
      Q => z_31_reg_361(4),
      R => '0'
    );
\z_31_reg_361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(5),
      Q => z_31_reg_361(5),
      R => '0'
    );
\z_31_reg_361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(6),
      Q => z_31_reg_361(6),
      R => '0'
    );
\z_31_reg_361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOBDO(7),
      Q => z_31_reg_361(7),
      R => '0'
    );
\z_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(0),
      Q => z_reg_355(0),
      R => '0'
    );
\z_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(1),
      Q => z_reg_355(1),
      R => '0'
    );
\z_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(2),
      Q => z_reg_355(2),
      R => '0'
    );
\z_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^doado\(0),
      Q => z_reg_355(3),
      R => '0'
    );
\z_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(4),
      Q => z_reg_355(4),
      R => '0'
    );
\z_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(5),
      Q => z_reg_355(5),
      R => '0'
    );
\z_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^doado\(1),
      Q => z_reg_355(6),
      R => '0'
    );
\z_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^doado\(2),
      Q => z_reg_355(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_125 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln117_reg_93_reg[3]\ : out STD_LOGIC;
    grp_ByteXor_143_fu_146_ap_start_reg_reg_0 : out STD_LOGIC;
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_125_fu_777_rk_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_src_ce0 : out STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_src_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_dst_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q0[7]_i_2__4\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_6__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dst3_01_fu_42_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_125 : entity is "clefia_ClefiaF0Xor_125";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_125;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_125 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal clefia_s0_U_n_28 : STD_LOGIC;
  signal clefia_s0_ce0_0 : STD_LOGIC;
  signal clefia_s0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_U_n_27 : STD_LOGIC;
  signal clefia_s1_U_n_29 : STD_LOGIC;
  signal clefia_s1_U_n_30 : STD_LOGIC;
  signal clefia_s1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst2_02_fu_46 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_fu_90_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_fu_90_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_fu_90_n_10 : STD_LOGIC;
  signal grp_ByteCpy_fu_90_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_fu_90_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_15 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_16 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_17 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_18 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_19 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_20 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_21 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_22 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_78_n_23 : STD_LOGIC;
  signal grp_ByteXor_143_fu_146_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_143_fu_146_dst_we0 : STD_LOGIC;
  signal grp_ByteXor_143_fu_146_n_37 : STD_LOGIC;
  signal \^grp_clefiaf0xor_125_fu_777_rk_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_2_reg_293 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_3_reg_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_213_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_335 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_fu_237_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_fu_262_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_350[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_350[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_3_reg_350[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_3_reg_350[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_350[5]_i_2_n_0\ : STD_LOGIC;
  signal z_28_reg_319 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_313 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_3_reg_350[2]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_3_reg_350[2]_i_4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_3_reg_350[3]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_3_reg_350[5]_i_2\ : label is "soft_lutpair296";
begin
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
  grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0) <= \^grp_clefiaf0xor_125_fu_777_rk_address0\(2 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => \^sr\(0)
    );
clefia_s0_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(6 downto 4) => y_1_fu_237_p2(7 downto 5),
      D(3 downto 0) => y_1_fu_237_p2(3 downto 0),
      DOADO(7 downto 0) => clefia_s0_q0(7 downto 0),
      Q(7 downto 0) => z_reg_313(7 downto 0),
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      q0_reg_0(7 downto 0) => q0_reg(7 downto 0),
      q0_reg_1(0) => y_0_fu_213_p2(3),
      q0_reg_2 => clefia_s0_U_n_28,
      q0_reg_3(3 downto 2) => y_2_fu_262_p2(7 downto 6),
      q0_reg_3(1 downto 0) => y_2_fu_262_p2(1 downto 0),
      \y_1_reg_340_reg[2]\ => \y_3_reg_350[2]_i_2_n_0\,
      \y_1_reg_340_reg[2]_0\ => clefia_s1_U_n_30,
      \y_1_reg_340_reg[3]\(7 downto 0) => clefia_s1_q0(7 downto 0),
      \y_1_reg_340_reg[3]_0\ => \y_3_reg_350[5]_i_2_n_0\,
      \y_1_reg_340_reg[5]\ => clefia_s1_U_n_27,
      \y_3_reg_350_reg[2]\ => \y_3_reg_350[2]_i_3_n_0\,
      \y_3_reg_350_reg[2]_0\ => \y_3_reg_350[2]_i_4_n_0\,
      \y_3_reg_350_reg[3]\(6 downto 3) => z_28_reg_319(7 downto 4),
      \y_3_reg_350_reg[3]\(2 downto 0) => z_28_reg_319(2 downto 0),
      \y_3_reg_350_reg[3]_0\ => \y_3_reg_350[3]_i_2_n_0\,
      \y_3_reg_350_reg[3]_1\ => clefia_s1_U_n_29,
      \z_reg_313_reg[4]\(3 downto 0) => y_3_fu_281_p2(5 downto 2)
    );
clefia_s1_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28
     port map (
      ADDRARDADDR(7) => grp_ByteXor_11152_fu_78_n_15,
      ADDRARDADDR(6) => grp_ByteXor_11152_fu_78_n_16,
      ADDRARDADDR(5) => grp_ByteXor_11152_fu_78_n_17,
      ADDRARDADDR(4) => grp_ByteXor_11152_fu_78_n_18,
      ADDRARDADDR(3) => grp_ByteXor_11152_fu_78_n_19,
      ADDRARDADDR(2) => grp_ByteXor_11152_fu_78_n_20,
      ADDRARDADDR(1) => grp_ByteXor_11152_fu_78_n_21,
      ADDRARDADDR(0) => grp_ByteXor_11152_fu_78_n_22,
      D(6 downto 3) => y_0_fu_213_p2(7 downto 4),
      D(2 downto 0) => y_0_fu_213_p2(2 downto 0),
      DOADO(6 downto 1) => clefia_s0_q0(7 downto 2),
      DOADO(0) => clefia_s0_q0(0),
      Q(7 downto 0) => z_reg_313(7 downto 0),
      ap_clk => ap_clk,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      clefia_s1_ce0 => clefia_s1_ce0,
      q0_reg_0(7 downto 0) => clefia_s1_q0(7 downto 0),
      q0_reg_1(7 downto 0) => q0_reg_0(7 downto 0),
      q0_reg_2 => clefia_s1_U_n_27,
      q0_reg_3 => clefia_s1_U_n_29,
      q0_reg_4 => clefia_s1_U_n_30,
      q0_reg_5(3 downto 2) => y_3_fu_281_p2(7 downto 6),
      q0_reg_5(1 downto 0) => y_3_fu_281_p2(1 downto 0),
      q0_reg_6 => q0_reg_1,
      q0_reg_7(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      \y_1_reg_340_reg[4]\ => clefia_s0_U_n_28,
      \y_2_reg_345_reg[3]\ => \y_3_reg_350[2]_i_2_n_0\,
      \y_2_reg_345_reg[3]_0\ => \y_3_reg_350[2]_i_4_n_0\,
      \y_2_reg_345_reg[4]\ => \y_3_reg_350[3]_i_2_n_0\,
      \y_2_reg_345_reg[5]\(7 downto 0) => z_28_reg_319(7 downto 0),
      \y_2_reg_345_reg[5]_0\ => \y_3_reg_350[5]_i_2_n_0\,
      \z_28_reg_319_reg[4]\(3 downto 0) => y_2_fu_262_p2(5 downto 2),
      \z_reg_313_reg[7]\(0) => y_1_fu_237_p2(4)
    );
grp_ByteCpy_fu_90: entity work.design_1_clefia_0_0_clefia_ByteCpy_29
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(2) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]_0\(0) => grp_ByteCpy_fu_90_src_ce0,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\ => grp_ByteCpy_fu_90_n_10,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      grp_ByteCpy_fu_90_ap_start_reg => grp_ByteCpy_fu_90_ap_start_reg,
      \idx_fu_26_reg[3]_0\(3 downto 0) => grp_ByteCpy_fu_90_src_address0(3 downto 0),
      \q0[7]_i_2__4\(0) => grp_ByteXor_143_fu_146_dst_we0,
      \q0[7]_i_2__4_0\ => \q0[7]_i_2__4\,
      \zext_ln117_reg_107_reg[3]_0\(3 downto 0) => grp_ByteCpy_fu_90_dst_address0(3 downto 0)
    );
grp_ByteCpy_fu_90_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_fu_90_n_10,
      Q => grp_ByteCpy_fu_90_ap_start_reg,
      R => \^sr\(0)
    );
grp_ByteXor_11152_fu_78: entity work.design_1_clefia_0_0_clefia_ByteXor_11152_30
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(0) => \^ap_cs_fsm_reg[1]_0\(0),
      SR(0) => \^sr\(0),
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      \dst2_02_fu_46_reg[7]_0\(7 downto 0) => dst2_02_fu_46(7 downto 0),
      \dst3_01_fu_42_reg[7]_0\(7 downto 0) => dst3_01_fu_42(7 downto 0),
      \dst3_01_fu_42_reg[7]_1\(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      grp_ByteXor_11152_fu_78_ap_start_reg => grp_ByteXor_11152_fu_78_ap_start_reg,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg => grp_ByteXor_11152_fu_78_n_23,
      \idx_fu_38_reg[0]_0\ => \^grp_clefiaf0xor_125_fu_777_rk_address0\(0),
      \idx_fu_38_reg[1]_0\ => \^grp_clefiaf0xor_125_fu_777_rk_address0\(1),
      \idx_fu_38_reg[2]_0\ => \^grp_clefiaf0xor_125_fu_777_rk_address0\(2),
      q0_reg(2) => ap_CS_fsm_state4,
      q0_reg(1) => ap_CS_fsm_state2,
      q0_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      q0_reg_0(7 downto 0) => x_2_reg_293(7 downto 0),
      q0_reg_1(7 downto 0) => x_3_reg_298(7 downto 0),
      \x_3_reg_298_reg[7]\(7) => grp_ByteXor_11152_fu_78_n_15,
      \x_3_reg_298_reg[7]\(6) => grp_ByteXor_11152_fu_78_n_16,
      \x_3_reg_298_reg[7]\(5) => grp_ByteXor_11152_fu_78_n_17,
      \x_3_reg_298_reg[7]\(4) => grp_ByteXor_11152_fu_78_n_18,
      \x_3_reg_298_reg[7]\(3) => grp_ByteXor_11152_fu_78_n_19,
      \x_3_reg_298_reg[7]\(2) => grp_ByteXor_11152_fu_78_n_20,
      \x_3_reg_298_reg[7]\(1) => grp_ByteXor_11152_fu_78_n_21,
      \x_3_reg_298_reg[7]\(0) => grp_ByteXor_11152_fu_78_n_22
    );
grp_ByteXor_11152_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_11152_fu_78_n_23,
      Q => grp_ByteXor_11152_fu_78_ap_start_reg,
      R => \^sr\(0)
    );
grp_ByteXor_143_fu_146: entity work.design_1_clefia_0_0_clefia_ByteXor_143_31
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[0]_0\(4) => \^ap_cs_fsm_reg[5]_0\(0),
      \ap_CS_fsm_reg[0]_0\(3) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteXor_143_fu_146_dst_we0,
      \ap_CS_fsm_reg[4]\(1) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[4]_0\ => grp_ByteXor_143_fu_146_n_37,
      ap_clk => ap_clk,
      grp_ByteXor_143_fu_146_ap_start_reg => grp_ByteXor_143_fu_146_ap_start_reg,
      grp_ByteXor_143_fu_146_ap_start_reg_reg => grp_ByteXor_143_fu_146_ap_start_reg_reg_0,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg0 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg0,
      grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0) => grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0),
      grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0) => \^grp_clefiaf0xor_125_fu_777_rk_address0\(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_ce0 => grp_ClefiaF0Xor_125_fu_777_src_ce0,
      \q0[7]_i_2__5\(0) => grp_ByteCpy_fu_90_src_ce0,
      \q0[7]_i_2__5_0\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \ram_reg_0_15_0_0_i_10__2\(3 downto 0) => grp_ByteCpy_fu_90_dst_address0(3 downto 0),
      \ram_reg_0_15_0_0_i_6__0\(0) => \ram_reg_0_15_0_0_i_6__0\(0),
      \ram_reg_0_15_0_0_i_6__0_0\ => \q0[7]_i_2__4\,
      \ram_reg_0_15_0_0_i_6__0_1\(3 downto 0) => grp_ByteCpy_fu_90_src_address0(3 downto 0),
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_3_reg_350(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_2_reg_345(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_1_reg_340(7 downto 0),
      \tmp_reg_224_reg[7]_4\(7 downto 0) => y_0_reg_335(7 downto 0),
      \zext_ln117_reg_93_reg[3]\ => \zext_ln117_reg_93_reg[3]\
    );
grp_ByteXor_143_fu_146_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_143_fu_146_n_37,
      Q => grp_ByteXor_143_fu_146_ap_start_reg,
      R => \^sr\(0)
    );
\x_2_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(0),
      Q => x_2_reg_293(0),
      R => '0'
    );
\x_2_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(1),
      Q => x_2_reg_293(1),
      R => '0'
    );
\x_2_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(2),
      Q => x_2_reg_293(2),
      R => '0'
    );
\x_2_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(3),
      Q => x_2_reg_293(3),
      R => '0'
    );
\x_2_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(4),
      Q => x_2_reg_293(4),
      R => '0'
    );
\x_2_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(5),
      Q => x_2_reg_293(5),
      R => '0'
    );
\x_2_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(6),
      Q => x_2_reg_293(6),
      R => '0'
    );
\x_2_reg_293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(7),
      Q => x_2_reg_293(7),
      R => '0'
    );
\x_3_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(0),
      Q => x_3_reg_298(0),
      R => '0'
    );
\x_3_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(1),
      Q => x_3_reg_298(1),
      R => '0'
    );
\x_3_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(2),
      Q => x_3_reg_298(2),
      R => '0'
    );
\x_3_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(3),
      Q => x_3_reg_298(3),
      R => '0'
    );
\x_3_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(4),
      Q => x_3_reg_298(4),
      R => '0'
    );
\x_3_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(5),
      Q => x_3_reg_298(5),
      R => '0'
    );
\x_3_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(6),
      Q => x_3_reg_298(6),
      R => '0'
    );
\x_3_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(7),
      Q => x_3_reg_298(7),
      R => '0'
    );
\y_0_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(0),
      Q => y_0_reg_335(0),
      R => '0'
    );
\y_0_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(1),
      Q => y_0_reg_335(1),
      R => '0'
    );
\y_0_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(2),
      Q => y_0_reg_335(2),
      R => '0'
    );
\y_0_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(3),
      Q => y_0_reg_335(3),
      R => '0'
    );
\y_0_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(4),
      Q => y_0_reg_335(4),
      R => '0'
    );
\y_0_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(5),
      Q => y_0_reg_335(5),
      R => '0'
    );
\y_0_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(6),
      Q => y_0_reg_335(6),
      R => '0'
    );
\y_0_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_213_p2(7),
      Q => y_0_reg_335(7),
      R => '0'
    );
\y_1_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(0),
      Q => y_1_reg_340(0),
      R => '0'
    );
\y_1_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(1),
      Q => y_1_reg_340(1),
      R => '0'
    );
\y_1_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(2),
      Q => y_1_reg_340(2),
      R => '0'
    );
\y_1_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(3),
      Q => y_1_reg_340(3),
      R => '0'
    );
\y_1_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(4),
      Q => y_1_reg_340(4),
      R => '0'
    );
\y_1_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(5),
      Q => y_1_reg_340(5),
      R => '0'
    );
\y_1_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(6),
      Q => y_1_reg_340(6),
      R => '0'
    );
\y_1_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_237_p2(7),
      Q => y_1_reg_340(7),
      R => '0'
    );
\y_2_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(0),
      Q => y_2_reg_345(0),
      R => '0'
    );
\y_2_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(1),
      Q => y_2_reg_345(1),
      R => '0'
    );
\y_2_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(2),
      Q => y_2_reg_345(2),
      R => '0'
    );
\y_2_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(3),
      Q => y_2_reg_345(3),
      R => '0'
    );
\y_2_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(4),
      Q => y_2_reg_345(4),
      R => '0'
    );
\y_2_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(5),
      Q => y_2_reg_345(5),
      R => '0'
    );
\y_2_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(6),
      Q => y_2_reg_345(6),
      R => '0'
    );
\y_2_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_262_p2(7),
      Q => y_2_reg_345(7),
      R => '0'
    );
\y_3_reg_350[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_313(7),
      I1 => z_reg_313(1),
      O => \y_3_reg_350[2]_i_2_n_0\
    );
\y_3_reg_350[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_313(0),
      I1 => z_28_reg_319(0),
      O => \y_3_reg_350[2]_i_3_n_0\
    );
\y_3_reg_350[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_313(6),
      I1 => z_28_reg_319(6),
      O => \y_3_reg_350[2]_i_4_n_0\
    );
\y_3_reg_350[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => z_28_reg_319(6),
      I1 => z_reg_313(6),
      I2 => z_reg_313(2),
      O => \y_3_reg_350[3]_i_2_n_0\
    );
\y_3_reg_350[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_28_reg_319(3),
      I1 => z_reg_313(7),
      O => \y_3_reg_350[5]_i_2_n_0\
    );
\y_3_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(0),
      Q => y_3_reg_350(0),
      R => '0'
    );
\y_3_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(1),
      Q => y_3_reg_350(1),
      R => '0'
    );
\y_3_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(2),
      Q => y_3_reg_350(2),
      R => '0'
    );
\y_3_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(3),
      Q => y_3_reg_350(3),
      R => '0'
    );
\y_3_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(4),
      Q => y_3_reg_350(4),
      R => '0'
    );
\y_3_reg_350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(5),
      Q => y_3_reg_350(5),
      R => '0'
    );
\y_3_reg_350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(6),
      Q => y_3_reg_350(6),
      R => '0'
    );
\y_3_reg_350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_281_p2(7),
      Q => y_3_reg_350(7),
      R => '0'
    );
\z_28_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(0),
      Q => z_28_reg_319(0),
      R => '0'
    );
\z_28_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(1),
      Q => z_28_reg_319(1),
      R => '0'
    );
\z_28_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(2),
      Q => z_28_reg_319(2),
      R => '0'
    );
\z_28_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(3),
      Q => z_28_reg_319(3),
      R => '0'
    );
\z_28_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(4),
      Q => z_28_reg_319(4),
      R => '0'
    );
\z_28_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(5),
      Q => z_28_reg_319(5),
      R => '0'
    );
\z_28_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(6),
      Q => z_28_reg_319(6),
      R => '0'
    );
\z_28_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(7),
      Q => z_28_reg_319(7),
      R => '0'
    );
\z_reg_313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(0),
      Q => z_reg_313(0),
      R => '0'
    );
\z_reg_313_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(1),
      Q => z_reg_313(1),
      R => '0'
    );
\z_reg_313_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(2),
      Q => z_reg_313(2),
      R => '0'
    );
\z_reg_313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(3),
      Q => z_reg_313(3),
      R => '0'
    );
\z_reg_313_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(4),
      Q => z_reg_313(4),
      R => '0'
    );
\z_reg_313_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(5),
      Q => z_reg_313(5),
      R => '0'
    );
\z_reg_313_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(6),
      Q => z_reg_313(6),
      R => '0'
    );
\z_reg_313_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(7),
      Q => z_reg_313(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF0Xor_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_26_reg[0]\ : out STD_LOGIC;
    \idx_fu_26_reg[1]\ : out STD_LOGIC;
    \idx_fu_26_reg[2]\ : out STD_LOGIC;
    \idx_fu_26_reg[3]\ : out STD_LOGIC;
    \idx_fu_26_reg[4]\ : out STD_LOGIC;
    \zext_ln117_reg_93_reg[3]\ : out STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_dst_offset1 : out STD_LOGIC;
    grp_ByteXor_fu_165_ap_start_reg_reg_0 : out STD_LOGIC;
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_2_fu_504_rk_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg_224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_src_ce0 : out STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_src_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \q0[7]_i_3__2\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_15__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_31_0_0_i_6__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \dst3_01_fu_42_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF0Xor_2 : entity is "clefia_ClefiaF0Xor_2";
end design_1_clefia_0_0_clefia_ClefiaF0Xor_2;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF0Xor_2 is
  signal add_ln162_reg_397 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal clefia_s0_U_n_28 : STD_LOGIC;
  signal clefia_s0_ce0_0 : STD_LOGIC;
  signal clefia_s0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_U_n_27 : STD_LOGIC;
  signal clefia_s1_U_n_29 : STD_LOGIC;
  signal clefia_s1_U_n_30 : STD_LOGIC;
  signal clefia_s1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst2_02_fu_46 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst3_01_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_118_fu_106_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_118_fu_106_n_11 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_106_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_15 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_16 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_17 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_18 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_19 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_20 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_21 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_22 : STD_LOGIC;
  signal grp_ByteXor_110_fu_94_n_23 : STD_LOGIC;
  signal grp_ByteXor_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_fu_165_dst_we0 : STD_LOGIC;
  signal grp_ByteXor_fu_165_n_54 : STD_LOGIC;
  signal \^grp_clefiaf0xor_2_fu_504_dst_offset1\ : STD_LOGIC;
  signal \^grp_clefiaf0xor_2_fu_504_rk_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_2_reg_329 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_3_reg_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_230_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_fu_254_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_382 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_fu_279_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_387 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_fu_298_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_392 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_392[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_392[5]_i_2_n_0\ : STD_LOGIC;
  signal z_25_reg_361 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_355 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_3_reg_392[2]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \y_3_reg_392[2]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \y_3_reg_392[3]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \y_3_reg_392[5]_i_2\ : label is "soft_lutpair361";
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
  grp_ClefiaF0Xor_2_fu_504_dst_offset1 <= \^grp_clefiaf0xor_2_fu_504_dst_offset1\;
  grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0) <= \^grp_clefiaf0xor_2_fu_504_rk_address0\(2 downto 0);
\add_ln162_reg_397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^grp_clefiaf0xor_2_fu_504_dst_offset1\,
      Q => add_ln162_reg_397(4),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SR(0)
    );
clefia_s0_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(6 downto 4) => y_1_fu_254_p2(7 downto 5),
      D(3 downto 0) => y_1_fu_254_p2(3 downto 0),
      DOADO(7 downto 0) => clefia_s0_q0(7 downto 0),
      Q(7 downto 0) => z_reg_355(7 downto 0),
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      q0_reg_0(7 downto 0) => q0_reg(7 downto 0),
      q0_reg_1(0) => y_0_fu_230_p2(3),
      q0_reg_2 => clefia_s0_U_n_28,
      q0_reg_3(3 downto 2) => y_2_fu_279_p2(7 downto 6),
      q0_reg_3(1 downto 0) => y_2_fu_279_p2(1 downto 0),
      \y_1_reg_382_reg[2]\ => \y_3_reg_392[2]_i_2_n_0\,
      \y_1_reg_382_reg[2]_0\ => clefia_s1_U_n_30,
      \y_1_reg_382_reg[3]\(7 downto 0) => clefia_s1_q0(7 downto 0),
      \y_1_reg_382_reg[3]_0\ => \y_3_reg_392[5]_i_2_n_0\,
      \y_1_reg_382_reg[5]\ => clefia_s1_U_n_27,
      \y_3_reg_392_reg[2]\ => \y_3_reg_392[2]_i_3_n_0\,
      \y_3_reg_392_reg[2]_0\ => \y_3_reg_392[2]_i_4_n_0\,
      \y_3_reg_392_reg[3]\(6 downto 3) => z_25_reg_361(7 downto 4),
      \y_3_reg_392_reg[3]\(2 downto 0) => z_25_reg_361(2 downto 0),
      \y_3_reg_392_reg[3]_0\ => \y_3_reg_392[3]_i_2_n_0\,
      \y_3_reg_392_reg[3]_1\ => clefia_s1_U_n_29,
      \z_reg_355_reg[4]\(3 downto 0) => y_3_fu_298_p2(5 downto 2)
    );
clefia_s1_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7) => grp_ByteXor_110_fu_94_n_15,
      ADDRARDADDR(6) => grp_ByteXor_110_fu_94_n_16,
      ADDRARDADDR(5) => grp_ByteXor_110_fu_94_n_17,
      ADDRARDADDR(4) => grp_ByteXor_110_fu_94_n_18,
      ADDRARDADDR(3) => grp_ByteXor_110_fu_94_n_19,
      ADDRARDADDR(2) => grp_ByteXor_110_fu_94_n_20,
      ADDRARDADDR(1) => grp_ByteXor_110_fu_94_n_21,
      ADDRARDADDR(0) => grp_ByteXor_110_fu_94_n_22,
      D(6 downto 3) => y_0_fu_230_p2(7 downto 4),
      D(2 downto 0) => y_0_fu_230_p2(2 downto 0),
      DOADO(6 downto 1) => clefia_s0_q0(7 downto 2),
      DOADO(0) => clefia_s0_q0(0),
      Q(7 downto 0) => z_reg_355(7 downto 0),
      ap_clk => ap_clk,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      clefia_s1_ce0 => clefia_s1_ce0,
      q0_reg_0(7 downto 0) => clefia_s1_q0(7 downto 0),
      q0_reg_1(7 downto 0) => q0_reg_0(7 downto 0),
      q0_reg_2 => clefia_s1_U_n_27,
      q0_reg_3 => clefia_s1_U_n_29,
      q0_reg_4 => clefia_s1_U_n_30,
      q0_reg_5(3 downto 2) => y_3_fu_298_p2(7 downto 6),
      q0_reg_5(1 downto 0) => y_3_fu_298_p2(1 downto 0),
      q0_reg_6 => q0_reg_1,
      q0_reg_7(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      \y_1_reg_382_reg[4]\ => clefia_s0_U_n_28,
      \y_2_reg_387_reg[3]\ => \y_3_reg_392[2]_i_2_n_0\,
      \y_2_reg_387_reg[3]_0\ => \y_3_reg_392[2]_i_4_n_0\,
      \y_2_reg_387_reg[4]\ => \y_3_reg_392[3]_i_2_n_0\,
      \y_2_reg_387_reg[5]\(7 downto 0) => z_25_reg_361(7 downto 0),
      \y_2_reg_387_reg[5]_0\ => \y_3_reg_392[5]_i_2_n_0\,
      \z_25_reg_361_reg[4]\(3 downto 0) => y_2_fu_279_p2(5 downto 2),
      \z_reg_355_reg[7]\(0) => y_1_fu_254_p2(4)
    );
grp_ByteCpy_118_fu_106: entity work.design_1_clefia_0_0_clefia_ByteCpy_118_20
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(2) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => SR(0),
      \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) => grp_ByteCpy_118_fu_106_dst_address0(4 downto 0),
      \add_ln162_reg_397_reg[4]\(9) => Q(39),
      \add_ln162_reg_397_reg[4]\(8) => Q(35),
      \add_ln162_reg_397_reg[4]\(7) => Q(31),
      \add_ln162_reg_397_reg[4]\(6) => Q(27),
      \add_ln162_reg_397_reg[4]\(5) => Q(23),
      \add_ln162_reg_397_reg[4]\(4) => Q(19),
      \add_ln162_reg_397_reg[4]\(3) => Q(15),
      \add_ln162_reg_397_reg[4]\(2) => Q(11),
      \add_ln162_reg_397_reg[4]\(1) => Q(7),
      \add_ln162_reg_397_reg[4]\(0) => Q(3),
      \ap_CS_fsm_reg[1]_0\(0) => grp_ByteCpy_118_fu_106_src_ce0,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\ => grp_ByteCpy_118_fu_106_n_11,
      \ap_CS_fsm_reg[7]\ => \^grp_clefiaf0xor_2_fu_504_dst_offset1\,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      grp_ByteCpy_118_fu_106_ap_start_reg => grp_ByteCpy_118_fu_106_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_src_address0(0) => grp_ClefiaF0Xor_2_fu_504_src_address0(3),
      \idx_fu_32_reg[3]_0\(3 downto 0) => idx_fu_32_reg(3 downto 0),
      \q0[7]_i_3__2\(0) => grp_ByteXor_fu_165_dst_we0,
      \q0[7]_i_3__2_0\ => \q0[7]_i_3__2\,
      \ram_reg_0_31_0_0_i_15__1\(0) => add_ln162_reg_397(4)
    );
grp_ByteCpy_118_fu_106_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_118_fu_106_n_11,
      Q => grp_ByteCpy_118_fu_106_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_110_fu_94: entity work.design_1_clefia_0_0_clefia_ByteXor_110_21
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(0) => \^ap_cs_fsm_reg[1]_0\(0),
      SR(0) => SR(0),
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      \dst2_02_fu_46_reg[7]_0\(7 downto 0) => dst2_02_fu_46(7 downto 0),
      \dst3_01_fu_42_reg[7]_0\(7 downto 0) => dst3_01_fu_42(7 downto 0),
      \dst3_01_fu_42_reg[7]_1\(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      grp_ByteXor_110_fu_94_ap_start_reg => grp_ByteXor_110_fu_94_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg => grp_ByteXor_110_fu_94_n_23,
      \idx_fu_38_reg[0]_0\ => \^grp_clefiaf0xor_2_fu_504_rk_address0\(0),
      \idx_fu_38_reg[1]_0\ => \^grp_clefiaf0xor_2_fu_504_rk_address0\(1),
      \idx_fu_38_reg[2]_0\ => \^grp_clefiaf0xor_2_fu_504_rk_address0\(2),
      q0_reg(2) => ap_CS_fsm_state4,
      q0_reg(1) => ap_CS_fsm_state2,
      q0_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      q0_reg_0(7 downto 0) => x_2_reg_329(7 downto 0),
      q0_reg_1(7 downto 0) => x_3_reg_334(7 downto 0),
      \x_3_reg_334_reg[7]\(7) => grp_ByteXor_110_fu_94_n_15,
      \x_3_reg_334_reg[7]\(6) => grp_ByteXor_110_fu_94_n_16,
      \x_3_reg_334_reg[7]\(5) => grp_ByteXor_110_fu_94_n_17,
      \x_3_reg_334_reg[7]\(4) => grp_ByteXor_110_fu_94_n_18,
      \x_3_reg_334_reg[7]\(3) => grp_ByteXor_110_fu_94_n_19,
      \x_3_reg_334_reg[7]\(2) => grp_ByteXor_110_fu_94_n_20,
      \x_3_reg_334_reg[7]\(1) => grp_ByteXor_110_fu_94_n_21,
      \x_3_reg_334_reg[7]\(0) => grp_ByteXor_110_fu_94_n_22
    );
grp_ByteXor_110_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_110_fu_94_n_23,
      Q => grp_ByteXor_110_fu_94_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_fu_165: entity work.design_1_clefia_0_0_clefia_ByteXor_22
     port map (
      D(39 downto 0) => D(39 downto 0),
      Q(39 downto 0) => Q(39 downto 0),
      SR(0) => SR(0),
      \add_ln124_30_reg_219_reg[4]_0\(0) => add_ln162_reg_397(4),
      \ap_CS_fsm_reg[0]_0\(4) => \^ap_cs_fsm_reg[5]_0\(0),
      \ap_CS_fsm_reg[0]_0\(3) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteXor_fu_165_dst_we0,
      \ap_CS_fsm_reg[4]\(1) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[4]_0\ => grp_ByteXor_fu_165_n_54,
      ap_clk => ap_clk,
      grp_ByteXor_fu_165_ap_start_reg => grp_ByteXor_fu_165_ap_start_reg,
      grp_ByteXor_fu_165_ap_start_reg_reg => grp_ByteXor_fu_165_ap_start_reg_reg_0,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg0 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg0,
      grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0) => \^grp_clefiaf0xor_2_fu_504_rk_address0\(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_ce0 => grp_ClefiaF0Xor_2_fu_504_src_ce0,
      \idx_fu_26_reg[0]\ => \idx_fu_26_reg[0]\,
      \idx_fu_26_reg[1]\ => \idx_fu_26_reg[1]\,
      \idx_fu_26_reg[2]\ => \idx_fu_26_reg[2]\,
      \idx_fu_26_reg[3]\ => \idx_fu_26_reg[3]\,
      \idx_fu_26_reg[4]\ => \idx_fu_26_reg[4]\,
      \q0[7]_i_2__2\(0) => grp_ByteCpy_118_fu_106_src_ce0,
      \q0[7]_i_2__2_0\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \ram_reg_0_31_0_0_i_15__2\(4 downto 0) => \ram_reg_0_31_0_0_i_15__2\(4 downto 0),
      \ram_reg_0_31_0_0_i_15__2_0\(4 downto 0) => grp_ByteCpy_118_fu_106_dst_address0(4 downto 0),
      ram_reg_0_31_0_0_i_3 => \q0[7]_i_3__2\,
      \ram_reg_0_31_0_0_i_6__0\(0) => \ram_reg_0_31_0_0_i_6__0\(0),
      \ram_reg_0_31_0_0_i_6__0_0\(3 downto 0) => idx_fu_32_reg(3 downto 0),
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_3_reg_392(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_2_reg_387(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_1_reg_382(7 downto 0),
      \tmp_reg_224_reg[7]_4\(7 downto 0) => y_0_reg_377(7 downto 0),
      \zext_ln117_reg_93_reg[3]\ => \zext_ln117_reg_93_reg[3]\
    );
grp_ByteXor_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_fu_165_n_54,
      Q => grp_ByteXor_fu_165_ap_start_reg,
      R => SR(0)
    );
\x_2_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(0),
      Q => x_2_reg_329(0),
      R => '0'
    );
\x_2_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(1),
      Q => x_2_reg_329(1),
      R => '0'
    );
\x_2_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(2),
      Q => x_2_reg_329(2),
      R => '0'
    );
\x_2_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(3),
      Q => x_2_reg_329(3),
      R => '0'
    );
\x_2_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(4),
      Q => x_2_reg_329(4),
      R => '0'
    );
\x_2_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(5),
      Q => x_2_reg_329(5),
      R => '0'
    );
\x_2_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(6),
      Q => x_2_reg_329(6),
      R => '0'
    );
\x_2_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst2_02_fu_46(7),
      Q => x_2_reg_329(7),
      R => '0'
    );
\x_3_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(0),
      Q => x_3_reg_334(0),
      R => '0'
    );
\x_3_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(1),
      Q => x_3_reg_334(1),
      R => '0'
    );
\x_3_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(2),
      Q => x_3_reg_334(2),
      R => '0'
    );
\x_3_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(3),
      Q => x_3_reg_334(3),
      R => '0'
    );
\x_3_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(4),
      Q => x_3_reg_334(4),
      R => '0'
    );
\x_3_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(5),
      Q => x_3_reg_334(5),
      R => '0'
    );
\x_3_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(6),
      Q => x_3_reg_334(6),
      R => '0'
    );
\x_3_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst3_01_fu_42(7),
      Q => x_3_reg_334(7),
      R => '0'
    );
\y_0_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(0),
      Q => y_0_reg_377(0),
      R => '0'
    );
\y_0_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(1),
      Q => y_0_reg_377(1),
      R => '0'
    );
\y_0_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(2),
      Q => y_0_reg_377(2),
      R => '0'
    );
\y_0_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(3),
      Q => y_0_reg_377(3),
      R => '0'
    );
\y_0_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(4),
      Q => y_0_reg_377(4),
      R => '0'
    );
\y_0_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(5),
      Q => y_0_reg_377(5),
      R => '0'
    );
\y_0_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(6),
      Q => y_0_reg_377(6),
      R => '0'
    );
\y_0_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_230_p2(7),
      Q => y_0_reg_377(7),
      R => '0'
    );
\y_1_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(0),
      Q => y_1_reg_382(0),
      R => '0'
    );
\y_1_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(1),
      Q => y_1_reg_382(1),
      R => '0'
    );
\y_1_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(2),
      Q => y_1_reg_382(2),
      R => '0'
    );
\y_1_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(3),
      Q => y_1_reg_382(3),
      R => '0'
    );
\y_1_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(4),
      Q => y_1_reg_382(4),
      R => '0'
    );
\y_1_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(5),
      Q => y_1_reg_382(5),
      R => '0'
    );
\y_1_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(6),
      Q => y_1_reg_382(6),
      R => '0'
    );
\y_1_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_254_p2(7),
      Q => y_1_reg_382(7),
      R => '0'
    );
\y_2_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(0),
      Q => y_2_reg_387(0),
      R => '0'
    );
\y_2_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(1),
      Q => y_2_reg_387(1),
      R => '0'
    );
\y_2_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(2),
      Q => y_2_reg_387(2),
      R => '0'
    );
\y_2_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(3),
      Q => y_2_reg_387(3),
      R => '0'
    );
\y_2_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(4),
      Q => y_2_reg_387(4),
      R => '0'
    );
\y_2_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(5),
      Q => y_2_reg_387(5),
      R => '0'
    );
\y_2_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(6),
      Q => y_2_reg_387(6),
      R => '0'
    );
\y_2_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_279_p2(7),
      Q => y_2_reg_387(7),
      R => '0'
    );
\y_3_reg_392[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(7),
      I1 => z_reg_355(1),
      O => \y_3_reg_392[2]_i_2_n_0\
    );
\y_3_reg_392[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(0),
      I1 => z_25_reg_361(0),
      O => \y_3_reg_392[2]_i_3_n_0\
    );
\y_3_reg_392[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_reg_355(6),
      I1 => z_25_reg_361(6),
      O => \y_3_reg_392[2]_i_4_n_0\
    );
\y_3_reg_392[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => z_25_reg_361(6),
      I1 => z_reg_355(6),
      I2 => z_reg_355(2),
      O => \y_3_reg_392[3]_i_2_n_0\
    );
\y_3_reg_392[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_25_reg_361(3),
      I1 => z_reg_355(7),
      O => \y_3_reg_392[5]_i_2_n_0\
    );
\y_3_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(0),
      Q => y_3_reg_392(0),
      R => '0'
    );
\y_3_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(1),
      Q => y_3_reg_392(1),
      R => '0'
    );
\y_3_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(2),
      Q => y_3_reg_392(2),
      R => '0'
    );
\y_3_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(3),
      Q => y_3_reg_392(3),
      R => '0'
    );
\y_3_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(4),
      Q => y_3_reg_392(4),
      R => '0'
    );
\y_3_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(5),
      Q => y_3_reg_392(5),
      R => '0'
    );
\y_3_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(6),
      Q => y_3_reg_392(6),
      R => '0'
    );
\y_3_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_298_p2(7),
      Q => y_3_reg_392(7),
      R => '0'
    );
\z_25_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(0),
      Q => z_25_reg_361(0),
      R => '0'
    );
\z_25_reg_361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(1),
      Q => z_25_reg_361(1),
      R => '0'
    );
\z_25_reg_361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(2),
      Q => z_25_reg_361(2),
      R => '0'
    );
\z_25_reg_361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(3),
      Q => z_25_reg_361(3),
      R => '0'
    );
\z_25_reg_361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(4),
      Q => z_25_reg_361(4),
      R => '0'
    );
\z_25_reg_361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(5),
      Q => z_25_reg_361(5),
      R => '0'
    );
\z_25_reg_361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(6),
      Q => z_25_reg_361(6),
      R => '0'
    );
\z_25_reg_361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s1_q0(7),
      Q => z_25_reg_361(7),
      R => '0'
    );
\z_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(0),
      Q => z_reg_355(0),
      R => '0'
    );
\z_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(1),
      Q => z_reg_355(1),
      R => '0'
    );
\z_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(2),
      Q => z_reg_355(2),
      R => '0'
    );
\z_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(3),
      Q => z_reg_355(3),
      R => '0'
    );
\z_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(4),
      Q => z_reg_355(4),
      R => '0'
    );
\z_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(5),
      Q => z_reg_355(5),
      R => '0'
    );
\z_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(6),
      Q => z_reg_355(6),
      R => '0'
    );
\z_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => clefia_s0_q0(7),
      Q => z_reg_355(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF1Xor is
  port (
    \idx_fu_38_reg[2]\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    fout_2_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__2\ : out STD_LOGIC;
    \tmp_reg_224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fin_2_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    con192_ce0 : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_dst_offset1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_src_ce0 : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_src_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_702_ap_start_reg : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC;
    \ap_CS_fsm_reg[294]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    con192_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_663_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_12 : in STD_LOGIC;
    q0_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_fu_702_ap_start_reg0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dst_03_fu_50_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_22_reg_403_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF1Xor : entity is "clefia_ClefiaF1Xor";
end design_1_clefia_0_0_clefia_ClefiaF1Xor;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF1Xor is
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln185_reg_429 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_118_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_118_fu_110_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_n_10 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_11150_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_11150_fu_98_n_27 : STD_LOGIC;
  signal grp_ByteXor_11150_fu_98_n_40 : STD_LOGIC;
  signal grp_ByteXor_fu_191_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_fu_191_n_64 : STD_LOGIC;
  signal \^grp_clefiaf1xor_fu_702_dst_offset1\ : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_rk_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaF1Xor_fu_702_rk_ce0 : STD_LOGIC;
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_ClefiaMul2_fu_134_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tmp_9_ClefiaMul2_fu_173_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_1_reg_354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_257_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_409 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_0_reg_409[2]_i_2__0_n_0\ : STD_LOGIC;
  signal y_1_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_414 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_reg_414[2]_i_2__0_n_0\ : STD_LOGIC;
  signal y_2_fu_305_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_419 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_reg_419[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[6]_i_2__0_n_0\ : STD_LOGIC;
  signal y_3_fu_323_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_424[2]_i_2__0_n_0\ : STD_LOGIC;
  signal z_22_reg_403 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_23_reg_391 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_24_reg_397 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_380 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
begin
  grp_ClefiaF1Xor_fu_702_dst_offset1 <= \^grp_clefiaf1xor_fu_702_dst_offset1\;
\add_ln185_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^grp_clefiaf1xor_fu_702_dst_offset1\,
      Q => add_ln185_reg_429(4),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
grp_ByteCpy_118_fu_110: entity work.design_1_clefia_0_0_clefia_ByteCpy_118_14
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(1) => grp_ByteCpy_118_fu_110_dst_we0,
      Q(0) => grp_ByteCpy_118_fu_110_src_ce0,
      SR(0) => SR(0),
      \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) => grp_ByteCpy_118_fu_110_dst_address0(4 downto 0),
      \add_ln185_reg_429_reg[4]\(9) => \ap_CS_fsm_reg[294]\(39),
      \add_ln185_reg_429_reg[4]\(8) => \ap_CS_fsm_reg[294]\(35),
      \add_ln185_reg_429_reg[4]\(7) => \ap_CS_fsm_reg[294]\(31),
      \add_ln185_reg_429_reg[4]\(6) => \ap_CS_fsm_reg[294]\(27),
      \add_ln185_reg_429_reg[4]\(5) => \ap_CS_fsm_reg[294]\(23),
      \add_ln185_reg_429_reg[4]\(4) => \ap_CS_fsm_reg[294]\(19),
      \add_ln185_reg_429_reg[4]\(3) => \ap_CS_fsm_reg[294]\(15),
      \add_ln185_reg_429_reg[4]\(2) => \ap_CS_fsm_reg[294]\(11),
      \add_ln185_reg_429_reg[4]\(1) => \ap_CS_fsm_reg[294]\(7),
      \add_ln185_reg_429_reg[4]\(0) => \ap_CS_fsm_reg[294]\(3),
      \ap_CS_fsm_reg[210]\ => \^grp_clefiaf1xor_fu_702_dst_offset1\,
      \ap_CS_fsm_reg[2]_0\ => grp_ByteCpy_118_fu_110_n_10,
      ap_clk => ap_clk,
      grp_ByteCpy_118_fu_110_ap_start_reg => grp_ByteCpy_118_fu_110_ap_start_reg,
      grp_ClefiaF1Xor_fu_702_src_address0(0) => grp_ClefiaF1Xor_fu_702_src_address0(3),
      \idx_fu_32_reg[3]_0\(3) => \idx_fu_32_reg__0\(3),
      \idx_fu_32_reg[3]_0\(2 downto 0) => idx_fu_32_reg(2 downto 0),
      \ram_reg_0_31_0_0_i_7__4\(2) => ap_CS_fsm_state6,
      \ram_reg_0_31_0_0_i_7__4\(1) => ap_CS_fsm_state4,
      \ram_reg_0_31_0_0_i_7__4\(0) => ap_CS_fsm_state3,
      \ram_reg_0_31_0_0_i_7__4_0\(0) => add_ln124_30_fu_144_p2(4)
    );
grp_ByteCpy_118_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_118_fu_110_n_10,
      Q => grp_ByteCpy_118_fu_110_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_11150_fu_98: entity work.design_1_clefia_0_0_clefia_ByteXor_11150
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7 downto 0) => q1(7 downto 0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[1]_1\(0) => grp_ClefiaF1Xor_fu_702_rk_ce0,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      con192_address0(6 downto 0) => con192_address0(6 downto 0),
      con192_ce0 => con192_ce0,
      \dst16_04_fu_54_reg[7]_0\(7 downto 0) => dst16_04_fu_54(7 downto 0),
      dst_03_fu_50_reg_0(7 downto 0) => q0(7 downto 0),
      dst_03_fu_50_reg_1(7 downto 0) => dst_03_fu_50_reg(7 downto 0),
      grp_ByteXor_11150_fu_98_ap_start_reg => grp_ByteXor_11150_fu_98_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0),
      grp_ClefiaF1Xor_fu_702_ap_start_reg => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      grp_ClefiaF1Xor_fu_702_ap_start_reg_reg => grp_ByteXor_11150_fu_98_n_40,
      grp_ClefiaF1Xor_fu_702_rk_address0(1 downto 0) => grp_ClefiaF1Xor_fu_702_rk_address0(1 downto 0),
      \idx_fu_38_reg[2]_0\ => \idx_fu_38_reg[2]\,
      \idx_fu_38_reg[2]_1\ => grp_ByteXor_11150_fu_98_n_27,
      q0_reg => q0_reg,
      q0_reg_0 => q0_reg_0,
      q0_reg_1 => q0_reg_1,
      q0_reg_10 => q0_reg_10,
      q0_reg_11(0) => q0_reg_11(0),
      q0_reg_12 => q0_reg_12,
      q0_reg_13(0) => q0_reg_13(0),
      q0_reg_14(7 downto 0) => x_1_reg_354(7 downto 0),
      q0_reg_2 => q0_reg_2,
      q0_reg_3 => q0_reg_4,
      q0_reg_4 => q0_reg_3,
      q0_reg_5 => q0_reg_5,
      q0_reg_6 => q0_reg_6,
      q0_reg_7 => q0_reg_7,
      q0_reg_8 => q0_reg_8,
      q0_reg_9 => q0_reg_9
    );
grp_ByteXor_11150_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_11150_fu_98_n_40,
      Q => grp_ByteXor_11150_fu_98_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_fu_191: entity work.design_1_clefia_0_0_clefia_ByteXor
     port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      Q(4) => ap_CS_fsm_state6,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      add_ln185_reg_429(0) => add_ln185_reg_429(4),
      \ap_CS_fsm_reg[294]\(39 downto 0) => \ap_CS_fsm_reg[294]\(39 downto 0),
      \ap_CS_fsm_reg[4]\(1) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[4]_0\ => grp_ByteXor_fu_191_n_64,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      ap_clk => ap_clk,
      fin_2_address0(0) => fin_2_address0(0),
      fout_2_address0(4 downto 0) => fout_2_address0(4 downto 0),
      grp_ByteXor_fu_191_ap_start_reg => grp_ByteXor_fu_191_ap_start_reg,
      grp_ClefiaF1Xor_fu_702_ap_start_reg => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      grp_ClefiaF1Xor_fu_702_ap_start_reg0 => grp_ClefiaF1Xor_fu_702_ap_start_reg0,
      grp_ClefiaF1Xor_fu_702_rk_address0(1 downto 0) => grp_ClefiaF1Xor_fu_702_rk_address0(1 downto 0),
      grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0) => grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0),
      grp_ClefiaF1Xor_fu_702_src_ce0 => grp_ClefiaF1Xor_fu_702_src_ce0,
      \idx_fu_40_reg[2]_0\(0) => add_ln124_30_fu_144_p2(4),
      \p_0_in__2\ => \p_0_in__2\,
      \q0_reg[7]\(4 downto 0) => grp_ByteCpy_118_fu_110_dst_address0(4 downto 0),
      \q0_reg[7]_0\ => q0_reg_3,
      \q0_reg[7]_1\ => \q0_reg[7]\,
      \q0_reg[7]_10\ => \q0_reg[7]_6\,
      \q0_reg[7]_11\ => \q0_reg[7]_7\,
      \q0_reg[7]_12\(3) => \idx_fu_32_reg__0\(3),
      \q0_reg[7]_12\(2 downto 0) => idx_fu_32_reg(2 downto 0),
      \q0_reg[7]_13\ => \q0_reg[7]_8\,
      \q0_reg[7]_14\(0) => grp_ClefiaF1Xor_fu_702_rk_ce0,
      \q0_reg[7]_2\ => \q0_reg[7]_0\,
      \q0_reg[7]_3\ => \q0_reg[7]_1\,
      \q0_reg[7]_4\ => \q0_reg[7]_2\,
      \q0_reg[7]_5\(1) => grp_ByteCpy_118_fu_110_dst_we0,
      \q0_reg[7]_5\(0) => grp_ByteCpy_118_fu_110_src_ce0,
      \q0_reg[7]_6\ => \q0_reg[7]_3\,
      \q0_reg[7]_7\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      \q0_reg[7]_8\(0) => Q(0),
      \q0_reg[7]_9\(7 downto 0) => \q0_reg[7]_5\(7 downto 0),
      \ram_reg_0_31_0_0_i_5__4\ => grp_ByteXor_11150_fu_98_n_27,
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_3_reg_424(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_2_reg_419(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_1_reg_414(7 downto 0),
      \tmp_reg_224_reg[7]_4\(7 downto 0) => y_0_reg_409(7 downto 0)
    );
grp_ByteXor_fu_191_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_fu_191_n_64,
      Q => grp_ByteXor_fu_191_ap_start_reg,
      R => SR(0)
    );
\x_1_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(0),
      Q => x_1_reg_354(0),
      R => '0'
    );
\x_1_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(1),
      Q => x_1_reg_354(1),
      R => '0'
    );
\x_1_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(2),
      Q => x_1_reg_354(2),
      R => '0'
    );
\x_1_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(3),
      Q => x_1_reg_354(3),
      R => '0'
    );
\x_1_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(4),
      Q => x_1_reg_354(4),
      R => '0'
    );
\x_1_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(5),
      Q => x_1_reg_354(5),
      R => '0'
    );
\x_1_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(6),
      Q => x_1_reg_354(6),
      R => '0'
    );
\x_1_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(7),
      Q => x_1_reg_354(7),
      R => '0'
    );
\y_0_reg_409[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(0),
      I1 => z_24_reg_397(5),
      I2 => z_22_reg_403(5),
      I3 => z_24_reg_397(7),
      I4 => z_23_reg_391(7),
      O => y_0_fu_257_p2(0)
    );
\y_0_reg_409[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(1),
      I1 => z_24_reg_397(6),
      I2 => z_22_reg_403(6),
      I3 => z_24_reg_397(0),
      I4 => z_23_reg_391(0),
      O => y_0_fu_257_p2(1)
    );
\y_0_reg_409[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(2),
      I1 => \y_0_reg_409[2]_i_2__0_n_0\,
      I2 => z_24_reg_397(1),
      I3 => z_24_reg_397(7),
      I4 => z_23_reg_391(1),
      I5 => z_23_reg_391(7),
      O => y_0_fu_257_p2(2)
    );
\y_0_reg_409[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_24_reg_397(7),
      I1 => z_24_reg_397(5),
      I2 => z_22_reg_403(7),
      I3 => z_22_reg_403(5),
      O => \y_0_reg_409[2]_i_2__0_n_0\
    );
\y_0_reg_409[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(3),
      I1 => \y_2_reg_419[3]_i_2__0_n_0\,
      I2 => z_24_reg_397(2),
      I3 => z_24_reg_397(7),
      I4 => z_23_reg_391(2),
      I5 => z_23_reg_391(7),
      O => y_0_fu_257_p2(3)
    );
\y_0_reg_409[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(4),
      I1 => \y_2_reg_419[4]_i_2__0_n_0\,
      I2 => z_24_reg_397(3),
      I3 => z_24_reg_397(7),
      I4 => z_23_reg_391(3),
      I5 => z_23_reg_391(7),
      O => y_0_fu_257_p2(4)
    );
\y_0_reg_409[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => \y_2_reg_419[5]_i_2__0_n_0\,
      I2 => z_24_reg_397(4),
      I3 => z_23_reg_391(4),
      O => y_0_fu_257_p2(5)
    );
\y_0_reg_409[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(6),
      I1 => \y_2_reg_419[6]_i_2__0_n_0\,
      I2 => z_24_reg_397(5),
      I3 => z_23_reg_391(5),
      O => y_0_fu_257_p2(6)
    );
\y_0_reg_409[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(7),
      I1 => z_24_reg_397(4),
      I2 => z_22_reg_403(4),
      I3 => z_24_reg_397(6),
      I4 => z_23_reg_391(6),
      O => y_0_fu_257_p2(7)
    );
\y_0_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(0),
      Q => y_0_reg_409(0),
      R => '0'
    );
\y_0_reg_409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(1),
      Q => y_0_reg_409(1),
      R => '0'
    );
\y_0_reg_409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(2),
      Q => y_0_reg_409(2),
      R => '0'
    );
\y_0_reg_409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(3),
      Q => y_0_reg_409(3),
      R => '0'
    );
\y_0_reg_409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(4),
      Q => y_0_reg_409(4),
      R => '0'
    );
\y_0_reg_409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(5),
      Q => y_0_reg_409(5),
      R => '0'
    );
\y_0_reg_409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(6),
      Q => y_0_reg_409(6),
      R => '0'
    );
\y_0_reg_409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(7),
      Q => y_0_reg_409(7),
      R => '0'
    );
\y_1_reg_414[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_23_reg_391(5),
      I2 => z_24_reg_397(7),
      I3 => z_23_reg_391(7),
      I4 => z_22_reg_403(0),
      O => y_1_fu_281_p2(0)
    );
\y_1_reg_414[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(6),
      I1 => z_23_reg_391(6),
      I2 => z_24_reg_397(0),
      I3 => z_23_reg_391(0),
      I4 => z_22_reg_403(1),
      O => y_1_fu_281_p2(1)
    );
\y_1_reg_414[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_reg_380(7),
      I2 => z_23_reg_391(5),
      I3 => z_23_reg_391(7),
      I4 => \y_1_reg_414[2]_i_2__0_n_0\,
      I5 => z_22_reg_403(2),
      O => y_1_fu_281_p2(2)
    );
\y_1_reg_414[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_24_reg_397(1),
      I1 => z_24_reg_397(7),
      I2 => z_23_reg_391(1),
      I3 => z_23_reg_391(7),
      O => \y_1_reg_414[2]_i_2__0_n_0\
    );
\y_1_reg_414[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(3),
      I1 => z_24_reg_397(2),
      I2 => z_24_reg_397(7),
      I3 => z_23_reg_391(2),
      I4 => z_23_reg_391(7),
      I5 => z_22_reg_403(3),
      O => y_1_fu_281_p2(3)
    );
\y_1_reg_414[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(4),
      I1 => z_24_reg_397(3),
      I2 => z_24_reg_397(7),
      I3 => z_23_reg_391(3),
      I4 => z_23_reg_391(7),
      I5 => z_22_reg_403(4),
      O => y_1_fu_281_p2(4)
    );
\y_1_reg_414[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(5),
      I1 => z_24_reg_397(4),
      I2 => z_23_reg_391(4),
      I3 => z_22_reg_403(5),
      O => y_1_fu_281_p2(5)
    );
\y_1_reg_414[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(6),
      I1 => z_24_reg_397(5),
      I2 => z_23_reg_391(5),
      I3 => z_22_reg_403(6),
      O => y_1_fu_281_p2(6)
    );
\y_1_reg_414[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(4),
      I1 => z_23_reg_391(4),
      I2 => z_24_reg_397(6),
      I3 => z_23_reg_391(6),
      I4 => z_22_reg_403(7),
      O => y_1_fu_281_p2(7)
    );
\y_1_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(0),
      Q => y_1_reg_414(0),
      R => '0'
    );
\y_1_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(1),
      Q => y_1_reg_414(1),
      R => '0'
    );
\y_1_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(2),
      Q => y_1_reg_414(2),
      R => '0'
    );
\y_1_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(3),
      Q => y_1_reg_414(3),
      R => '0'
    );
\y_1_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(4),
      Q => y_1_reg_414(4),
      R => '0'
    );
\y_1_reg_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(5),
      Q => y_1_reg_414(5),
      R => '0'
    );
\y_1_reg_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(6),
      Q => y_1_reg_414(6),
      R => '0'
    );
\y_1_reg_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(7),
      Q => y_1_reg_414(7),
      R => '0'
    );
\y_2_reg_419[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_23_reg_391(0),
      I1 => z_22_reg_403(7),
      I2 => z_reg_380(7),
      I3 => z_24_reg_397(5),
      I4 => z_22_reg_403(5),
      O => y_2_fu_305_p2(0)
    );
\y_2_reg_419[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_23_reg_391(1),
      I1 => z_22_reg_403(0),
      I2 => z_reg_380(0),
      I3 => z_24_reg_397(6),
      I4 => z_22_reg_403(6),
      O => y_2_fu_305_p2(1)
    );
\y_2_reg_419[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_23_reg_391(2),
      I1 => \y_3_reg_424[2]_i_2__0_n_0\,
      I2 => z_24_reg_397(7),
      I3 => z_24_reg_397(5),
      I4 => z_22_reg_403(7),
      I5 => z_22_reg_403(5),
      O => y_2_fu_305_p2(2)
    );
\y_2_reg_419[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_23_reg_391(3),
      I1 => z_22_reg_403(2),
      I2 => z_22_reg_403(7),
      I3 => z_reg_380(2),
      I4 => z_reg_380(7),
      I5 => \y_2_reg_419[3]_i_2__0_n_0\,
      O => y_2_fu_305_p2(3)
    );
\y_2_reg_419[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_24_reg_397(6),
      I1 => z_24_reg_397(0),
      I2 => z_24_reg_397(5),
      I3 => z_22_reg_403(6),
      I4 => z_22_reg_403(0),
      I5 => z_22_reg_403(5),
      O => \y_2_reg_419[3]_i_2__0_n_0\
    );
\y_2_reg_419[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_23_reg_391(4),
      I1 => z_22_reg_403(3),
      I2 => z_22_reg_403(7),
      I3 => z_reg_380(3),
      I4 => z_reg_380(7),
      I5 => \y_2_reg_419[4]_i_2__0_n_0\,
      O => y_2_fu_305_p2(4)
    );
\y_2_reg_419[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_24_reg_397(6),
      I1 => z_24_reg_397(1),
      I2 => z_24_reg_397(7),
      I3 => z_24_reg_397(5),
      I4 => tmp_2_ClefiaMul2_fu_134_ap_return(4),
      O => \y_2_reg_419[4]_i_2__0_n_0\
    );
\y_2_reg_419[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_22_reg_403(5),
      I1 => z_22_reg_403(7),
      I2 => z_22_reg_403(1),
      I3 => z_22_reg_403(6),
      O => tmp_2_ClefiaMul2_fu_134_ap_return(4)
    );
\y_2_reg_419[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_23_reg_391(5),
      I1 => z_22_reg_403(4),
      I2 => z_reg_380(4),
      I3 => \y_2_reg_419[5]_i_2__0_n_0\,
      O => y_2_fu_305_p2(5)
    );
\y_2_reg_419[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_24_reg_397(7),
      I1 => z_24_reg_397(2),
      I2 => z_24_reg_397(6),
      I3 => z_22_reg_403(7),
      I4 => z_22_reg_403(2),
      I5 => z_22_reg_403(6),
      O => \y_2_reg_419[5]_i_2__0_n_0\
    );
\y_2_reg_419[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_23_reg_391(6),
      I1 => z_22_reg_403(5),
      I2 => z_reg_380(5),
      I3 => \y_2_reg_419[6]_i_2__0_n_0\,
      O => y_2_fu_305_p2(6)
    );
\y_2_reg_419[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_24_reg_397(3),
      I1 => z_24_reg_397(7),
      I2 => z_22_reg_403(3),
      I3 => z_22_reg_403(7),
      O => \y_2_reg_419[6]_i_2__0_n_0\
    );
\y_2_reg_419[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_23_reg_391(7),
      I1 => z_22_reg_403(6),
      I2 => z_reg_380(6),
      I3 => z_24_reg_397(4),
      I4 => z_22_reg_403(4),
      O => y_2_fu_305_p2(7)
    );
\y_2_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(0),
      Q => y_2_reg_419(0),
      R => '0'
    );
\y_2_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(1),
      Q => y_2_reg_419(1),
      R => '0'
    );
\y_2_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(2),
      Q => y_2_reg_419(2),
      R => '0'
    );
\y_2_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(3),
      Q => y_2_reg_419(3),
      R => '0'
    );
\y_2_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(4),
      Q => y_2_reg_419(4),
      R => '0'
    );
\y_2_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(5),
      Q => y_2_reg_419(5),
      R => '0'
    );
\y_2_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(6),
      Q => y_2_reg_419(6),
      R => '0'
    );
\y_2_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(7),
      Q => y_2_reg_419(7),
      R => '0'
    );
\y_3_reg_424[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_24_reg_397(0),
      I1 => z_22_reg_403(7),
      I2 => z_reg_380(7),
      I3 => z_23_reg_391(5),
      I4 => z_reg_380(5),
      O => y_3_fu_323_p2(0)
    );
\y_3_reg_424[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_24_reg_397(1),
      I1 => z_22_reg_403(0),
      I2 => z_reg_380(0),
      I3 => z_23_reg_391(6),
      I4 => z_reg_380(6),
      O => y_3_fu_323_p2(1)
    );
\y_3_reg_424[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_24_reg_397(2),
      I1 => \y_3_reg_424[2]_i_2__0_n_0\,
      I2 => z_23_reg_391(7),
      I3 => z_23_reg_391(5),
      I4 => z_reg_380(7),
      I5 => z_reg_380(5),
      O => y_3_fu_323_p2(2)
    );
\y_3_reg_424[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_22_reg_403(1),
      I1 => z_22_reg_403(7),
      I2 => z_reg_380(1),
      I3 => z_reg_380(7),
      O => \y_3_reg_424[2]_i_2__0_n_0\
    );
\y_3_reg_424[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_24_reg_397(3),
      I1 => z_22_reg_403(2),
      I2 => z_22_reg_403(7),
      I3 => z_reg_380(2),
      I4 => z_reg_380(7),
      I5 => p_1_in(3),
      O => y_3_fu_323_p2(3)
    );
\y_3_reg_424[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_23_reg_391(6),
      I1 => z_23_reg_391(0),
      I2 => z_23_reg_391(5),
      I3 => z_reg_380(6),
      I4 => z_reg_380(0),
      I5 => z_reg_380(5),
      O => p_1_in(3)
    );
\y_3_reg_424[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_24_reg_397(4),
      I1 => z_22_reg_403(3),
      I2 => z_22_reg_403(7),
      I3 => z_reg_380(3),
      I4 => z_reg_380(7),
      I5 => p_1_in(4),
      O => y_3_fu_323_p2(4)
    );
\y_3_reg_424[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_23_reg_391(6),
      I1 => z_23_reg_391(1),
      I2 => z_23_reg_391(7),
      I3 => z_23_reg_391(5),
      I4 => tmp_9_ClefiaMul2_fu_173_ap_return(4),
      O => p_1_in(4)
    );
\y_3_reg_424[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_reg_380(7),
      I2 => z_reg_380(1),
      I3 => z_reg_380(6),
      O => tmp_9_ClefiaMul2_fu_173_ap_return(4)
    );
\y_3_reg_424[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_24_reg_397(5),
      I1 => z_22_reg_403(4),
      I2 => z_reg_380(4),
      I3 => p_1_in(5),
      O => y_3_fu_323_p2(5)
    );
\y_3_reg_424[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_23_reg_391(7),
      I1 => z_23_reg_391(2),
      I2 => z_23_reg_391(6),
      I3 => z_reg_380(7),
      I4 => z_reg_380(2),
      I5 => z_reg_380(6),
      O => p_1_in(5)
    );
\y_3_reg_424[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_24_reg_397(6),
      I1 => z_22_reg_403(5),
      I2 => z_reg_380(5),
      I3 => p_1_in(6),
      O => y_3_fu_323_p2(6)
    );
\y_3_reg_424[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_23_reg_391(3),
      I1 => z_23_reg_391(7),
      I2 => z_reg_380(3),
      I3 => z_reg_380(7),
      O => p_1_in(6)
    );
\y_3_reg_424[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_24_reg_397(7),
      I1 => z_22_reg_403(6),
      I2 => z_reg_380(6),
      I3 => z_23_reg_391(4),
      I4 => z_reg_380(4),
      O => y_3_fu_323_p2(7)
    );
\y_3_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(0),
      Q => y_3_reg_424(0),
      R => '0'
    );
\y_3_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(1),
      Q => y_3_reg_424(1),
      R => '0'
    );
\y_3_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(2),
      Q => y_3_reg_424(2),
      R => '0'
    );
\y_3_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(3),
      Q => y_3_reg_424(3),
      R => '0'
    );
\y_3_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(4),
      Q => y_3_reg_424(4),
      R => '0'
    );
\y_3_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(5),
      Q => y_3_reg_424(5),
      R => '0'
    );
\y_3_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(6),
      Q => y_3_reg_424(6),
      R => '0'
    );
\y_3_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(7),
      Q => y_3_reg_424(7),
      R => '0'
    );
\z_22_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(0),
      Q => z_22_reg_403(0),
      R => '0'
    );
\z_22_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(1),
      Q => z_22_reg_403(1),
      R => '0'
    );
\z_22_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(2),
      Q => z_22_reg_403(2),
      R => '0'
    );
\z_22_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(3),
      Q => z_22_reg_403(3),
      R => '0'
    );
\z_22_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(4),
      Q => z_22_reg_403(4),
      R => '0'
    );
\z_22_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(5),
      Q => z_22_reg_403(5),
      R => '0'
    );
\z_22_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(6),
      Q => z_22_reg_403(6),
      R => '0'
    );
\z_22_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_22_reg_403_reg[7]_0\(7),
      Q => z_22_reg_403(7),
      R => '0'
    );
\z_23_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(0),
      Q => z_23_reg_391(0),
      R => '0'
    );
\z_23_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(1),
      Q => z_23_reg_391(1),
      R => '0'
    );
\z_23_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(2),
      Q => z_23_reg_391(2),
      R => '0'
    );
\z_23_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(3),
      Q => z_23_reg_391(3),
      R => '0'
    );
\z_23_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(4),
      Q => z_23_reg_391(4),
      R => '0'
    );
\z_23_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(5),
      Q => z_23_reg_391(5),
      R => '0'
    );
\z_23_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(6),
      Q => z_23_reg_391(6),
      R => '0'
    );
\z_23_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(7),
      Q => z_23_reg_391(7),
      R => '0'
    );
\z_24_reg_397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(0),
      Q => z_24_reg_397(0),
      R => '0'
    );
\z_24_reg_397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(1),
      Q => z_24_reg_397(1),
      R => '0'
    );
\z_24_reg_397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(2),
      Q => z_24_reg_397(2),
      R => '0'
    );
\z_24_reg_397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(3),
      Q => z_24_reg_397(3),
      R => '0'
    );
\z_24_reg_397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(4),
      Q => z_24_reg_397(4),
      R => '0'
    );
\z_24_reg_397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(5),
      Q => z_24_reg_397(5),
      R => '0'
    );
\z_24_reg_397_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(6),
      Q => z_24_reg_397(6),
      R => '0'
    );
\z_24_reg_397_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_22_reg_403_reg[7]_0\(7),
      Q => z_24_reg_397(7),
      R => '0'
    );
\z_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(0),
      Q => z_reg_380(0),
      R => '0'
    );
\z_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(1),
      Q => z_reg_380(1),
      R => '0'
    );
\z_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(2),
      Q => z_reg_380(2),
      R => '0'
    );
\z_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(3),
      Q => z_reg_380(3),
      R => '0'
    );
\z_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(4),
      Q => z_reg_380(4),
      R => '0'
    );
\z_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(5),
      Q => z_reg_380(5),
      R => '0'
    );
\z_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(6),
      Q => z_reg_380(6),
      R => '0'
    );
\z_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q1(7),
      Q => z_reg_380(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF1Xor_1 is
  port (
    \trunc_ln124_reg_273_reg[1]\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    dst2_02_fu_46_reg : out STD_LOGIC;
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC;
    q0_reg : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fin_3_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fout_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln124_30_reg_219_reg[2]\ : out STD_LOGIC;
    \add_ln124_30_reg_219_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    con256_ce0 : out STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_543_dst_offset1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    clefia_s1_ce0 : out STD_LOGIC;
    \idx_fu_38_reg[2]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_5 : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_src_ce0 : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_31_0_0_i_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF0Xor_2_fu_504_src_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_9\ : in STD_LOGIC;
    \q0_reg[7]_10\ : in STD_LOGIC;
    grp_ByteCpy_118_fu_582_src_offset : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0_0_i_6 : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_7__0\ : in STD_LOGIC;
    \q0_reg[7]_11\ : in STD_LOGIC;
    q0_reg_7 : in STD_LOGIC;
    con256_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_504_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \z_reg_380_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_19_reg_403_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0_0 : in STD_LOGIC;
    dst2_02_fu_46_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF1Xor_1 : entity is "clefia_ClefiaF1Xor_1";
end design_1_clefia_0_0_clefia_ClefiaF1Xor_1;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF1Xor_1 is
  signal add_ln124_30_fu_144_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln185_reg_429 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_118_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_118_fu_110_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_n_10 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_110_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_110_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_110_fu_98_n_17 : STD_LOGIC;
  signal grp_ByteXor_110_fu_98_n_45 : STD_LOGIC;
  signal grp_ByteXor_fu_191_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_fu_191_n_65 : STD_LOGIC;
  signal \^grp_clefiaf1xor_1_fu_543_dst_offset1\ : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_rk_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaF1Xor_1_fu_543_rk_ce0 : STD_LOGIC;
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \idx_fu_32_reg__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_ClefiaMul2_fu_134_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tmp_9_ClefiaMul2_fu_173_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_1_reg_354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_257_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_409 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_0_reg_409[2]_i_2_n_0\ : STD_LOGIC;
  signal y_1_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_414 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_reg_414[2]_i_2_n_0\ : STD_LOGIC;
  signal y_2_fu_305_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_419 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_reg_419[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_419[6]_i_2_n_0\ : STD_LOGIC;
  signal y_3_fu_323_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_424[2]_i_2_n_0\ : STD_LOGIC;
  signal z_19_reg_403 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_20_reg_391 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_21_reg_397 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_380 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
begin
  grp_ClefiaF1Xor_1_fu_543_dst_offset1 <= \^grp_clefiaf1xor_1_fu_543_dst_offset1\;
\add_ln185_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^grp_clefiaf1xor_1_fu_543_dst_offset1\,
      Q => add_ln185_reg_429(4),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
grp_ByteCpy_118_fu_110: entity work.design_1_clefia_0_0_clefia_ByteCpy_118_17
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(9) => Q(41),
      Q(8) => Q(36),
      Q(7) => Q(32),
      Q(6) => Q(28),
      Q(5) => Q(24),
      Q(4) => Q(20),
      Q(3) => Q(16),
      Q(2) => Q(12),
      Q(1) => Q(8),
      Q(0) => Q(4),
      SR(0) => SR(0),
      \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) => grp_ByteCpy_118_fu_110_dst_address0(4 downto 0),
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteCpy_118_fu_110_dst_we0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_118_fu_110_src_ce0,
      \ap_CS_fsm_reg[2]_1\ => grp_ByteCpy_118_fu_110_n_10,
      \ap_CS_fsm_reg[45]\ => \^grp_clefiaf1xor_1_fu_543_dst_offset1\,
      ap_clk => ap_clk,
      fin_3_address0(0) => fin_3_address0(4),
      grp_ByteCpy_118_fu_110_ap_start_reg => grp_ByteCpy_118_fu_110_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_src_address0(0) => grp_ClefiaF0Xor_2_fu_504_src_address0(3),
      \idx_fu_32_reg[3]_0\(3) => \idx_fu_32_reg__0\(3),
      \idx_fu_32_reg[3]_0\(2 downto 0) => idx_fu_32_reg(2 downto 0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(0) => \q0_reg[7]_3\(4),
      \ram_reg_0_31_0_0_i_15__1_0\(2) => ap_CS_fsm_state6,
      \ram_reg_0_31_0_0_i_15__1_0\(1) => ap_CS_fsm_state4,
      \ram_reg_0_31_0_0_i_15__1_0\(0) => ap_CS_fsm_state3,
      \ram_reg_0_31_0_0_i_15__1_1\(0) => add_ln124_30_fu_144_p2(4),
      ram_reg_0_31_0_0_i_7_0 => q0_reg_5,
      ram_reg_0_31_0_0_i_7_1(0) => ram_reg_0_31_0_0_i_7(3),
      ram_reg_0_31_0_0_i_7_2 => q0_reg_6
    );
grp_ByteCpy_118_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_118_fu_110_n_10,
      Q => grp_ByteCpy_118_fu_110_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_110_fu_98: entity work.design_1_clefia_0_0_clefia_ByteXor_110
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7 downto 0) => q0(7 downto 0),
      DOADO(2 downto 0) => DOADO(2 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[1]_1\(0) => grp_ClefiaF1Xor_1_fu_543_rk_ce0,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s0_ce0_0 => clefia_s0_ce0_0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con256_address0(6 downto 0) => con256_address0(6 downto 0),
      con256_ce0 => con256_ce0,
      \dst16_04_fu_54_reg[7]_0\(7 downto 0) => dst16_04_fu_54(7 downto 0),
      dst2_02_fu_46_reg_0 => dst2_02_fu_46_reg,
      dst2_02_fu_46_reg_1 => dst2_02_fu_46_reg_0,
      dst2_02_fu_46_reg_2(7 downto 0) => dst2_02_fu_46_reg_1(7 downto 0),
      \dst3_01_fu_42_reg[7]_0\(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      grp_ByteXor_110_fu_98_ap_start_reg => grp_ByteXor_110_fu_98_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0),
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg => grp_ByteXor_110_fu_98_n_45,
      grp_ClefiaF1Xor_1_fu_543_rk_address0(1 downto 0) => grp_ClefiaF1Xor_1_fu_543_rk_address0(1 downto 0),
      \idx_fu_38_reg[2]_0\ => grp_ByteXor_110_fu_98_n_17,
      \idx_fu_38_reg[2]_1\ => \idx_fu_38_reg[2]\,
      q0_reg => q0_reg,
      q0_reg_0 => q0_reg_0,
      q0_reg_1 => q0_reg_1,
      q0_reg_10 => q0_reg_10,
      q0_reg_11 => q0_reg_11,
      q0_reg_12(0) => q0_reg_12(0),
      q0_reg_13 => q0_reg_6,
      q0_reg_14(0) => q0_reg_13(0),
      q0_reg_15(7 downto 0) => x_1_reg_354(7 downto 0),
      q0_reg_2 => q0_reg_2,
      q0_reg_3 => q0_reg_3,
      q0_reg_4 => q0_reg_4,
      q0_reg_5 => q0_reg_7,
      q0_reg_6(0) => Q(39),
      q0_reg_7 => q0_reg_5,
      q0_reg_8 => q0_reg_8,
      q0_reg_9 => q0_reg_9,
      \trunc_ln124_reg_273_reg[1]_0\ => \trunc_ln124_reg_273_reg[1]\
    );
grp_ByteXor_110_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_110_fu_98_n_45,
      Q => grp_ByteXor_110_fu_98_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_fu_191: entity work.design_1_clefia_0_0_clefia_ByteXor_18
     port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      Q(40 downto 39) => Q(41 downto 40),
      Q(38 downto 0) => Q(38 downto 0),
      SR(0) => SR(0),
      \add_ln124_30_reg_219_reg[2]_0\ => \add_ln124_30_reg_219_reg[2]\,
      \add_ln124_30_reg_219_reg[4]_0\ => \add_ln124_30_reg_219_reg[4]\,
      add_ln185_reg_429(0) => add_ln185_reg_429(4),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[4]\(1) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[4]_0\ => grp_ByteXor_fu_191_n_65,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_0\(4) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[5]_0\(3) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[5]_0\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[5]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      fin_3_address0(3 downto 0) => fin_3_address0(3 downto 0),
      fout_3_address0(2 downto 0) => fout_3_address0(2 downto 0),
      grp_ByteCpy_118_fu_582_src_offset(0) => grp_ByteCpy_118_fu_582_src_offset(0),
      grp_ByteXor_fu_191_ap_start_reg => grp_ByteXor_fu_191_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_ce0 => grp_ClefiaF0Xor_2_fu_504_src_ce0,
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg0 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg0,
      grp_ClefiaF1Xor_1_fu_543_rk_address0(1 downto 0) => grp_ClefiaF1Xor_1_fu_543_rk_address0(1 downto 0),
      \idx_fu_40_reg[2]_0\(0) => add_ln124_30_fu_144_p2(4),
      p_0_in => p_0_in,
      \p_0_in__1\ => \p_0_in__1\,
      \q0[7]_i_2__2_0\(0) => grp_ClefiaF1Xor_1_fu_543_rk_ce0,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(1 downto 0) => \q0_reg[7]_0\(1 downto 0),
      \q0_reg[7]_1\(0) => \q0_reg[7]_1\(0),
      \q0_reg[7]_10\ => \q0_reg[7]_7\,
      \q0_reg[7]_11\(2 downto 0) => \q0_reg[7]_8\(2 downto 0),
      \q0_reg[7]_12\ => \q0_reg[7]_9\,
      \q0_reg[7]_13\ => \q0_reg[7]_10\,
      \q0_reg[7]_14\ => \q0_reg[7]_11\,
      \q0_reg[7]_2\(1) => grp_ByteCpy_118_fu_110_dst_we0,
      \q0_reg[7]_2\(0) => grp_ByteCpy_118_fu_110_src_ce0,
      \q0_reg[7]_3\ => q0_reg_5,
      \q0_reg[7]_4\ => \q0_reg[7]_2\,
      \q0_reg[7]_5\ => q0_reg_6,
      \q0_reg[7]_6\(3 downto 0) => \q0_reg[7]_3\(3 downto 0),
      \q0_reg[7]_7\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      \q0_reg[7]_8\(0) => \q0_reg[7]_5\(0),
      \q0_reg[7]_9\(7 downto 0) => \q0_reg[7]_6\(7 downto 0),
      \ram_reg_0_31_0_0_i_12__0_0\ => grp_ByteXor_110_fu_98_n_17,
      ram_reg_0_31_0_0_i_5_0(2 downto 0) => ram_reg_0_31_0_0_i_7(2 downto 0),
      ram_reg_0_31_0_0_i_6 => ram_reg_0_31_0_0_i_6,
      \ram_reg_0_31_0_0_i_6__0_0\(3) => \idx_fu_32_reg__0\(3),
      \ram_reg_0_31_0_0_i_6__0_0\(2 downto 0) => idx_fu_32_reg(2 downto 0),
      \ram_reg_0_31_0_0_i_7__0\(4 downto 0) => grp_ByteCpy_118_fu_110_dst_address0(4 downto 0),
      \ram_reg_0_31_0_0_i_7__0_0\ => \ram_reg_0_31_0_0_i_7__0\,
      \tmp_reg_224_reg[7]_0\(7 downto 0) => y_3_reg_424(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_2_reg_419(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_1_reg_414(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_0_reg_409(7 downto 0)
    );
grp_ByteXor_fu_191_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_fu_191_n_65,
      Q => grp_ByteXor_fu_191_ap_start_reg,
      R => SR(0)
    );
\x_1_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(0),
      Q => x_1_reg_354(0),
      R => '0'
    );
\x_1_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(1),
      Q => x_1_reg_354(1),
      R => '0'
    );
\x_1_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(2),
      Q => x_1_reg_354(2),
      R => '0'
    );
\x_1_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(3),
      Q => x_1_reg_354(3),
      R => '0'
    );
\x_1_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(4),
      Q => x_1_reg_354(4),
      R => '0'
    );
\x_1_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(5),
      Q => x_1_reg_354(5),
      R => '0'
    );
\x_1_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(6),
      Q => x_1_reg_354(6),
      R => '0'
    );
\x_1_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(7),
      Q => x_1_reg_354(7),
      R => '0'
    );
\y_0_reg_409[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(0),
      I1 => z_21_reg_397(5),
      I2 => z_19_reg_403(5),
      I3 => z_21_reg_397(7),
      I4 => z_20_reg_391(7),
      O => y_0_fu_257_p2(0)
    );
\y_0_reg_409[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(1),
      I1 => z_21_reg_397(6),
      I2 => z_19_reg_403(6),
      I3 => z_21_reg_397(0),
      I4 => z_20_reg_391(0),
      O => y_0_fu_257_p2(1)
    );
\y_0_reg_409[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(2),
      I1 => \y_0_reg_409[2]_i_2_n_0\,
      I2 => z_21_reg_397(1),
      I3 => z_21_reg_397(7),
      I4 => z_20_reg_391(1),
      I5 => z_20_reg_391(7),
      O => y_0_fu_257_p2(2)
    );
\y_0_reg_409[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_21_reg_397(7),
      I1 => z_21_reg_397(5),
      I2 => z_19_reg_403(7),
      I3 => z_19_reg_403(5),
      O => \y_0_reg_409[2]_i_2_n_0\
    );
\y_0_reg_409[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(3),
      I1 => \y_2_reg_419[3]_i_2_n_0\,
      I2 => z_21_reg_397(2),
      I3 => z_21_reg_397(7),
      I4 => z_20_reg_391(2),
      I5 => z_20_reg_391(7),
      O => y_0_fu_257_p2(3)
    );
\y_0_reg_409[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(4),
      I1 => \y_2_reg_419[4]_i_2_n_0\,
      I2 => z_21_reg_397(3),
      I3 => z_21_reg_397(7),
      I4 => z_20_reg_391(3),
      I5 => z_20_reg_391(7),
      O => y_0_fu_257_p2(4)
    );
\y_0_reg_409[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => \y_2_reg_419[5]_i_2_n_0\,
      I2 => z_21_reg_397(4),
      I3 => z_20_reg_391(4),
      O => y_0_fu_257_p2(5)
    );
\y_0_reg_409[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(6),
      I1 => \y_2_reg_419[6]_i_2_n_0\,
      I2 => z_21_reg_397(5),
      I3 => z_20_reg_391(5),
      O => y_0_fu_257_p2(6)
    );
\y_0_reg_409[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(7),
      I1 => z_21_reg_397(4),
      I2 => z_19_reg_403(4),
      I3 => z_21_reg_397(6),
      I4 => z_20_reg_391(6),
      O => y_0_fu_257_p2(7)
    );
\y_0_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(0),
      Q => y_0_reg_409(0),
      R => '0'
    );
\y_0_reg_409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(1),
      Q => y_0_reg_409(1),
      R => '0'
    );
\y_0_reg_409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(2),
      Q => y_0_reg_409(2),
      R => '0'
    );
\y_0_reg_409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(3),
      Q => y_0_reg_409(3),
      R => '0'
    );
\y_0_reg_409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(4),
      Q => y_0_reg_409(4),
      R => '0'
    );
\y_0_reg_409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(5),
      Q => y_0_reg_409(5),
      R => '0'
    );
\y_0_reg_409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(6),
      Q => y_0_reg_409(6),
      R => '0'
    );
\y_0_reg_409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_257_p2(7),
      Q => y_0_reg_409(7),
      R => '0'
    );
\y_1_reg_414[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_20_reg_391(5),
      I2 => z_21_reg_397(7),
      I3 => z_20_reg_391(7),
      I4 => z_19_reg_403(0),
      O => y_1_fu_281_p2(0)
    );
\y_1_reg_414[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(6),
      I1 => z_20_reg_391(6),
      I2 => z_21_reg_397(0),
      I3 => z_20_reg_391(0),
      I4 => z_19_reg_403(1),
      O => y_1_fu_281_p2(1)
    );
\y_1_reg_414[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_reg_380(7),
      I2 => z_20_reg_391(5),
      I3 => z_20_reg_391(7),
      I4 => \y_1_reg_414[2]_i_2_n_0\,
      I5 => z_19_reg_403(2),
      O => y_1_fu_281_p2(2)
    );
\y_1_reg_414[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_21_reg_397(1),
      I1 => z_21_reg_397(7),
      I2 => z_20_reg_391(1),
      I3 => z_20_reg_391(7),
      O => \y_1_reg_414[2]_i_2_n_0\
    );
\y_1_reg_414[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(3),
      I1 => z_21_reg_397(2),
      I2 => z_21_reg_397(7),
      I3 => z_20_reg_391(2),
      I4 => z_20_reg_391(7),
      I5 => z_19_reg_403(3),
      O => y_1_fu_281_p2(3)
    );
\y_1_reg_414[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(4),
      I1 => z_21_reg_397(3),
      I2 => z_21_reg_397(7),
      I3 => z_20_reg_391(3),
      I4 => z_20_reg_391(7),
      I5 => z_19_reg_403(4),
      O => y_1_fu_281_p2(4)
    );
\y_1_reg_414[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(5),
      I1 => z_21_reg_397(4),
      I2 => z_20_reg_391(4),
      I3 => z_19_reg_403(5),
      O => y_1_fu_281_p2(5)
    );
\y_1_reg_414[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(6),
      I1 => z_21_reg_397(5),
      I2 => z_20_reg_391(5),
      I3 => z_19_reg_403(6),
      O => y_1_fu_281_p2(6)
    );
\y_1_reg_414[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_380(4),
      I1 => z_20_reg_391(4),
      I2 => z_21_reg_397(6),
      I3 => z_20_reg_391(6),
      I4 => z_19_reg_403(7),
      O => y_1_fu_281_p2(7)
    );
\y_1_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(0),
      Q => y_1_reg_414(0),
      R => '0'
    );
\y_1_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(1),
      Q => y_1_reg_414(1),
      R => '0'
    );
\y_1_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(2),
      Q => y_1_reg_414(2),
      R => '0'
    );
\y_1_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(3),
      Q => y_1_reg_414(3),
      R => '0'
    );
\y_1_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(4),
      Q => y_1_reg_414(4),
      R => '0'
    );
\y_1_reg_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(5),
      Q => y_1_reg_414(5),
      R => '0'
    );
\y_1_reg_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(6),
      Q => y_1_reg_414(6),
      R => '0'
    );
\y_1_reg_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_281_p2(7),
      Q => y_1_reg_414(7),
      R => '0'
    );
\y_2_reg_419[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_20_reg_391(0),
      I1 => z_19_reg_403(7),
      I2 => z_reg_380(7),
      I3 => z_21_reg_397(5),
      I4 => z_19_reg_403(5),
      O => y_2_fu_305_p2(0)
    );
\y_2_reg_419[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_20_reg_391(1),
      I1 => z_19_reg_403(0),
      I2 => z_reg_380(0),
      I3 => z_21_reg_397(6),
      I4 => z_19_reg_403(6),
      O => y_2_fu_305_p2(1)
    );
\y_2_reg_419[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_20_reg_391(2),
      I1 => \y_3_reg_424[2]_i_2_n_0\,
      I2 => z_21_reg_397(7),
      I3 => z_21_reg_397(5),
      I4 => z_19_reg_403(7),
      I5 => z_19_reg_403(5),
      O => y_2_fu_305_p2(2)
    );
\y_2_reg_419[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_20_reg_391(3),
      I1 => z_19_reg_403(2),
      I2 => z_19_reg_403(7),
      I3 => z_reg_380(2),
      I4 => z_reg_380(7),
      I5 => \y_2_reg_419[3]_i_2_n_0\,
      O => y_2_fu_305_p2(3)
    );
\y_2_reg_419[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_21_reg_397(6),
      I1 => z_21_reg_397(0),
      I2 => z_21_reg_397(5),
      I3 => z_19_reg_403(6),
      I4 => z_19_reg_403(0),
      I5 => z_19_reg_403(5),
      O => \y_2_reg_419[3]_i_2_n_0\
    );
\y_2_reg_419[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_20_reg_391(4),
      I1 => z_19_reg_403(3),
      I2 => z_19_reg_403(7),
      I3 => z_reg_380(3),
      I4 => z_reg_380(7),
      I5 => \y_2_reg_419[4]_i_2_n_0\,
      O => y_2_fu_305_p2(4)
    );
\y_2_reg_419[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_21_reg_397(6),
      I1 => z_21_reg_397(1),
      I2 => z_21_reg_397(7),
      I3 => z_21_reg_397(5),
      I4 => tmp_2_ClefiaMul2_fu_134_ap_return(4),
      O => \y_2_reg_419[4]_i_2_n_0\
    );
\y_2_reg_419[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_19_reg_403(5),
      I1 => z_19_reg_403(7),
      I2 => z_19_reg_403(1),
      I3 => z_19_reg_403(6),
      O => tmp_2_ClefiaMul2_fu_134_ap_return(4)
    );
\y_2_reg_419[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_20_reg_391(5),
      I1 => z_19_reg_403(4),
      I2 => z_reg_380(4),
      I3 => \y_2_reg_419[5]_i_2_n_0\,
      O => y_2_fu_305_p2(5)
    );
\y_2_reg_419[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_21_reg_397(7),
      I1 => z_21_reg_397(2),
      I2 => z_21_reg_397(6),
      I3 => z_19_reg_403(7),
      I4 => z_19_reg_403(2),
      I5 => z_19_reg_403(6),
      O => \y_2_reg_419[5]_i_2_n_0\
    );
\y_2_reg_419[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_20_reg_391(6),
      I1 => z_19_reg_403(5),
      I2 => z_reg_380(5),
      I3 => \y_2_reg_419[6]_i_2_n_0\,
      O => y_2_fu_305_p2(6)
    );
\y_2_reg_419[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_21_reg_397(3),
      I1 => z_21_reg_397(7),
      I2 => z_19_reg_403(3),
      I3 => z_19_reg_403(7),
      O => \y_2_reg_419[6]_i_2_n_0\
    );
\y_2_reg_419[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_20_reg_391(7),
      I1 => z_19_reg_403(6),
      I2 => z_reg_380(6),
      I3 => z_21_reg_397(4),
      I4 => z_19_reg_403(4),
      O => y_2_fu_305_p2(7)
    );
\y_2_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(0),
      Q => y_2_reg_419(0),
      R => '0'
    );
\y_2_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(1),
      Q => y_2_reg_419(1),
      R => '0'
    );
\y_2_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(2),
      Q => y_2_reg_419(2),
      R => '0'
    );
\y_2_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(3),
      Q => y_2_reg_419(3),
      R => '0'
    );
\y_2_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(4),
      Q => y_2_reg_419(4),
      R => '0'
    );
\y_2_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(5),
      Q => y_2_reg_419(5),
      R => '0'
    );
\y_2_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(6),
      Q => y_2_reg_419(6),
      R => '0'
    );
\y_2_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_305_p2(7),
      Q => y_2_reg_419(7),
      R => '0'
    );
\y_3_reg_424[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_21_reg_397(0),
      I1 => z_19_reg_403(7),
      I2 => z_reg_380(7),
      I3 => z_20_reg_391(5),
      I4 => z_reg_380(5),
      O => y_3_fu_323_p2(0)
    );
\y_3_reg_424[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_21_reg_397(1),
      I1 => z_19_reg_403(0),
      I2 => z_reg_380(0),
      I3 => z_20_reg_391(6),
      I4 => z_reg_380(6),
      O => y_3_fu_323_p2(1)
    );
\y_3_reg_424[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_21_reg_397(2),
      I1 => \y_3_reg_424[2]_i_2_n_0\,
      I2 => z_20_reg_391(7),
      I3 => z_20_reg_391(5),
      I4 => z_reg_380(7),
      I5 => z_reg_380(5),
      O => y_3_fu_323_p2(2)
    );
\y_3_reg_424[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_19_reg_403(1),
      I1 => z_19_reg_403(7),
      I2 => z_reg_380(1),
      I3 => z_reg_380(7),
      O => \y_3_reg_424[2]_i_2_n_0\
    );
\y_3_reg_424[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_21_reg_397(3),
      I1 => z_19_reg_403(2),
      I2 => z_19_reg_403(7),
      I3 => z_reg_380(2),
      I4 => z_reg_380(7),
      I5 => p_1_in(3),
      O => y_3_fu_323_p2(3)
    );
\y_3_reg_424[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_20_reg_391(6),
      I1 => z_20_reg_391(0),
      I2 => z_20_reg_391(5),
      I3 => z_reg_380(6),
      I4 => z_reg_380(0),
      I5 => z_reg_380(5),
      O => p_1_in(3)
    );
\y_3_reg_424[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_21_reg_397(4),
      I1 => z_19_reg_403(3),
      I2 => z_19_reg_403(7),
      I3 => z_reg_380(3),
      I4 => z_reg_380(7),
      I5 => p_1_in(4),
      O => y_3_fu_323_p2(4)
    );
\y_3_reg_424[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_20_reg_391(6),
      I1 => z_20_reg_391(1),
      I2 => z_20_reg_391(7),
      I3 => z_20_reg_391(5),
      I4 => tmp_9_ClefiaMul2_fu_173_ap_return(4),
      O => p_1_in(4)
    );
\y_3_reg_424[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_380(5),
      I1 => z_reg_380(7),
      I2 => z_reg_380(1),
      I3 => z_reg_380(6),
      O => tmp_9_ClefiaMul2_fu_173_ap_return(4)
    );
\y_3_reg_424[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_21_reg_397(5),
      I1 => z_19_reg_403(4),
      I2 => z_reg_380(4),
      I3 => p_1_in(5),
      O => y_3_fu_323_p2(5)
    );
\y_3_reg_424[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_20_reg_391(7),
      I1 => z_20_reg_391(2),
      I2 => z_20_reg_391(6),
      I3 => z_reg_380(7),
      I4 => z_reg_380(2),
      I5 => z_reg_380(6),
      O => p_1_in(5)
    );
\y_3_reg_424[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_21_reg_397(6),
      I1 => z_19_reg_403(5),
      I2 => z_reg_380(5),
      I3 => p_1_in(6),
      O => y_3_fu_323_p2(6)
    );
\y_3_reg_424[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_20_reg_391(3),
      I1 => z_20_reg_391(7),
      I2 => z_reg_380(3),
      I3 => z_reg_380(7),
      O => p_1_in(6)
    );
\y_3_reg_424[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_21_reg_397(7),
      I1 => z_19_reg_403(6),
      I2 => z_reg_380(6),
      I3 => z_20_reg_391(4),
      I4 => z_reg_380(4),
      O => y_3_fu_323_p2(7)
    );
\y_3_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(0),
      Q => y_3_reg_424(0),
      R => '0'
    );
\y_3_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(1),
      Q => y_3_reg_424(1),
      R => '0'
    );
\y_3_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(2),
      Q => y_3_reg_424(2),
      R => '0'
    );
\y_3_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(3),
      Q => y_3_reg_424(3),
      R => '0'
    );
\y_3_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(4),
      Q => y_3_reg_424(4),
      R => '0'
    );
\y_3_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(5),
      Q => y_3_reg_424(5),
      R => '0'
    );
\y_3_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(6),
      Q => y_3_reg_424(6),
      R => '0'
    );
\y_3_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_323_p2(7),
      Q => y_3_reg_424(7),
      R => '0'
    );
\z_19_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(0),
      Q => z_19_reg_403(0),
      R => '0'
    );
\z_19_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(1),
      Q => z_19_reg_403(1),
      R => '0'
    );
\z_19_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(2),
      Q => z_19_reg_403(2),
      R => '0'
    );
\z_19_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(3),
      Q => z_19_reg_403(3),
      R => '0'
    );
\z_19_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(4),
      Q => z_19_reg_403(4),
      R => '0'
    );
\z_19_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(5),
      Q => z_19_reg_403(5),
      R => '0'
    );
\z_19_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(6),
      Q => z_19_reg_403(6),
      R => '0'
    );
\z_19_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_19_reg_403_reg[7]_0\(7),
      Q => z_19_reg_403(7),
      R => '0'
    );
\z_20_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(0),
      Q => z_20_reg_391(0),
      R => '0'
    );
\z_20_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(1),
      Q => z_20_reg_391(1),
      R => '0'
    );
\z_20_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(2),
      Q => z_20_reg_391(2),
      R => '0'
    );
\z_20_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(3),
      Q => z_20_reg_391(3),
      R => '0'
    );
\z_20_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(4),
      Q => z_20_reg_391(4),
      R => '0'
    );
\z_20_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(5),
      Q => z_20_reg_391(5),
      R => '0'
    );
\z_20_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(6),
      Q => z_20_reg_391(6),
      R => '0'
    );
\z_20_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(7),
      Q => z_20_reg_391(7),
      R => '0'
    );
\z_21_reg_397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(0),
      Q => z_21_reg_397(0),
      R => '0'
    );
\z_21_reg_397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(1),
      Q => z_21_reg_397(1),
      R => '0'
    );
\z_21_reg_397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(2),
      Q => z_21_reg_397(2),
      R => '0'
    );
\z_21_reg_397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(3),
      Q => z_21_reg_397(3),
      R => '0'
    );
\z_21_reg_397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(4),
      Q => z_21_reg_397(4),
      R => '0'
    );
\z_21_reg_397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(5),
      Q => z_21_reg_397(5),
      R => '0'
    );
\z_21_reg_397_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(6),
      Q => z_21_reg_397(6),
      R => '0'
    );
\z_21_reg_397_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_19_reg_403_reg[7]_0\(7),
      Q => z_21_reg_397(7),
      R => '0'
    );
\z_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(0),
      Q => z_reg_380(0),
      R => '0'
    );
\z_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(1),
      Q => z_reg_380(1),
      R => '0'
    );
\z_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(2),
      Q => z_reg_380(2),
      R => '0'
    );
\z_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(3),
      Q => z_reg_380(3),
      R => '0'
    );
\z_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(4),
      Q => z_reg_380(4),
      R => '0'
    );
\z_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(5),
      Q => z_reg_380(5),
      R => '0'
    );
\z_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(6),
      Q => z_reg_380(6),
      R => '0'
    );
\z_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_380_reg[7]_0\(7),
      Q => z_reg_380(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaF1Xor_2 is
  port (
    \reg_588_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_581_reg[7]\ : out STD_LOGIC;
    \reg_595_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_581_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_595_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC;
    \reg_595_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[109]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst2_02_fu_46_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_581_reg[1]\ : out STD_LOGIC;
    \reg_600_reg[0]\ : out STD_LOGIC;
    \reg_581_reg[2]\ : out STD_LOGIC;
    \reg_588_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_588_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_2 : out STD_LOGIC;
    \reg_581_reg[2]_0\ : out STD_LOGIC;
    \reg_600_reg[7]\ : out STD_LOGIC;
    \reg_581_reg[7]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_600_reg[5]\ : out STD_LOGIC;
    dst2_02_fu_46_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln124_reg_273_reg[1]\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \p_0_in__5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg_224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln124_2_reg_219_reg[0]\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[1]\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[2]\ : out STD_LOGIC;
    \add_ln124_2_reg_219_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    con128_ce0 : out STD_LOGIC;
    grp_ByteXor_143_fu_176_ap_start_reg_reg_0 : out STD_LOGIC;
    clefia_s1_ce0_0 : out STD_LOGIC;
    \x_1_reg_322_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[2]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[4]\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[4]_0\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_1\ : in STD_LOGIC;
    \y_1_3_reg_1480[3]_i_2\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[6]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_2_2_reg_1435_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_1_1_reg_1324_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[0]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[1]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[5]\ : in STD_LOGIC;
    \y_3_1_reg_1334[5]_i_2\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[7]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_1\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[4]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[4]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[5]\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[5]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[0]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]_0\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[5]\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[433]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_2 : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_src_ce0 : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_15_0_0_i_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_src_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_125_fu_777_dst_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    con128_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_777_rk_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \z_reg_342_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dst3_01_fu_42_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_16_reg_365_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaF1Xor_2 : entity is "clefia_ClefiaF1Xor_2";
end design_1_clefia_0_0_clefia_ClefiaF1Xor_2;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaF1Xor_2 is
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dst16_04_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_119_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_119_fu_94_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_119_fu_94_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_94_n_8 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_94_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_11152_fu_82_a_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteXor_11152_fu_82_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_11152_fu_82_n_122 : STD_LOGIC;
  signal grp_ByteXor_143_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_143_fu_176_n_46 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_rk_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaF1Xor_2_fu_802_rk_ce0 : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \idx_fu_30_reg__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_ClefiaMul2_fu_119_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tmp_9_ClefiaMul2_fu_158_ap_return : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_1_reg_322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_244_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_371 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_0_reg_371[2]_i_2_n_0\ : STD_LOGIC;
  signal y_1_fu_268_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_376 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_reg_376[2]_i_2_n_0\ : STD_LOGIC;
  signal y_2_fu_292_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_381 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_reg_381[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_381[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_381[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_381[6]_i_2_n_0\ : STD_LOGIC;
  signal y_3_fu_310_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_386 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_386[2]_i_2_n_0\ : STD_LOGIC;
  signal z_16_reg_365 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_17_reg_353 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_18_reg_359 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_342 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
grp_ByteCpy_119_fu_94: entity work.design_1_clefia_0_0_clefia_ByteCpy_119_15
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(1) => grp_ByteCpy_119_fu_94_dst_we0,
      Q(0) => grp_ByteCpy_119_fu_94_src_ce0,
      SR(0) => SR(0),
      \add_ln117_4_reg_152_reg[3]_0\(3 downto 0) => grp_ByteCpy_119_fu_94_dst_address0(3 downto 0),
      \ap_CS_fsm_reg[2]_0\ => grp_ByteCpy_119_fu_94_n_8,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      grp_ByteCpy_119_fu_94_ap_start_reg => grp_ByteCpy_119_fu_94_ap_start_reg,
      \idx_fu_30_reg[3]_0\(3) => \idx_fu_30_reg__0\(3),
      \idx_fu_30_reg[3]_0\(2 downto 0) => idx_fu_30_reg(2 downto 0)
    );
grp_ByteCpy_119_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_119_fu_94_n_8,
      Q => grp_ByteCpy_119_fu_94_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_11152_fu_82: entity work.design_1_clefia_0_0_clefia_ByteXor_11152
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7 downto 0) => q0(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[109]\(3 downto 0) => \ap_CS_fsm_reg[109]\(3 downto 0),
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[1]_1\(0) => grp_ClefiaF1Xor_2_fu_802_rk_ce0,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      clefia_s1_ce0_0 => clefia_s1_ce0_0,
      con128_address0(6 downto 0) => con128_address0(6 downto 0),
      con128_ce0 => con128_ce0,
      \dst16_04_fu_54_reg[7]_0\(7 downto 0) => dst16_04_fu_54(7 downto 0),
      dst2_02_fu_46_reg_0(5 downto 0) => dst2_02_fu_46_reg(5 downto 0),
      dst2_02_fu_46_reg_1 => dst2_02_fu_46_reg_0,
      dst2_02_fu_46_reg_2(4 downto 0) => dst2_02_fu_46_reg_1(4 downto 0),
      dst2_02_fu_46_reg_3 => dst2_02_fu_46_reg_2,
      dst2_02_fu_46_reg_4(7 downto 0) => dst2_02_fu_46_reg_3(7 downto 0),
      \dst3_01_fu_42_reg[7]_0\(7 downto 0) => \dst3_01_fu_42_reg[7]\(7 downto 0),
      grp_ByteXor_11152_fu_82_a_address0(0) => grp_ByteXor_11152_fu_82_a_address0(2),
      grp_ByteXor_11152_fu_82_ap_start_reg => grp_ByteXor_11152_fu_82_ap_start_reg,
      grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0),
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg => grp_ByteXor_11152_fu_82_n_122,
      grp_ClefiaF1Xor_2_fu_802_rk_address0(1 downto 0) => grp_ClefiaF1Xor_2_fu_802_rk_address0(1 downto 0),
      q0_reg => q0_reg,
      q0_reg_0(1) => \ap_CS_fsm_reg[433]\(12),
      q0_reg_0(0) => \ap_CS_fsm_reg[433]\(10),
      q0_reg_1 => q0_reg_0,
      q0_reg_10 => q0_reg_9,
      q0_reg_11 => q0_reg_10,
      q0_reg_12(0) => q0_reg_11(0),
      q0_reg_13 => q0_reg_3,
      q0_reg_14(0) => q0_reg_12(0),
      q0_reg_15(7 downto 0) => x_1_reg_322(7 downto 0),
      q0_reg_2 => q0_reg_1,
      q0_reg_3(2) => ap_CS_fsm_state3,
      q0_reg_3(1) => ap_CS_fsm_state2,
      q0_reg_3(0) => \ap_CS_fsm_reg_n_0_[0]\,
      q0_reg_4 => q0_reg_4,
      q0_reg_5 => q0_reg_2,
      q0_reg_6 => q0_reg_5,
      q0_reg_7 => q0_reg_6,
      q0_reg_8 => q0_reg_7,
      q0_reg_9 => q0_reg_8,
      \reg_581_reg[1]\ => \reg_581_reg[1]\,
      \reg_581_reg[2]\ => \reg_581_reg[2]\,
      \reg_581_reg[2]_0\ => \reg_581_reg[2]_0\,
      \reg_581_reg[7]\ => \reg_581_reg[7]\,
      \reg_581_reg[7]_0\(7 downto 0) => \reg_581_reg[7]_0\(7 downto 0),
      \reg_581_reg[7]_1\(5 downto 0) => \reg_581_reg[7]_1\(5 downto 0),
      \reg_588_reg[5]\(1 downto 0) => \reg_588_reg[5]\(1 downto 0),
      \reg_588_reg[6]\(7 downto 0) => \reg_588_reg[6]\(7 downto 0),
      \reg_588_reg[7]\(7 downto 0) => \reg_588_reg[7]\(7 downto 0),
      \reg_595_reg[2]\ => \reg_595_reg[2]\,
      \reg_595_reg[6]\(7 downto 0) => \reg_595_reg[6]\(7 downto 0),
      \reg_595_reg[6]_0\(7 downto 0) => \reg_595_reg[6]_0\(7 downto 0),
      \reg_600_reg[0]\ => \reg_600_reg[0]\,
      \reg_600_reg[5]\ => \reg_600_reg[5]\,
      \reg_600_reg[7]\ => \reg_600_reg[7]\,
      \trunc_ln124_reg_273_reg[1]_0\ => \trunc_ln124_reg_273_reg[1]\,
      \x_1_reg_322_reg[7]\(7 downto 0) => \x_1_reg_322_reg[7]_0\(7 downto 0),
      \y_0_3_reg_1475_reg[0]\ => \y_0_3_reg_1475_reg[0]\,
      \y_0_3_reg_1475_reg[2]\ => \y_0_3_reg_1475_reg[2]\,
      \y_0_3_reg_1475_reg[2]_0\ => \y_0_3_reg_1475_reg[2]_0\,
      \y_0_3_reg_1475_reg[5]\ => \y_0_3_reg_1475_reg[5]\,
      \y_1_1_reg_1324_reg[0]\(7 downto 0) => \y_1_1_reg_1324_reg[0]\(7 downto 0),
      \y_1_2_reg_1430_reg[5]\ => \y_1_2_reg_1430_reg[5]\,
      \y_1_3_reg_1480[3]_i_2_0\ => \y_1_3_reg_1480[3]_i_2\,
      \y_1_3_reg_1480_reg[4]\ => \y_1_3_reg_1480_reg[4]\,
      \y_1_3_reg_1480_reg[4]_0\ => \y_1_3_reg_1480_reg[4]_0\,
      \y_2_2_reg_1435_reg[5]\ => \y_2_2_reg_1435_reg[5]\,
      \y_2_2_reg_1435_reg[7]\(4 downto 0) => \y_2_2_reg_1435_reg[7]\(4 downto 0),
      \y_2_2_reg_1435_reg[7]_0\ => \y_2_2_reg_1435_reg[7]_0\,
      \y_2_3_reg_1485_reg[3]\ => \y_2_3_reg_1485_reg[3]\,
      \y_2_3_reg_1485_reg[4]\ => \y_2_3_reg_1485_reg[4]\,
      \y_3_1_reg_1334[5]_i_2_0\ => \y_3_1_reg_1334[5]_i_2\,
      \y_3_1_reg_1334_reg[1]\(7 downto 0) => \y_3_1_reg_1334_reg[1]\(7 downto 0),
      \y_3_1_reg_1334_reg[1]_0\ => \y_3_1_reg_1334_reg[1]_0\,
      \y_3_1_reg_1334_reg[3]\ => \y_3_1_reg_1334_reg[3]\,
      \y_3_1_reg_1334_reg[3]_0\ => \y_3_1_reg_1334_reg[3]_0\,
      \y_3_1_reg_1334_reg[3]_1\ => \y_3_1_reg_1334_reg[3]_1\,
      \y_3_1_reg_1334_reg[7]\(7 downto 0) => \y_3_1_reg_1334_reg[7]\(7 downto 0),
      \y_3_2_reg_1440_reg[0]\ => \y_3_2_reg_1440_reg[0]\,
      \y_3_2_reg_1440_reg[0]_0\ => \y_3_2_reg_1440_reg[0]_0\,
      \y_3_2_reg_1440_reg[0]_1\ => \y_3_2_reg_1440_reg[0]_1\,
      \y_3_2_reg_1440_reg[2]\ => \y_3_2_reg_1440_reg[2]\,
      \y_3_2_reg_1440_reg[2]_0\ => \y_3_2_reg_1440_reg[2]_0\,
      \y_3_2_reg_1440_reg[3]\ => \y_3_2_reg_1440_reg[3]\,
      \y_3_2_reg_1440_reg[4]\ => \y_3_2_reg_1440_reg[4]\,
      \y_3_2_reg_1440_reg[6]\ => \y_3_2_reg_1440_reg[6]\,
      \y_3_2_reg_1440_reg[6]_0\ => \y_3_2_reg_1440_reg[6]_0\,
      \y_3_2_reg_1440_reg[6]_1\ => \y_3_2_reg_1440_reg[6]_1\,
      \y_3_3_reg_1490_reg[0]\ => \y_3_3_reg_1490_reg[0]\,
      \y_3_3_reg_1490_reg[2]\ => \y_3_3_reg_1490_reg[2]\,
      \y_3_3_reg_1490_reg[4]\ => \y_3_3_reg_1490_reg[4]\,
      \y_3_3_reg_1490_reg[4]_0\ => \y_3_3_reg_1490_reg[4]_0\,
      \y_3_3_reg_1490_reg[5]\ => \y_3_3_reg_1490_reg[5]\,
      \y_3_3_reg_1490_reg[6]\ => \y_3_3_reg_1490_reg[6]\,
      \y_3_3_reg_1490_reg[7]\(7 downto 0) => \y_3_3_reg_1490_reg[7]\(7 downto 0),
      \y_3_3_reg_1490_reg[7]_0\ => \y_3_3_reg_1490_reg[7]_0\
    );
grp_ByteXor_11152_fu_82_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_11152_fu_82_n_122,
      Q => grp_ByteXor_11152_fu_82_ap_start_reg,
      R => SR(0)
    );
grp_ByteXor_143_fu_176: entity work.design_1_clefia_0_0_clefia_ByteXor_143_16
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      Q(4) => ap_CS_fsm_state6,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \add_ln124_2_reg_219_reg[0]_0\ => \add_ln124_2_reg_219_reg[0]\,
      \add_ln124_2_reg_219_reg[1]_0\ => \add_ln124_2_reg_219_reg[1]\,
      \add_ln124_2_reg_219_reg[2]_0\ => \add_ln124_2_reg_219_reg[2]\,
      \add_ln124_2_reg_219_reg[2]_1\ => \add_ln124_2_reg_219_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[433]\(24 downto 0) => \ap_CS_fsm_reg[433]\(24 downto 0),
      \ap_CS_fsm_reg[4]\(1) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[4]_0\ => grp_ByteXor_143_fu_176_n_46,
      ap_clk => ap_clk,
      fin_address0(3 downto 0) => fin_address0(3 downto 0),
      grp_ByteXor_11152_fu_82_a_address0(0) => grp_ByteXor_11152_fu_82_a_address0(2),
      grp_ByteXor_143_fu_176_ap_start_reg => grp_ByteXor_143_fu_176_ap_start_reg,
      grp_ByteXor_143_fu_176_ap_start_reg_reg => grp_ByteXor_143_fu_176_ap_start_reg_reg_0,
      grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0) => grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_ce0 => grp_ClefiaF0Xor_125_fu_777_src_ce0,
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg0 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg0,
      grp_ClefiaF1Xor_2_fu_802_rk_address0(1 downto 0) => grp_ClefiaF1Xor_2_fu_802_rk_address0(1 downto 0),
      \p_0_in__5\ => \p_0_in__5\,
      \q0[7]_i_2__5_0\(0) => grp_ClefiaF1Xor_2_fu_802_rk_ce0,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(0) => \q0_reg[7]_0\(0),
      \q0_reg[7]_1\(0) => \q0_reg[7]_1\(0),
      \q0_reg[7]_10\ => \q0_reg[7]_7\,
      \q0_reg[7]_2\(1) => grp_ByteCpy_119_fu_94_dst_we0,
      \q0_reg[7]_2\(0) => grp_ByteCpy_119_fu_94_src_ce0,
      \q0_reg[7]_3\ => q0_reg_2,
      \q0_reg[7]_4\ => \q0_reg[7]_2\,
      \q0_reg[7]_5\ => q0_reg_3,
      \q0_reg[7]_6\(3 downto 0) => \q0_reg[7]_3\(3 downto 0),
      \q0_reg[7]_7\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      \q0_reg[7]_8\(0) => \q0_reg[7]_5\(0),
      \q0_reg[7]_9\(7 downto 0) => \q0_reg[7]_6\(7 downto 0),
      ram_reg_0_15_0_0_i_5_0(2 downto 0) => ram_reg_0_15_0_0_i_5(2 downto 0),
      ram_reg_0_15_0_0_i_6(3 downto 0) => grp_ByteCpy_119_fu_94_dst_address0(3 downto 0),
      \ram_reg_0_15_0_0_i_6__0_0\(3) => \idx_fu_30_reg__0\(3),
      \ram_reg_0_15_0_0_i_6__0_0\(2 downto 0) => idx_fu_30_reg(2 downto 0),
      \tmp_reg_224_reg[7]_0\(7 downto 0) => \tmp_reg_224_reg[7]\(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_3_reg_386(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_2_reg_381(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_1_reg_376(7 downto 0),
      \tmp_reg_224_reg[7]_4\(7 downto 0) => y_0_reg_371(7 downto 0)
    );
grp_ByteXor_143_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_143_fu_176_n_46,
      Q => grp_ByteXor_143_fu_176_ap_start_reg,
      R => SR(0)
    );
\x_1_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(0),
      Q => x_1_reg_322(0),
      R => '0'
    );
\x_1_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(1),
      Q => x_1_reg_322(1),
      R => '0'
    );
\x_1_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(2),
      Q => x_1_reg_322(2),
      R => '0'
    );
\x_1_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(3),
      Q => x_1_reg_322(3),
      R => '0'
    );
\x_1_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(4),
      Q => x_1_reg_322(4),
      R => '0'
    );
\x_1_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(5),
      Q => x_1_reg_322(5),
      R => '0'
    );
\x_1_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(6),
      Q => x_1_reg_322(6),
      R => '0'
    );
\x_1_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => dst16_04_fu_54(7),
      Q => x_1_reg_322(7),
      R => '0'
    );
\y_0_reg_371[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(0),
      I1 => z_18_reg_359(5),
      I2 => z_16_reg_365(5),
      I3 => z_18_reg_359(7),
      I4 => z_17_reg_353(7),
      O => y_0_fu_244_p2(0)
    );
\y_0_reg_371[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(1),
      I1 => z_18_reg_359(6),
      I2 => z_16_reg_365(6),
      I3 => z_18_reg_359(0),
      I4 => z_17_reg_353(0),
      O => y_0_fu_244_p2(1)
    );
\y_0_reg_371[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_342(2),
      I1 => \y_0_reg_371[2]_i_2_n_0\,
      I2 => z_18_reg_359(1),
      I3 => z_18_reg_359(7),
      I4 => z_17_reg_353(1),
      I5 => z_17_reg_353(7),
      O => y_0_fu_244_p2(2)
    );
\y_0_reg_371[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_18_reg_359(7),
      I1 => z_18_reg_359(5),
      I2 => z_16_reg_365(7),
      I3 => z_16_reg_365(5),
      O => \y_0_reg_371[2]_i_2_n_0\
    );
\y_0_reg_371[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_342(3),
      I1 => \y_2_reg_381[3]_i_2_n_0\,
      I2 => z_18_reg_359(2),
      I3 => z_18_reg_359(7),
      I4 => z_17_reg_353(2),
      I5 => z_17_reg_353(7),
      O => y_0_fu_244_p2(3)
    );
\y_0_reg_371[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_342(4),
      I1 => \y_2_reg_381[4]_i_2_n_0\,
      I2 => z_18_reg_359(3),
      I3 => z_18_reg_359(7),
      I4 => z_17_reg_353(3),
      I5 => z_17_reg_353(7),
      O => y_0_fu_244_p2(4)
    );
\y_0_reg_371[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_342(5),
      I1 => \y_2_reg_381[5]_i_2_n_0\,
      I2 => z_18_reg_359(4),
      I3 => z_17_reg_353(4),
      O => y_0_fu_244_p2(5)
    );
\y_0_reg_371[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_342(6),
      I1 => \y_2_reg_381[6]_i_2_n_0\,
      I2 => z_18_reg_359(5),
      I3 => z_17_reg_353(5),
      O => y_0_fu_244_p2(6)
    );
\y_0_reg_371[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(7),
      I1 => z_18_reg_359(4),
      I2 => z_16_reg_365(4),
      I3 => z_18_reg_359(6),
      I4 => z_17_reg_353(6),
      O => y_0_fu_244_p2(7)
    );
\y_0_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(0),
      Q => y_0_reg_371(0),
      R => '0'
    );
\y_0_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(1),
      Q => y_0_reg_371(1),
      R => '0'
    );
\y_0_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(2),
      Q => y_0_reg_371(2),
      R => '0'
    );
\y_0_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(3),
      Q => y_0_reg_371(3),
      R => '0'
    );
\y_0_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(4),
      Q => y_0_reg_371(4),
      R => '0'
    );
\y_0_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(5),
      Q => y_0_reg_371(5),
      R => '0'
    );
\y_0_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(6),
      Q => y_0_reg_371(6),
      R => '0'
    );
\y_0_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_0_fu_244_p2(7),
      Q => y_0_reg_371(7),
      R => '0'
    );
\y_1_reg_376[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(5),
      I1 => z_17_reg_353(5),
      I2 => z_18_reg_359(7),
      I3 => z_17_reg_353(7),
      I4 => z_16_reg_365(0),
      O => y_1_fu_268_p2(0)
    );
\y_1_reg_376[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(6),
      I1 => z_17_reg_353(6),
      I2 => z_18_reg_359(0),
      I3 => z_17_reg_353(0),
      I4 => z_16_reg_365(1),
      O => y_1_fu_268_p2(1)
    );
\y_1_reg_376[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_reg_342(5),
      I1 => z_reg_342(7),
      I2 => z_17_reg_353(5),
      I3 => z_17_reg_353(7),
      I4 => \y_1_reg_376[2]_i_2_n_0\,
      I5 => z_16_reg_365(2),
      O => y_1_fu_268_p2(2)
    );
\y_1_reg_376[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_18_reg_359(1),
      I1 => z_18_reg_359(7),
      I2 => z_17_reg_353(1),
      I3 => z_17_reg_353(7),
      O => \y_1_reg_376[2]_i_2_n_0\
    );
\y_1_reg_376[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(3),
      I1 => z_18_reg_359(2),
      I2 => z_18_reg_359(7),
      I3 => z_17_reg_353(2),
      I4 => z_17_reg_353(7),
      I5 => z_16_reg_365(3),
      O => y_1_fu_268_p2(3)
    );
\y_1_reg_376[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in(4),
      I1 => z_18_reg_359(3),
      I2 => z_18_reg_359(7),
      I3 => z_17_reg_353(3),
      I4 => z_17_reg_353(7),
      I5 => z_16_reg_365(4),
      O => y_1_fu_268_p2(4)
    );
\y_1_reg_376[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(5),
      I1 => z_18_reg_359(4),
      I2 => z_17_reg_353(4),
      I3 => z_16_reg_365(5),
      O => y_1_fu_268_p2(5)
    );
\y_1_reg_376[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in(6),
      I1 => z_18_reg_359(5),
      I2 => z_17_reg_353(5),
      I3 => z_16_reg_365(6),
      O => y_1_fu_268_p2(6)
    );
\y_1_reg_376[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_reg_342(4),
      I1 => z_17_reg_353(4),
      I2 => z_18_reg_359(6),
      I3 => z_17_reg_353(6),
      I4 => z_16_reg_365(7),
      O => y_1_fu_268_p2(7)
    );
\y_1_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(0),
      Q => y_1_reg_376(0),
      R => '0'
    );
\y_1_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(1),
      Q => y_1_reg_376(1),
      R => '0'
    );
\y_1_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(2),
      Q => y_1_reg_376(2),
      R => '0'
    );
\y_1_reg_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(3),
      Q => y_1_reg_376(3),
      R => '0'
    );
\y_1_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(4),
      Q => y_1_reg_376(4),
      R => '0'
    );
\y_1_reg_376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(5),
      Q => y_1_reg_376(5),
      R => '0'
    );
\y_1_reg_376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(6),
      Q => y_1_reg_376(6),
      R => '0'
    );
\y_1_reg_376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_268_p2(7),
      Q => y_1_reg_376(7),
      R => '0'
    );
\y_2_reg_381[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_17_reg_353(0),
      I1 => z_16_reg_365(7),
      I2 => z_reg_342(7),
      I3 => z_18_reg_359(5),
      I4 => z_16_reg_365(5),
      O => y_2_fu_292_p2(0)
    );
\y_2_reg_381[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_17_reg_353(1),
      I1 => z_16_reg_365(0),
      I2 => z_reg_342(0),
      I3 => z_18_reg_359(6),
      I4 => z_16_reg_365(6),
      O => y_2_fu_292_p2(1)
    );
\y_2_reg_381[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_17_reg_353(2),
      I1 => \y_3_reg_386[2]_i_2_n_0\,
      I2 => z_18_reg_359(7),
      I3 => z_18_reg_359(5),
      I4 => z_16_reg_365(7),
      I5 => z_16_reg_365(5),
      O => y_2_fu_292_p2(2)
    );
\y_2_reg_381[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_17_reg_353(3),
      I1 => z_16_reg_365(2),
      I2 => z_16_reg_365(7),
      I3 => z_reg_342(2),
      I4 => z_reg_342(7),
      I5 => \y_2_reg_381[3]_i_2_n_0\,
      O => y_2_fu_292_p2(3)
    );
\y_2_reg_381[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_18_reg_359(6),
      I1 => z_18_reg_359(0),
      I2 => z_18_reg_359(5),
      I3 => z_16_reg_365(6),
      I4 => z_16_reg_365(0),
      I5 => z_16_reg_365(5),
      O => \y_2_reg_381[3]_i_2_n_0\
    );
\y_2_reg_381[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_17_reg_353(4),
      I1 => z_16_reg_365(3),
      I2 => z_16_reg_365(7),
      I3 => z_reg_342(3),
      I4 => z_reg_342(7),
      I5 => \y_2_reg_381[4]_i_2_n_0\,
      O => y_2_fu_292_p2(4)
    );
\y_2_reg_381[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_18_reg_359(6),
      I1 => z_18_reg_359(1),
      I2 => z_18_reg_359(7),
      I3 => z_18_reg_359(5),
      I4 => tmp_2_ClefiaMul2_fu_119_ap_return(4),
      O => \y_2_reg_381[4]_i_2_n_0\
    );
\y_2_reg_381[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_16_reg_365(5),
      I1 => z_16_reg_365(7),
      I2 => z_16_reg_365(1),
      I3 => z_16_reg_365(6),
      O => tmp_2_ClefiaMul2_fu_119_ap_return(4)
    );
\y_2_reg_381[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_17_reg_353(5),
      I1 => z_16_reg_365(4),
      I2 => z_reg_342(4),
      I3 => \y_2_reg_381[5]_i_2_n_0\,
      O => y_2_fu_292_p2(5)
    );
\y_2_reg_381[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_18_reg_359(7),
      I1 => z_18_reg_359(2),
      I2 => z_18_reg_359(6),
      I3 => z_16_reg_365(7),
      I4 => z_16_reg_365(2),
      I5 => z_16_reg_365(6),
      O => \y_2_reg_381[5]_i_2_n_0\
    );
\y_2_reg_381[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_17_reg_353(6),
      I1 => z_16_reg_365(5),
      I2 => z_reg_342(5),
      I3 => \y_2_reg_381[6]_i_2_n_0\,
      O => y_2_fu_292_p2(6)
    );
\y_2_reg_381[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_18_reg_359(3),
      I1 => z_18_reg_359(7),
      I2 => z_16_reg_365(3),
      I3 => z_16_reg_365(7),
      O => \y_2_reg_381[6]_i_2_n_0\
    );
\y_2_reg_381[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_17_reg_353(7),
      I1 => z_16_reg_365(6),
      I2 => z_reg_342(6),
      I3 => z_18_reg_359(4),
      I4 => z_16_reg_365(4),
      O => y_2_fu_292_p2(7)
    );
\y_2_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(0),
      Q => y_2_reg_381(0),
      R => '0'
    );
\y_2_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(1),
      Q => y_2_reg_381(1),
      R => '0'
    );
\y_2_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(2),
      Q => y_2_reg_381(2),
      R => '0'
    );
\y_2_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(3),
      Q => y_2_reg_381(3),
      R => '0'
    );
\y_2_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(4),
      Q => y_2_reg_381(4),
      R => '0'
    );
\y_2_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(5),
      Q => y_2_reg_381(5),
      R => '0'
    );
\y_2_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(6),
      Q => y_2_reg_381(6),
      R => '0'
    );
\y_2_reg_381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_fu_292_p2(7),
      Q => y_2_reg_381(7),
      R => '0'
    );
\y_3_reg_386[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_18_reg_359(0),
      I1 => z_16_reg_365(7),
      I2 => z_reg_342(7),
      I3 => z_17_reg_353(5),
      I4 => z_reg_342(5),
      O => y_3_fu_310_p2(0)
    );
\y_3_reg_386[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_18_reg_359(1),
      I1 => z_16_reg_365(0),
      I2 => z_reg_342(0),
      I3 => z_17_reg_353(6),
      I4 => z_reg_342(6),
      O => y_3_fu_310_p2(1)
    );
\y_3_reg_386[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_18_reg_359(2),
      I1 => \y_3_reg_386[2]_i_2_n_0\,
      I2 => z_17_reg_353(7),
      I3 => z_17_reg_353(5),
      I4 => z_reg_342(7),
      I5 => z_reg_342(5),
      O => y_3_fu_310_p2(2)
    );
\y_3_reg_386[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_16_reg_365(1),
      I1 => z_16_reg_365(7),
      I2 => z_reg_342(1),
      I3 => z_reg_342(7),
      O => \y_3_reg_386[2]_i_2_n_0\
    );
\y_3_reg_386[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_18_reg_359(3),
      I1 => z_16_reg_365(2),
      I2 => z_16_reg_365(7),
      I3 => z_reg_342(2),
      I4 => z_reg_342(7),
      I5 => p_1_in(3),
      O => y_3_fu_310_p2(3)
    );
\y_3_reg_386[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_17_reg_353(6),
      I1 => z_17_reg_353(0),
      I2 => z_17_reg_353(5),
      I3 => z_reg_342(6),
      I4 => z_reg_342(0),
      I5 => z_reg_342(5),
      O => p_1_in(3)
    );
\y_3_reg_386[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_18_reg_359(4),
      I1 => z_16_reg_365(3),
      I2 => z_16_reg_365(7),
      I3 => z_reg_342(3),
      I4 => z_reg_342(7),
      I5 => p_1_in(4),
      O => y_3_fu_310_p2(4)
    );
\y_3_reg_386[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_17_reg_353(6),
      I1 => z_17_reg_353(1),
      I2 => z_17_reg_353(7),
      I3 => z_17_reg_353(5),
      I4 => tmp_9_ClefiaMul2_fu_158_ap_return(4),
      O => p_1_in(4)
    );
\y_3_reg_386[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_reg_342(5),
      I1 => z_reg_342(7),
      I2 => z_reg_342(1),
      I3 => z_reg_342(6),
      O => tmp_9_ClefiaMul2_fu_158_ap_return(4)
    );
\y_3_reg_386[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_18_reg_359(5),
      I1 => z_16_reg_365(4),
      I2 => z_reg_342(4),
      I3 => p_1_in(5),
      O => y_3_fu_310_p2(5)
    );
\y_3_reg_386[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => z_17_reg_353(7),
      I1 => z_17_reg_353(2),
      I2 => z_17_reg_353(6),
      I3 => z_reg_342(7),
      I4 => z_reg_342(2),
      I5 => z_reg_342(6),
      O => p_1_in(5)
    );
\y_3_reg_386[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_18_reg_359(6),
      I1 => z_16_reg_365(5),
      I2 => z_reg_342(5),
      I3 => p_1_in(6),
      O => y_3_fu_310_p2(6)
    );
\y_3_reg_386[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => z_17_reg_353(3),
      I1 => z_17_reg_353(7),
      I2 => z_reg_342(3),
      I3 => z_reg_342(7),
      O => p_1_in(6)
    );
\y_3_reg_386[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => z_18_reg_359(7),
      I1 => z_16_reg_365(6),
      I2 => z_reg_342(6),
      I3 => z_17_reg_353(4),
      I4 => z_reg_342(4),
      O => y_3_fu_310_p2(7)
    );
\y_3_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(0),
      Q => y_3_reg_386(0),
      R => '0'
    );
\y_3_reg_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(1),
      Q => y_3_reg_386(1),
      R => '0'
    );
\y_3_reg_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(2),
      Q => y_3_reg_386(2),
      R => '0'
    );
\y_3_reg_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(3),
      Q => y_3_reg_386(3),
      R => '0'
    );
\y_3_reg_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(4),
      Q => y_3_reg_386(4),
      R => '0'
    );
\y_3_reg_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(5),
      Q => y_3_reg_386(5),
      R => '0'
    );
\y_3_reg_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(6),
      Q => y_3_reg_386(6),
      R => '0'
    );
\y_3_reg_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_fu_310_p2(7),
      Q => y_3_reg_386(7),
      R => '0'
    );
\z_16_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(0),
      Q => z_16_reg_365(0),
      R => '0'
    );
\z_16_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(1),
      Q => z_16_reg_365(1),
      R => '0'
    );
\z_16_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(2),
      Q => z_16_reg_365(2),
      R => '0'
    );
\z_16_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(3),
      Q => z_16_reg_365(3),
      R => '0'
    );
\z_16_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(4),
      Q => z_16_reg_365(4),
      R => '0'
    );
\z_16_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(5),
      Q => z_16_reg_365(5),
      R => '0'
    );
\z_16_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(6),
      Q => z_16_reg_365(6),
      R => '0'
    );
\z_16_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \z_16_reg_365_reg[7]_0\(7),
      Q => z_16_reg_365(7),
      R => '0'
    );
\z_17_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(0),
      Q => z_17_reg_353(0),
      R => '0'
    );
\z_17_reg_353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(1),
      Q => z_17_reg_353(1),
      R => '0'
    );
\z_17_reg_353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(2),
      Q => z_17_reg_353(2),
      R => '0'
    );
\z_17_reg_353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(3),
      Q => z_17_reg_353(3),
      R => '0'
    );
\z_17_reg_353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(4),
      Q => z_17_reg_353(4),
      R => '0'
    );
\z_17_reg_353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(5),
      Q => z_17_reg_353(5),
      R => '0'
    );
\z_17_reg_353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(6),
      Q => z_17_reg_353(6),
      R => '0'
    );
\z_17_reg_353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0(7),
      Q => z_17_reg_353(7),
      R => '0'
    );
\z_18_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(0),
      Q => z_18_reg_359(0),
      R => '0'
    );
\z_18_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(1),
      Q => z_18_reg_359(1),
      R => '0'
    );
\z_18_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(2),
      Q => z_18_reg_359(2),
      R => '0'
    );
\z_18_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(3),
      Q => z_18_reg_359(3),
      R => '0'
    );
\z_18_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(4),
      Q => z_18_reg_359(4),
      R => '0'
    );
\z_18_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(5),
      Q => z_18_reg_359(5),
      R => '0'
    );
\z_18_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(6),
      Q => z_18_reg_359(6),
      R => '0'
    );
\z_18_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_16_reg_365_reg[7]_0\(7),
      Q => z_18_reg_359(7),
      R => '0'
    );
\z_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(0),
      Q => z_reg_342(0),
      R => '0'
    );
\z_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(1),
      Q => z_reg_342(1),
      R => '0'
    );
\z_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(2),
      Q => z_reg_342(2),
      R => '0'
    );
\z_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(3),
      Q => z_reg_342(3),
      R => '0'
    );
\z_reg_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(4),
      Q => z_reg_342(4),
      R => '0'
    );
\z_reg_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(5),
      Q => z_reg_342(5),
      R => '0'
    );
\z_reg_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(6),
      Q => z_reg_342(6),
      R => '0'
    );
\z_reg_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \z_reg_342_reg[7]_0\(7),
      Q => z_reg_342(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_control_s_axi is
  port (
    \int_pt_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_pt_shift0_reg[0]_0\ : out STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    grp_ByteCpy_1_fu_338_ap_ce : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_enc_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[69]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[45]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[140]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[128]\ : out STD_LOGIC;
    grp_ByteXor_1_fu_524_a_offset1 : out STD_LOGIC;
    \ap_CS_fsm_reg[74]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \int_key_bitlen_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_Clefia_dec_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_0\ : out STD_LOGIC;
    Clefia_dec_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Clefia_enc_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clefia_dec_ce0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \int_pt_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_pt_shift0_reg[0]_1\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 76 downto 0 );
    grp_ByteCpy_1_fu_338_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[15]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_2 : in STD_LOGIC;
    mem_reg_i_29 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    grp_ByteCpy_1_fu_338_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_control_s_axi : entity is "clefia_control_s_axi";
end design_1_clefia_0_0_clefia_control_s_axi;

architecture STRUCTURE of design_1_clefia_0_0_clefia_control_s_axi is
  signal \^clefia_enc_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_ns_fsm\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grp_bytecpy_1_fu_338_ap_ce\ : STD_LOGIC;
  signal int_Clefia_dec_n_0 : STD_LOGIC;
  signal int_Clefia_dec_n_1 : STD_LOGIC;
  signal int_Clefia_dec_n_2 : STD_LOGIC;
  signal int_Clefia_dec_n_3 : STD_LOGIC;
  signal int_Clefia_dec_n_4 : STD_LOGIC;
  signal int_Clefia_dec_n_5 : STD_LOGIC;
  signal int_Clefia_dec_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Clefia_dec_read : STD_LOGIC;
  signal int_Clefia_dec_read0 : STD_LOGIC;
  signal \^int_clefia_dec_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_clefia_dec_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_Clefia_dec_write_i_1_n_0 : STD_LOGIC;
  signal int_Clefia_dec_write_reg_n_0 : STD_LOGIC;
  signal int_Clefia_enc_n_0 : STD_LOGIC;
  signal int_Clefia_enc_n_1 : STD_LOGIC;
  signal int_Clefia_enc_n_10 : STD_LOGIC;
  signal int_Clefia_enc_n_11 : STD_LOGIC;
  signal int_Clefia_enc_n_12 : STD_LOGIC;
  signal int_Clefia_enc_n_13 : STD_LOGIC;
  signal int_Clefia_enc_n_14 : STD_LOGIC;
  signal int_Clefia_enc_n_15 : STD_LOGIC;
  signal int_Clefia_enc_n_16 : STD_LOGIC;
  signal int_Clefia_enc_n_17 : STD_LOGIC;
  signal int_Clefia_enc_n_18 : STD_LOGIC;
  signal int_Clefia_enc_n_19 : STD_LOGIC;
  signal int_Clefia_enc_n_2 : STD_LOGIC;
  signal int_Clefia_enc_n_20 : STD_LOGIC;
  signal int_Clefia_enc_n_21 : STD_LOGIC;
  signal int_Clefia_enc_n_22 : STD_LOGIC;
  signal int_Clefia_enc_n_23 : STD_LOGIC;
  signal int_Clefia_enc_n_24 : STD_LOGIC;
  signal int_Clefia_enc_n_25 : STD_LOGIC;
  signal int_Clefia_enc_n_26 : STD_LOGIC;
  signal int_Clefia_enc_n_27 : STD_LOGIC;
  signal int_Clefia_enc_n_28 : STD_LOGIC;
  signal int_Clefia_enc_n_29 : STD_LOGIC;
  signal int_Clefia_enc_n_3 : STD_LOGIC;
  signal int_Clefia_enc_n_30 : STD_LOGIC;
  signal int_Clefia_enc_n_31 : STD_LOGIC;
  signal int_Clefia_enc_n_4 : STD_LOGIC;
  signal int_Clefia_enc_n_5 : STD_LOGIC;
  signal int_Clefia_enc_n_6 : STD_LOGIC;
  signal int_Clefia_enc_n_7 : STD_LOGIC;
  signal int_Clefia_enc_n_8 : STD_LOGIC;
  signal int_Clefia_enc_n_9 : STD_LOGIC;
  signal int_Clefia_enc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Clefia_enc_read : STD_LOGIC;
  signal int_Clefia_enc_read0 : STD_LOGIC;
  signal \^int_clefia_enc_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_clefia_enc_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_Clefia_enc_write_i_1_n_0 : STD_LOGIC;
  signal int_Clefia_enc_write_reg_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[9]_i_1_n_0\ : STD_LOGIC;
  signal \^int_key_bitlen_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_pt_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_n_10 : STD_LOGIC;
  signal int_pt_n_11 : STD_LOGIC;
  signal int_pt_n_12 : STD_LOGIC;
  signal int_pt_n_13 : STD_LOGIC;
  signal int_pt_n_14 : STD_LOGIC;
  signal int_pt_n_15 : STD_LOGIC;
  signal int_pt_n_16 : STD_LOGIC;
  signal int_pt_n_17 : STD_LOGIC;
  signal int_pt_n_18 : STD_LOGIC;
  signal int_pt_n_19 : STD_LOGIC;
  signal int_pt_n_20 : STD_LOGIC;
  signal int_pt_n_21 : STD_LOGIC;
  signal int_pt_n_22 : STD_LOGIC;
  signal int_pt_n_23 : STD_LOGIC;
  signal int_pt_n_24 : STD_LOGIC;
  signal int_pt_n_25 : STD_LOGIC;
  signal int_pt_n_26 : STD_LOGIC;
  signal int_pt_n_27 : STD_LOGIC;
  signal int_pt_n_28 : STD_LOGIC;
  signal int_pt_n_29 : STD_LOGIC;
  signal int_pt_n_30 : STD_LOGIC;
  signal int_pt_n_31 : STD_LOGIC;
  signal int_pt_n_32 : STD_LOGIC;
  signal int_pt_n_33 : STD_LOGIC;
  signal int_pt_n_34 : STD_LOGIC;
  signal int_pt_n_35 : STD_LOGIC;
  signal int_pt_n_36 : STD_LOGIC;
  signal int_pt_n_37 : STD_LOGIC;
  signal int_pt_n_38 : STD_LOGIC;
  signal int_pt_n_39 : STD_LOGIC;
  signal int_pt_n_40 : STD_LOGIC;
  signal int_pt_n_41 : STD_LOGIC;
  signal int_pt_n_42 : STD_LOGIC;
  signal int_pt_n_43 : STD_LOGIC;
  signal int_pt_n_44 : STD_LOGIC;
  signal int_pt_n_45 : STD_LOGIC;
  signal int_pt_n_46 : STD_LOGIC;
  signal int_pt_n_47 : STD_LOGIC;
  signal int_pt_n_48 : STD_LOGIC;
  signal int_pt_n_49 : STD_LOGIC;
  signal int_pt_n_50 : STD_LOGIC;
  signal int_pt_n_51 : STD_LOGIC;
  signal int_pt_n_52 : STD_LOGIC;
  signal int_pt_n_53 : STD_LOGIC;
  signal int_pt_n_54 : STD_LOGIC;
  signal int_pt_n_55 : STD_LOGIC;
  signal int_pt_n_56 : STD_LOGIC;
  signal int_pt_n_57 : STD_LOGIC;
  signal int_pt_n_58 : STD_LOGIC;
  signal int_pt_n_59 : STD_LOGIC;
  signal int_pt_n_60 : STD_LOGIC;
  signal int_pt_n_61 : STD_LOGIC;
  signal int_pt_n_62 : STD_LOGIC;
  signal int_pt_n_63 : STD_LOGIC;
  signal int_pt_n_64 : STD_LOGIC;
  signal int_pt_n_65 : STD_LOGIC;
  signal int_pt_n_66 : STD_LOGIC;
  signal int_pt_n_67 : STD_LOGIC;
  signal int_pt_read : STD_LOGIC;
  signal int_pt_read0 : STD_LOGIC;
  signal \^int_pt_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_pt_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_pt_write_i_1_n_0 : STD_LOGIC;
  signal int_pt_write_reg_n_0 : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_29_in : STD_LOGIC;
  signal pt_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__49\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_key_bitlen[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_key_bitlen[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_key_bitlen[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_key_bitlen[19]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_key_bitlen[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_key_bitlen[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_key_bitlen[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_key_bitlen[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_key_bitlen[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_key_bitlen[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_key_bitlen[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_key_bitlen[27]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_key_bitlen[28]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_key_bitlen[29]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_key_bitlen[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_key_bitlen[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_key_bitlen[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_key_bitlen[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_control_RVALID_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair2";
begin
  Clefia_enc_q0(7 downto 0) <= \^clefia_enc_q0\(7 downto 0);
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  ap_NS_fsm(1 downto 0) <= \^ap_ns_fsm\(1 downto 0);
  ap_start <= \^ap_start\;
  grp_ByteCpy_1_fu_338_ap_ce <= \^grp_bytecpy_1_fu_338_ap_ce\;
  \int_Clefia_dec_shift0_reg[0]_0\ <= \^int_clefia_dec_shift0_reg[0]_0\;
  \int_Clefia_dec_shift0_reg[1]_0\ <= \^int_clefia_dec_shift0_reg[1]_0\;
  \int_Clefia_enc_shift0_reg[0]_0\ <= \^int_clefia_enc_shift0_reg[0]_0\;
  \int_Clefia_enc_shift0_reg[1]_0\ <= \^int_clefia_enc_shift0_reg[1]_0\;
  \int_key_bitlen_reg[31]_0\(31 downto 0) <= \^int_key_bitlen_reg[31]_0\(31 downto 0);
  \int_pt_shift0_reg[0]_0\ <= \^int_pt_shift0_reg[0]_0\;
  \int_pt_shift0_reg[1]_0\ <= \^int_pt_shift0_reg[1]_0\;
  interrupt <= \^interrupt\;
\ap_CS_fsm[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(76),
      I1 => \^ap_start\,
      I2 => Q(0),
      O => \^ap_ns_fsm\(0)
    );
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]\,
      I1 => Q(44),
      I2 => \^ap_ns_fsm\(1),
      I3 => \ap_CS_fsm_reg[15]_0\(0),
      I4 => Q(16),
      I5 => \^ap_cs_fsm_reg[10]\,
      O => \^grp_bytecpy_1_fu_338_ap_ce\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFF8000000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => grp_ByteCpy_1_fu_338_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]\(0),
      I4 => \^grp_bytecpy_1_fu_338_ap_ce\,
      I5 => \ap_CS_fsm_reg[1]\(1),
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
int_Clefia_dec: entity work.\design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0\
     port map (
      Clefia_dec_ce0 => Clefia_dec_ce0,
      D(25 downto 4) => p_0_in(31 downto 10),
      D(3) => p_0_in(8),
      D(2 downto 0) => p_0_in(6 downto 4),
      DOADO(5) => int_Clefia_dec_n_0,
      DOADO(4) => int_Clefia_dec_n_1,
      DOADO(3) => int_Clefia_dec_n_2,
      DOADO(2) => int_Clefia_dec_n_3,
      DOADO(1) => int_Clefia_dec_n_4,
      DOADO(0) => int_Clefia_dec_n_5,
      DOBDO(31 downto 0) => int_Clefia_dec_q0(31 downto 0),
      Q(24 downto 1) => Q(76 downto 53),
      Q(0) => Q(38),
      \ap_CS_fsm_reg[128]\ => \ap_CS_fsm_reg[128]\,
      \ap_CS_fsm_reg[140]\ => \ap_CS_fsm_reg[140]\,
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      grp_ByteXor_1_fu_524_a_offset1 => grp_ByteXor_1_fu_524_a_offset1,
      int_Clefia_enc_read => int_Clefia_enc_read,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      int_pt_read => int_pt_read,
      mem_reg_0(1 downto 0) => mem_reg(1 downto 0),
      mem_reg_1(7 downto 0) => mem_reg_0(7 downto 0),
      mem_reg_2(3 downto 0) => mem_reg_1(3 downto 0),
      mem_reg_3 => int_Clefia_dec_write_reg_n_0,
      mem_reg_i_29 => mem_reg_i_29,
      p_29_in => p_29_in,
      q1(25) => int_pt_n_10,
      q1(24) => int_pt_n_11,
      q1(23) => int_pt_n_12,
      q1(22) => int_pt_n_13,
      q1(21) => int_pt_n_14,
      q1(20) => int_pt_n_15,
      q1(19) => int_pt_n_16,
      q1(18) => int_pt_n_17,
      q1(17) => int_pt_n_18,
      q1(16) => int_pt_n_19,
      q1(15) => int_pt_n_20,
      q1(14) => int_pt_n_21,
      q1(13) => int_pt_n_22,
      q1(12) => int_pt_n_23,
      q1(11) => int_pt_n_24,
      q1(10) => int_pt_n_25,
      q1(9) => int_pt_n_26,
      q1(8) => int_pt_n_27,
      q1(7) => int_pt_n_28,
      q1(6) => int_pt_n_29,
      q1(5) => int_pt_n_30,
      q1(4) => int_pt_n_31,
      q1(3) => int_pt_n_32,
      q1(2) => int_pt_n_33,
      q1(1) => int_pt_n_34,
      q1(0) => int_pt_n_35,
      \rdata_reg[31]\(25 downto 4) => \^int_key_bitlen_reg[31]_0\(31 downto 10),
      \rdata_reg[31]\(3) => \^int_key_bitlen_reg[31]_0\(8),
      \rdata_reg[31]\(2 downto 0) => \^int_key_bitlen_reg[31]_0\(6 downto 4),
      \rdata_reg[31]_0\(25) => int_Clefia_enc_n_0,
      \rdata_reg[31]_0\(24) => int_Clefia_enc_n_1,
      \rdata_reg[31]_0\(23) => int_Clefia_enc_n_2,
      \rdata_reg[31]_0\(22) => int_Clefia_enc_n_3,
      \rdata_reg[31]_0\(21) => int_Clefia_enc_n_4,
      \rdata_reg[31]_0\(20) => int_Clefia_enc_n_5,
      \rdata_reg[31]_0\(19) => int_Clefia_enc_n_6,
      \rdata_reg[31]_0\(18) => int_Clefia_enc_n_7,
      \rdata_reg[31]_0\(17) => int_Clefia_enc_n_8,
      \rdata_reg[31]_0\(16) => int_Clefia_enc_n_9,
      \rdata_reg[31]_0\(15) => int_Clefia_enc_n_10,
      \rdata_reg[31]_0\(14) => int_Clefia_enc_n_11,
      \rdata_reg[31]_0\(13) => int_Clefia_enc_n_12,
      \rdata_reg[31]_0\(12) => int_Clefia_enc_n_13,
      \rdata_reg[31]_0\(11) => int_Clefia_enc_n_14,
      \rdata_reg[31]_0\(10) => int_Clefia_enc_n_15,
      \rdata_reg[31]_0\(9) => int_Clefia_enc_n_16,
      \rdata_reg[31]_0\(8) => int_Clefia_enc_n_17,
      \rdata_reg[31]_0\(7) => int_Clefia_enc_n_18,
      \rdata_reg[31]_0\(6) => int_Clefia_enc_n_19,
      \rdata_reg[31]_0\(5) => int_Clefia_enc_n_20,
      \rdata_reg[31]_0\(4) => int_Clefia_enc_n_21,
      \rdata_reg[31]_0\(3) => int_Clefia_enc_n_23,
      \rdata_reg[31]_0\(2) => int_Clefia_enc_n_25,
      \rdata_reg[31]_0\(1) => int_Clefia_enc_n_26,
      \rdata_reg[31]_0\(0) => int_Clefia_enc_n_27,
      \rdata_reg[4]\ => \rdata[31]_i_3_n_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_Clefia_dec_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => int_Clefia_dec_read0
    );
int_Clefia_dec_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_dec_read0,
      Q => int_Clefia_dec_read,
      R => ap_rst_n_inv
    );
\int_Clefia_dec_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_dec_shift0_reg[0]_1\,
      Q => \^int_clefia_dec_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_Clefia_dec_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_dec_shift0_reg[1]_1\,
      Q => \^int_clefia_dec_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_Clefia_dec_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      I2 => s_axi_control_AWADDR(6),
      I3 => aw_hs,
      I4 => p_29_in,
      I5 => int_Clefia_dec_write_reg_n_0,
      O => int_Clefia_dec_write_i_1_n_0
    );
int_Clefia_dec_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_dec_write_i_1_n_0,
      Q => int_Clefia_dec_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_Clefia_enc: entity work.\design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34\
     port map (
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      Clefia_enc_q0(7 downto 0) => \^clefia_enc_q0\(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(31) => int_Clefia_enc_n_0,
      DOADO(30) => int_Clefia_enc_n_1,
      DOADO(29) => int_Clefia_enc_n_2,
      DOADO(28) => int_Clefia_enc_n_3,
      DOADO(27) => int_Clefia_enc_n_4,
      DOADO(26) => int_Clefia_enc_n_5,
      DOADO(25) => int_Clefia_enc_n_6,
      DOADO(24) => int_Clefia_enc_n_7,
      DOADO(23) => int_Clefia_enc_n_8,
      DOADO(22) => int_Clefia_enc_n_9,
      DOADO(21) => int_Clefia_enc_n_10,
      DOADO(20) => int_Clefia_enc_n_11,
      DOADO(19) => int_Clefia_enc_n_12,
      DOADO(18) => int_Clefia_enc_n_13,
      DOADO(17) => int_Clefia_enc_n_14,
      DOADO(16) => int_Clefia_enc_n_15,
      DOADO(15) => int_Clefia_enc_n_16,
      DOADO(14) => int_Clefia_enc_n_17,
      DOADO(13) => int_Clefia_enc_n_18,
      DOADO(12) => int_Clefia_enc_n_19,
      DOADO(11) => int_Clefia_enc_n_20,
      DOADO(10) => int_Clefia_enc_n_21,
      DOADO(9) => int_Clefia_enc_n_22,
      DOADO(8) => int_Clefia_enc_n_23,
      DOADO(7) => int_Clefia_enc_n_24,
      DOADO(6) => int_Clefia_enc_n_25,
      DOADO(5) => int_Clefia_enc_n_26,
      DOADO(4) => int_Clefia_enc_n_27,
      DOADO(3) => int_Clefia_enc_n_28,
      DOADO(2) => int_Clefia_enc_n_29,
      DOADO(1) => int_Clefia_enc_n_30,
      DOADO(0) => int_Clefia_enc_n_31,
      DOBDO(31 downto 0) => int_Clefia_enc_q0(31 downto 0),
      Q(35 downto 22) => Q(52 downto 39),
      Q(21 downto 1) => Q(37 downto 17),
      Q(0) => Q(0),
      WEBWE(3 downto 0) => WEBWE(3 downto 0),
      \ap_CS_fsm_reg[1]\ => \^ap_start\,
      \ap_CS_fsm_reg[45]\ => \ap_CS_fsm_reg[45]\,
      \ap_CS_fsm_reg[52]\ => \ap_CS_fsm_reg[52]\,
      \ap_CS_fsm_reg[69]\ => \ap_CS_fsm_reg[69]\,
      \ap_CS_fsm_reg[74]\ => \ap_CS_fsm_reg[74]\,
      ap_NS_fsm(0) => \^ap_ns_fsm\(1),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      d0(7 downto 0) => d0(7 downto 0),
      dst_d0(7 downto 0) => dst_d0(7 downto 0),
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      mem_reg_0 => mem_reg_2,
      mem_reg_1 => mem_reg_3,
      mem_reg_2 => mem_reg_4,
      mem_reg_3 => int_Clefia_enc_write_reg_n_0,
      p_29_in => p_29_in,
      pt_q0(7 downto 0) => pt_q0(7 downto 0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\(7 downto 0) => \q0_reg[7]_2\(7 downto 0),
      \q0_reg[7]_3\(7 downto 0) => DOADO(7 downto 0),
      \q0_reg[7]_4\ => \ap_CS_fsm_reg[15]\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_Clefia_enc_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(6),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(0),
      O => int_Clefia_enc_read0
    );
int_Clefia_enc_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_enc_read0,
      Q => int_Clefia_enc_read,
      R => ap_rst_n_inv
    );
\int_Clefia_enc_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_enc_shift0_reg[0]_1\,
      Q => \^int_clefia_enc_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_Clefia_enc_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_enc_shift0_reg[1]_1\,
      Q => \^int_clefia_enc_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_Clefia_enc_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_control_AWADDR(6),
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(4),
      I4 => p_29_in,
      I5 => int_Clefia_enc_write_reg_n_0,
      O => int_Clefia_enc_write_i_1_n_0
    );
int_Clefia_enc_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_enc_write_i_1_n_0,
      Q => int_Clefia_enc_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => Q(76),
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => Q(76),
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_key_bitlen[31]_i_3_n_0\,
      I4 => s_axi_control_WSTRB(0),
      I5 => \waddr_reg_n_0_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_key_bitlen[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_key_bitlen[31]_i_3_n_0\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_key_bitlen[31]_i_3_n_0\,
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => data3(0),
      I1 => data3(1),
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => Q(76),
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(3),
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(6),
      I5 => ar_hs,
      O => \int_isr[0]_i_2_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => Q(76),
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(3),
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => data3(0),
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => data3(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(0),
      O => \int_key_bitlen[0]_i_1_n_0\
    );
\int_key_bitlen[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(10),
      O => \int_key_bitlen[10]_i_1_n_0\
    );
\int_key_bitlen[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(11),
      O => \int_key_bitlen[11]_i_1_n_0\
    );
\int_key_bitlen[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(12),
      O => \int_key_bitlen[12]_i_1_n_0\
    );
\int_key_bitlen[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(13),
      O => \int_key_bitlen[13]_i_1_n_0\
    );
\int_key_bitlen[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(14),
      O => \int_key_bitlen[14]_i_1_n_0\
    );
\int_key_bitlen[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(15),
      O => \int_key_bitlen[15]_i_1_n_0\
    );
\int_key_bitlen[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(16),
      O => \int_key_bitlen[16]_i_1_n_0\
    );
\int_key_bitlen[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(17),
      O => \int_key_bitlen[17]_i_1_n_0\
    );
\int_key_bitlen[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(18),
      O => \int_key_bitlen[18]_i_1_n_0\
    );
\int_key_bitlen[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(19),
      O => \int_key_bitlen[19]_i_1_n_0\
    );
\int_key_bitlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(1),
      O => \int_key_bitlen[1]_i_1_n_0\
    );
\int_key_bitlen[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(20),
      O => \int_key_bitlen[20]_i_1_n_0\
    );
\int_key_bitlen[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(21),
      O => \int_key_bitlen[21]_i_1_n_0\
    );
\int_key_bitlen[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(22),
      O => \int_key_bitlen[22]_i_1_n_0\
    );
\int_key_bitlen[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(23),
      O => \int_key_bitlen[23]_i_1_n_0\
    );
\int_key_bitlen[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(24),
      O => \int_key_bitlen[24]_i_1_n_0\
    );
\int_key_bitlen[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(25),
      O => \int_key_bitlen[25]_i_1_n_0\
    );
\int_key_bitlen[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(26),
      O => \int_key_bitlen[26]_i_1_n_0\
    );
\int_key_bitlen[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(27),
      O => \int_key_bitlen[27]_i_1_n_0\
    );
\int_key_bitlen[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(28),
      O => \int_key_bitlen[28]_i_1_n_0\
    );
\int_key_bitlen[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(29),
      O => \int_key_bitlen[29]_i_1_n_0\
    );
\int_key_bitlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(2),
      O => \int_key_bitlen[2]_i_1_n_0\
    );
\int_key_bitlen[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(30),
      O => \int_key_bitlen[30]_i_1_n_0\
    );
\int_key_bitlen[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_key_bitlen[31]_i_3_n_0\,
      O => \int_key_bitlen[31]_i_1_n_0\
    );
\int_key_bitlen[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(31),
      O => \int_key_bitlen[31]_i_2_n_0\
    );
\int_key_bitlen[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => p_29_in,
      O => \int_key_bitlen[31]_i_3_n_0\
    );
\int_key_bitlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(3),
      O => \int_key_bitlen[3]_i_1_n_0\
    );
\int_key_bitlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(4),
      O => \int_key_bitlen[4]_i_1_n_0\
    );
\int_key_bitlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(5),
      O => \int_key_bitlen[5]_i_1_n_0\
    );
\int_key_bitlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(6),
      O => \int_key_bitlen[6]_i_1_n_0\
    );
\int_key_bitlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(7),
      O => \int_key_bitlen[7]_i_1_n_0\
    );
\int_key_bitlen[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(8),
      O => \int_key_bitlen[8]_i_1_n_0\
    );
\int_key_bitlen[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(9),
      O => \int_key_bitlen[9]_i_1_n_0\
    );
\int_key_bitlen_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[0]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[10]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[11]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[12]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[13]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[14]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[15]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[16]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[17]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[18]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[19]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[1]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[20]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[21]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[22]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[23]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[24]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[25]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[26]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[27]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[28]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[29]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[2]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[30]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[31]_i_2_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[3]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[4]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[5]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[6]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[7]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[8]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[9]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
int_pt: entity work.design_1_clefia_0_0_clefia_control_s_axi_ram
     port map (
      D(5) => p_0_in(9),
      D(4) => p_0_in(7),
      D(3 downto 0) => p_0_in(3 downto 0),
      DOADO(5) => int_Clefia_enc_n_22,
      DOADO(4) => int_Clefia_enc_n_24,
      DOADO(3) => int_Clefia_enc_n_28,
      DOADO(2) => int_Clefia_enc_n_29,
      DOADO(1) => int_Clefia_enc_n_30,
      DOADO(0) => int_Clefia_enc_n_31,
      E(0) => E(0),
      Q(15 downto 0) => Q(16 downto 1),
      \ap_CS_fsm_reg[10]\ => \^ap_cs_fsm_reg[10]\,
      \ap_CS_fsm_reg[16]\ => \ap_CS_fsm_reg[16]\,
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      grp_ByteCpy_1_fu_338_pt_address0(1 downto 0) => grp_ByteCpy_1_fu_338_pt_address0(1 downto 0),
      int_Clefia_enc_read => int_Clefia_enc_read,
      int_ap_idle => int_ap_idle,
      int_ap_ready => int_ap_ready,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      int_pt_read => int_pt_read,
      interrupt => \^interrupt\,
      mem_reg(1) => \waddr_reg_n_0_[3]\,
      mem_reg(0) => \waddr_reg_n_0_[2]\,
      p_29_in => p_29_in,
      \q0_reg[31]_0\(31) => int_pt_n_36,
      \q0_reg[31]_0\(30) => int_pt_n_37,
      \q0_reg[31]_0\(29) => int_pt_n_38,
      \q0_reg[31]_0\(28) => int_pt_n_39,
      \q0_reg[31]_0\(27) => int_pt_n_40,
      \q0_reg[31]_0\(26) => int_pt_n_41,
      \q0_reg[31]_0\(25) => int_pt_n_42,
      \q0_reg[31]_0\(24) => int_pt_n_43,
      \q0_reg[31]_0\(23) => int_pt_n_44,
      \q0_reg[31]_0\(22) => int_pt_n_45,
      \q0_reg[31]_0\(21) => int_pt_n_46,
      \q0_reg[31]_0\(20) => int_pt_n_47,
      \q0_reg[31]_0\(19) => int_pt_n_48,
      \q0_reg[31]_0\(18) => int_pt_n_49,
      \q0_reg[31]_0\(17) => int_pt_n_50,
      \q0_reg[31]_0\(16) => int_pt_n_51,
      \q0_reg[31]_0\(15) => int_pt_n_52,
      \q0_reg[31]_0\(14) => int_pt_n_53,
      \q0_reg[31]_0\(13) => int_pt_n_54,
      \q0_reg[31]_0\(12) => int_pt_n_55,
      \q0_reg[31]_0\(11) => int_pt_n_56,
      \q0_reg[31]_0\(10) => int_pt_n_57,
      \q0_reg[31]_0\(9) => int_pt_n_58,
      \q0_reg[31]_0\(8) => int_pt_n_59,
      \q0_reg[31]_0\(7) => int_pt_n_60,
      \q0_reg[31]_0\(6) => int_pt_n_61,
      \q0_reg[31]_0\(5) => int_pt_n_62,
      \q0_reg[31]_0\(4) => int_pt_n_63,
      \q0_reg[31]_0\(3) => int_pt_n_64,
      \q0_reg[31]_0\(2) => int_pt_n_65,
      \q0_reg[31]_0\(1) => int_pt_n_66,
      \q0_reg[31]_0\(0) => int_pt_n_67,
      \q1_reg[0]_0\ => int_pt_write_reg_n_0,
      \q1_reg[31]_0\(25) => int_pt_n_10,
      \q1_reg[31]_0\(24) => int_pt_n_11,
      \q1_reg[31]_0\(23) => int_pt_n_12,
      \q1_reg[31]_0\(22) => int_pt_n_13,
      \q1_reg[31]_0\(21) => int_pt_n_14,
      \q1_reg[31]_0\(20) => int_pt_n_15,
      \q1_reg[31]_0\(19) => int_pt_n_16,
      \q1_reg[31]_0\(18) => int_pt_n_17,
      \q1_reg[31]_0\(17) => int_pt_n_18,
      \q1_reg[31]_0\(16) => int_pt_n_19,
      \q1_reg[31]_0\(15) => int_pt_n_20,
      \q1_reg[31]_0\(14) => int_pt_n_21,
      \q1_reg[31]_0\(13) => int_pt_n_22,
      \q1_reg[31]_0\(12) => int_pt_n_23,
      \q1_reg[31]_0\(11) => int_pt_n_24,
      \q1_reg[31]_0\(10) => int_pt_n_25,
      \q1_reg[31]_0\(9) => int_pt_n_26,
      \q1_reg[31]_0\(8) => int_pt_n_27,
      \q1_reg[31]_0\(7) => int_pt_n_28,
      \q1_reg[31]_0\(6) => int_pt_n_29,
      \q1_reg[31]_0\(5) => int_pt_n_30,
      \q1_reg[31]_0\(4) => int_pt_n_31,
      \q1_reg[31]_0\(3) => int_pt_n_32,
      \q1_reg[31]_0\(2) => int_pt_n_33,
      \q1_reg[31]_0\(1) => int_pt_n_34,
      \q1_reg[31]_0\(0) => int_pt_n_35,
      \rdata_reg[0]\ => \rdata[0]_i_3_n_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_0\,
      \rdata_reg[1]_0\ => \rdata[1]_i_4_n_0\,
      \rdata_reg[2]\ => \rdata[31]_i_3_n_0\,
      \rdata_reg[2]_0\ => \rdata[9]_i_3_n_0\,
      \rdata_reg[7]\ => int_auto_restart_reg_n_0,
      \rdata_reg[9]\(5) => \^int_key_bitlen_reg[31]_0\(9),
      \rdata_reg[9]\(4) => \^int_key_bitlen_reg[31]_0\(7),
      \rdata_reg[9]\(3 downto 0) => \^int_key_bitlen_reg[31]_0\(3 downto 0),
      \rdata_reg[9]_0\(5) => int_Clefia_dec_n_0,
      \rdata_reg[9]_0\(4) => int_Clefia_dec_n_1,
      \rdata_reg[9]_0\(3) => int_Clefia_dec_n_2,
      \rdata_reg[9]_0\(2) => int_Clefia_dec_n_3,
      \rdata_reg[9]_0\(1) => int_Clefia_dec_n_4,
      \rdata_reg[9]_0\(0) => int_Clefia_dec_n_5,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(2) => s_axi_control_ARADDR(5),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_pt_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => int_pt_read0
    );
int_pt_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_read0,
      Q => int_pt_read,
      R => ap_rst_n_inv
    );
\int_pt_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0_reg[0]_1\,
      Q => \^int_pt_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_pt_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0_reg[1]_1\,
      Q => \^int_pt_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_pt_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => s_axi_control_AWADDR(4),
      I1 => s_axi_control_AWADDR(6),
      I2 => s_axi_control_AWADDR(5),
      I3 => aw_hs,
      I4 => p_29_in,
      I5 => int_pt_write_reg_n_0,
      O => int_pt_write_i_1_n_0
    );
int_pt_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_write_i_1_n_0,
      Q => int_pt_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => Q(76),
      I1 => auto_restart_status_reg_n_0,
      I2 => int_ap_idle,
      I3 => ap_idle,
      I4 => int_task_ap_done_i_2_n_0,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => int_task_ap_done_i_3_n_0,
      I1 => int_task_ap_done_i_4_n_0,
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => s_axi_control_ARADDR(6),
      O => int_task_ap_done_i_4_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => ap_rst_n_inv
    );
mem_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(27),
      I1 => int_Clefia_dec_q0(11),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(19),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(3),
      O => Clefia_dec_q0(3)
    );
mem_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(26),
      I1 => int_Clefia_dec_q0(10),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(18),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(2),
      O => Clefia_dec_q0(2)
    );
mem_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(25),
      I1 => int_Clefia_dec_q0(9),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(17),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(1),
      O => Clefia_dec_q0(1)
    );
mem_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(24),
      I1 => int_Clefia_dec_q0(8),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(16),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(0),
      O => Clefia_dec_q0(0)
    );
mem_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(31),
      I1 => int_Clefia_dec_q0(15),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(23),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(7),
      O => Clefia_dec_q0(7)
    );
mem_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(30),
      I1 => int_Clefia_dec_q0(14),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(22),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(6),
      O => Clefia_dec_q0(6)
    );
mem_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(29),
      I1 => int_Clefia_dec_q0(13),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(21),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(5),
      O => Clefia_dec_q0(5)
    );
mem_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(28),
      I1 => int_Clefia_dec_q0(12),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(20),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(4),
      O => Clefia_dec_q0(4)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(24),
      I1 => int_Clefia_enc_q0(8),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(16),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(0),
      O => \^clefia_enc_q0\(0)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_43,
      I1 => int_pt_n_59,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_51,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_67,
      O => pt_q0(0)
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(25),
      I1 => int_Clefia_enc_q0(9),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(17),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(1),
      O => \^clefia_enc_q0\(1)
    );
ram_reg_0_15_1_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_42,
      I1 => int_pt_n_58,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_50,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_66,
      O => pt_q0(1)
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(26),
      I1 => int_Clefia_enc_q0(10),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(18),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(2),
      O => \^clefia_enc_q0\(2)
    );
ram_reg_0_15_2_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_41,
      I1 => int_pt_n_57,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_49,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_65,
      O => pt_q0(2)
    );
ram_reg_0_15_3_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(27),
      I1 => int_Clefia_enc_q0(11),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(19),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(3),
      O => \^clefia_enc_q0\(3)
    );
ram_reg_0_15_3_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_40,
      I1 => int_pt_n_56,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_48,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_64,
      O => pt_q0(3)
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(28),
      I1 => int_Clefia_enc_q0(12),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(20),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(4),
      O => \^clefia_enc_q0\(4)
    );
ram_reg_0_15_4_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_39,
      I1 => int_pt_n_55,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_47,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_63,
      O => pt_q0(4)
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(29),
      I1 => int_Clefia_enc_q0(13),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(21),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(5),
      O => \^clefia_enc_q0\(5)
    );
ram_reg_0_15_5_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_38,
      I1 => int_pt_n_54,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_46,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_62,
      O => pt_q0(5)
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(30),
      I1 => int_Clefia_enc_q0(14),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(22),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(6),
      O => \^clefia_enc_q0\(6)
    );
ram_reg_0_15_6_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_37,
      I1 => int_pt_n_53,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_45,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_61,
      O => pt_q0(6)
    );
ram_reg_0_15_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(31),
      I1 => int_Clefia_enc_q0(15),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(23),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(7),
      O => \^clefia_enc_q0\(7)
    );
ram_reg_0_15_7_7_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_36,
      I1 => int_pt_n_52,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_44,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_60,
      O => pt_q0(7)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => data3(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => ar_hs,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => int_task_ap_done,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => data3(1),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => int_Clefia_dec_read,
      I1 => int_Clefia_enc_read,
      I2 => int_pt_read,
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[1]_i_2_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFC8CC"
    )
        port map (
      I0 => \rstate[0]_i_2_n_0\,
      I1 => rstate(0),
      I2 => int_Clefia_dec_read,
      I3 => s_axi_control_RREADY,
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => int_Clefia_enc_read,
      I1 => int_pt_read,
      O => \rstate[0]_i_2_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => int_Clefia_dec_read,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => int_pt_read,
      I4 => int_Clefia_enc_read,
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => s_axi_control_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_control_AWVALID,
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFB0"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_WVALID,
      I2 => wstate(0),
      I3 => s_axi_control_AWVALID,
      I4 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05300500"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia_ClefiaKeySet is
  port (
    \ap_return_preg_reg[4]_0\ : out STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : out STD_LOGIC;
    \ap_return_preg_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_588_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_581_reg[7]\ : out STD_LOGIC;
    \reg_595_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_581_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_595_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_0 : out STD_LOGIC;
    \reg_595_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[109]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst2_02_fu_46_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_581_reg[1]\ : out STD_LOGIC;
    \reg_600_reg[0]\ : out STD_LOGIC;
    \reg_581_reg[2]\ : out STD_LOGIC;
    \reg_588_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_588_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst2_02_fu_46_reg_2 : out STD_LOGIC;
    \reg_581_reg[2]_0\ : out STD_LOGIC;
    \reg_600_reg[7]\ : out STD_LOGIC;
    \reg_581_reg[7]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_600_reg[5]\ : out STD_LOGIC;
    dst2_02_fu_46_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[91]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[171]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_569_reg[4]\ : in STD_LOGIC;
    shl_ln1_fu_916_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_ClefiaKeySet_fu_347_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[93]_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    b_ce0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_offset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    grp_ByteXor_1_fu_524_b_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    idx_fu_30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ByteXor_112_2_fu_366_b_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    grp_ByteXor_11151_fu_384_b_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_ByteXor_112_2_fu_366_b_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \y_3_3_reg_1490_reg[2]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_1_reg_1334_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[2]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[4]\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[4]_0\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]\ : in STD_LOGIC;
    \y_1_3_reg_1480_reg[4]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_0\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[3]_1\ : in STD_LOGIC;
    \y_1_3_reg_1480[3]_i_2\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[6]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[6]_1\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_1_1_reg_1324_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_3_3_reg_1490_reg[0]\ : in STD_LOGIC;
    \y_3_1_reg_1334_reg[1]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[5]\ : in STD_LOGIC;
    \y_3_1_reg_1334[5]_i_2\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[7]_0\ : in STD_LOGIC;
    \y_3_3_reg_1490_reg[7]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_0\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[0]_1\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[3]\ : in STD_LOGIC;
    \y_3_2_reg_1440_reg[4]\ : in STD_LOGIC;
    \y_2_3_reg_1485_reg[4]\ : in STD_LOGIC;
    \y_1_2_reg_1430_reg[5]\ : in STD_LOGIC;
    \y_2_2_reg_1435_reg[5]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[0]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[2]_0\ : in STD_LOGIC;
    \y_0_3_reg_1475_reg[5]\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \xor_ln124_reg_157_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln395_reg_900[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia_ClefiaKeySet : entity is "clefia_ClefiaKeySet";
end design_1_clefia_0_0_clefia_ClefiaKeySet;

architecture STRUCTURE of design_1_clefia_0_0_clefia_ClefiaKeySet is
  signal add_ln124_fu_108_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[171]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[171]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[171]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[172]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[172]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[172]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[172]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[341]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[341]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[341]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[341]_i_5_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[171]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[106]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[116]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[122]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[150]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[168]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[170]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[193]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[287]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[295]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[301]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[348]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[422]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[432]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[440]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[442]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[462]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state100 : STD_LOGIC;
  signal ap_CS_fsm_state101 : STD_LOGIC;
  signal ap_CS_fsm_state102 : STD_LOGIC;
  signal ap_CS_fsm_state103 : STD_LOGIC;
  signal ap_CS_fsm_state104 : STD_LOGIC;
  signal ap_CS_fsm_state105 : STD_LOGIC;
  signal ap_CS_fsm_state106 : STD_LOGIC;
  signal ap_CS_fsm_state108 : STD_LOGIC;
  signal ap_CS_fsm_state109 : STD_LOGIC;
  signal ap_CS_fsm_state10_3 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state110 : STD_LOGIC;
  signal ap_CS_fsm_state111 : STD_LOGIC;
  signal ap_CS_fsm_state112 : STD_LOGIC;
  signal ap_CS_fsm_state113 : STD_LOGIC;
  signal ap_CS_fsm_state114 : STD_LOGIC;
  signal ap_CS_fsm_state115 : STD_LOGIC;
  signal ap_CS_fsm_state116 : STD_LOGIC;
  signal ap_CS_fsm_state118 : STD_LOGIC;
  signal ap_CS_fsm_state119 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state120 : STD_LOGIC;
  signal ap_CS_fsm_state121 : STD_LOGIC;
  signal ap_CS_fsm_state122 : STD_LOGIC;
  signal ap_CS_fsm_state124 : STD_LOGIC;
  signal ap_CS_fsm_state125 : STD_LOGIC;
  signal ap_CS_fsm_state126 : STD_LOGIC;
  signal ap_CS_fsm_state127 : STD_LOGIC;
  signal ap_CS_fsm_state128 : STD_LOGIC;
  signal ap_CS_fsm_state129 : STD_LOGIC;
  signal ap_CS_fsm_state12_4 : STD_LOGIC;
  signal ap_CS_fsm_state12_5 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state130 : STD_LOGIC;
  signal ap_CS_fsm_state131 : STD_LOGIC;
  signal ap_CS_fsm_state132 : STD_LOGIC;
  signal ap_CS_fsm_state133 : STD_LOGIC;
  signal ap_CS_fsm_state134 : STD_LOGIC;
  signal ap_CS_fsm_state135 : STD_LOGIC;
  signal ap_CS_fsm_state136 : STD_LOGIC;
  signal ap_CS_fsm_state137 : STD_LOGIC;
  signal ap_CS_fsm_state138 : STD_LOGIC;
  signal ap_CS_fsm_state139 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state140 : STD_LOGIC;
  signal ap_CS_fsm_state141 : STD_LOGIC;
  signal ap_CS_fsm_state142 : STD_LOGIC;
  signal ap_CS_fsm_state143 : STD_LOGIC;
  signal ap_CS_fsm_state144 : STD_LOGIC;
  signal ap_CS_fsm_state145 : STD_LOGIC;
  signal ap_CS_fsm_state146 : STD_LOGIC;
  signal ap_CS_fsm_state147 : STD_LOGIC;
  signal ap_CS_fsm_state148 : STD_LOGIC;
  signal ap_CS_fsm_state149 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state150 : STD_LOGIC;
  signal ap_CS_fsm_state152 : STD_LOGIC;
  signal ap_CS_fsm_state153 : STD_LOGIC;
  signal ap_CS_fsm_state154 : STD_LOGIC;
  signal ap_CS_fsm_state155 : STD_LOGIC;
  signal ap_CS_fsm_state156 : STD_LOGIC;
  signal ap_CS_fsm_state157 : STD_LOGIC;
  signal ap_CS_fsm_state158 : STD_LOGIC;
  signal ap_CS_fsm_state159 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state160 : STD_LOGIC;
  signal ap_CS_fsm_state161 : STD_LOGIC;
  signal ap_CS_fsm_state162 : STD_LOGIC;
  signal ap_CS_fsm_state163 : STD_LOGIC;
  signal ap_CS_fsm_state164 : STD_LOGIC;
  signal ap_CS_fsm_state165 : STD_LOGIC;
  signal ap_CS_fsm_state166 : STD_LOGIC;
  signal ap_CS_fsm_state167 : STD_LOGIC;
  signal ap_CS_fsm_state168 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state170 : STD_LOGIC;
  signal ap_CS_fsm_state172 : STD_LOGIC;
  signal ap_CS_fsm_state173 : STD_LOGIC;
  signal ap_CS_fsm_state174 : STD_LOGIC;
  signal ap_CS_fsm_state175 : STD_LOGIC;
  signal ap_CS_fsm_state176 : STD_LOGIC;
  signal ap_CS_fsm_state177 : STD_LOGIC;
  signal ap_CS_fsm_state178 : STD_LOGIC;
  signal ap_CS_fsm_state179 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state180 : STD_LOGIC;
  signal ap_CS_fsm_state181 : STD_LOGIC;
  signal ap_CS_fsm_state182 : STD_LOGIC;
  signal ap_CS_fsm_state183 : STD_LOGIC;
  signal ap_CS_fsm_state184 : STD_LOGIC;
  signal ap_CS_fsm_state185 : STD_LOGIC;
  signal ap_CS_fsm_state186 : STD_LOGIC;
  signal ap_CS_fsm_state187 : STD_LOGIC;
  signal ap_CS_fsm_state188 : STD_LOGIC;
  signal ap_CS_fsm_state189 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state190 : STD_LOGIC;
  signal ap_CS_fsm_state191 : STD_LOGIC;
  signal ap_CS_fsm_state192 : STD_LOGIC;
  signal ap_CS_fsm_state193 : STD_LOGIC;
  signal ap_CS_fsm_state195 : STD_LOGIC;
  signal ap_CS_fsm_state196 : STD_LOGIC;
  signal ap_CS_fsm_state197 : STD_LOGIC;
  signal ap_CS_fsm_state198 : STD_LOGIC;
  signal ap_CS_fsm_state199 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state200 : STD_LOGIC;
  signal ap_CS_fsm_state201 : STD_LOGIC;
  signal ap_CS_fsm_state202 : STD_LOGIC;
  signal ap_CS_fsm_state203 : STD_LOGIC;
  signal ap_CS_fsm_state204 : STD_LOGIC;
  signal ap_CS_fsm_state205 : STD_LOGIC;
  signal ap_CS_fsm_state206 : STD_LOGIC;
  signal ap_CS_fsm_state207 : STD_LOGIC;
  signal ap_CS_fsm_state208 : STD_LOGIC;
  signal ap_CS_fsm_state209 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state210 : STD_LOGIC;
  signal ap_CS_fsm_state211 : STD_LOGIC;
  signal ap_CS_fsm_state212 : STD_LOGIC;
  signal ap_CS_fsm_state213 : STD_LOGIC;
  signal ap_CS_fsm_state214 : STD_LOGIC;
  signal ap_CS_fsm_state215 : STD_LOGIC;
  signal ap_CS_fsm_state216 : STD_LOGIC;
  signal ap_CS_fsm_state217 : STD_LOGIC;
  signal ap_CS_fsm_state218 : STD_LOGIC;
  signal ap_CS_fsm_state219 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state220 : STD_LOGIC;
  signal ap_CS_fsm_state221 : STD_LOGIC;
  signal ap_CS_fsm_state222 : STD_LOGIC;
  signal ap_CS_fsm_state223 : STD_LOGIC;
  signal ap_CS_fsm_state224 : STD_LOGIC;
  signal ap_CS_fsm_state225 : STD_LOGIC;
  signal ap_CS_fsm_state226 : STD_LOGIC;
  signal ap_CS_fsm_state227 : STD_LOGIC;
  signal ap_CS_fsm_state228 : STD_LOGIC;
  signal ap_CS_fsm_state229 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state230 : STD_LOGIC;
  signal ap_CS_fsm_state231 : STD_LOGIC;
  signal ap_CS_fsm_state232 : STD_LOGIC;
  signal ap_CS_fsm_state233 : STD_LOGIC;
  signal ap_CS_fsm_state234 : STD_LOGIC;
  signal ap_CS_fsm_state235 : STD_LOGIC;
  signal ap_CS_fsm_state236 : STD_LOGIC;
  signal ap_CS_fsm_state237 : STD_LOGIC;
  signal ap_CS_fsm_state238 : STD_LOGIC;
  signal ap_CS_fsm_state239 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state240 : STD_LOGIC;
  signal ap_CS_fsm_state241 : STD_LOGIC;
  signal ap_CS_fsm_state242 : STD_LOGIC;
  signal ap_CS_fsm_state243 : STD_LOGIC;
  signal ap_CS_fsm_state244 : STD_LOGIC;
  signal ap_CS_fsm_state245 : STD_LOGIC;
  signal ap_CS_fsm_state246 : STD_LOGIC;
  signal ap_CS_fsm_state247 : STD_LOGIC;
  signal ap_CS_fsm_state248 : STD_LOGIC;
  signal ap_CS_fsm_state249 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state250 : STD_LOGIC;
  signal ap_CS_fsm_state251 : STD_LOGIC;
  signal ap_CS_fsm_state252 : STD_LOGIC;
  signal ap_CS_fsm_state253 : STD_LOGIC;
  signal ap_CS_fsm_state254 : STD_LOGIC;
  signal ap_CS_fsm_state255 : STD_LOGIC;
  signal ap_CS_fsm_state256 : STD_LOGIC;
  signal ap_CS_fsm_state257 : STD_LOGIC;
  signal ap_CS_fsm_state258 : STD_LOGIC;
  signal ap_CS_fsm_state259 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state260 : STD_LOGIC;
  signal ap_CS_fsm_state261 : STD_LOGIC;
  signal ap_CS_fsm_state262 : STD_LOGIC;
  signal ap_CS_fsm_state263 : STD_LOGIC;
  signal ap_CS_fsm_state264 : STD_LOGIC;
  signal ap_CS_fsm_state265 : STD_LOGIC;
  signal ap_CS_fsm_state266 : STD_LOGIC;
  signal ap_CS_fsm_state267 : STD_LOGIC;
  signal ap_CS_fsm_state268 : STD_LOGIC;
  signal ap_CS_fsm_state269 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state270 : STD_LOGIC;
  signal ap_CS_fsm_state271 : STD_LOGIC;
  signal ap_CS_fsm_state272 : STD_LOGIC;
  signal ap_CS_fsm_state273 : STD_LOGIC;
  signal ap_CS_fsm_state274 : STD_LOGIC;
  signal ap_CS_fsm_state275 : STD_LOGIC;
  signal ap_CS_fsm_state276 : STD_LOGIC;
  signal ap_CS_fsm_state277 : STD_LOGIC;
  signal ap_CS_fsm_state278 : STD_LOGIC;
  signal ap_CS_fsm_state279 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state280 : STD_LOGIC;
  signal ap_CS_fsm_state281 : STD_LOGIC;
  signal ap_CS_fsm_state282 : STD_LOGIC;
  signal ap_CS_fsm_state283 : STD_LOGIC;
  signal ap_CS_fsm_state284 : STD_LOGIC;
  signal ap_CS_fsm_state285 : STD_LOGIC;
  signal ap_CS_fsm_state286 : STD_LOGIC;
  signal ap_CS_fsm_state287 : STD_LOGIC;
  signal ap_CS_fsm_state289 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state290 : STD_LOGIC;
  signal ap_CS_fsm_state291 : STD_LOGIC;
  signal ap_CS_fsm_state292 : STD_LOGIC;
  signal ap_CS_fsm_state293 : STD_LOGIC;
  signal ap_CS_fsm_state294 : STD_LOGIC;
  signal ap_CS_fsm_state295 : STD_LOGIC;
  signal ap_CS_fsm_state297 : STD_LOGIC;
  signal ap_CS_fsm_state298 : STD_LOGIC;
  signal ap_CS_fsm_state299 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state300 : STD_LOGIC;
  signal ap_CS_fsm_state301 : STD_LOGIC;
  signal ap_CS_fsm_state303 : STD_LOGIC;
  signal ap_CS_fsm_state304 : STD_LOGIC;
  signal ap_CS_fsm_state305 : STD_LOGIC;
  signal ap_CS_fsm_state306 : STD_LOGIC;
  signal ap_CS_fsm_state307 : STD_LOGIC;
  signal ap_CS_fsm_state308 : STD_LOGIC;
  signal ap_CS_fsm_state309 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state310 : STD_LOGIC;
  signal ap_CS_fsm_state311 : STD_LOGIC;
  signal ap_CS_fsm_state312 : STD_LOGIC;
  signal ap_CS_fsm_state313 : STD_LOGIC;
  signal ap_CS_fsm_state314 : STD_LOGIC;
  signal ap_CS_fsm_state315 : STD_LOGIC;
  signal ap_CS_fsm_state316 : STD_LOGIC;
  signal ap_CS_fsm_state317 : STD_LOGIC;
  signal ap_CS_fsm_state318 : STD_LOGIC;
  signal ap_CS_fsm_state319 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state320 : STD_LOGIC;
  signal ap_CS_fsm_state321 : STD_LOGIC;
  signal ap_CS_fsm_state322 : STD_LOGIC;
  signal ap_CS_fsm_state323 : STD_LOGIC;
  signal ap_CS_fsm_state324 : STD_LOGIC;
  signal ap_CS_fsm_state325 : STD_LOGIC;
  signal ap_CS_fsm_state326 : STD_LOGIC;
  signal ap_CS_fsm_state327 : STD_LOGIC;
  signal ap_CS_fsm_state328 : STD_LOGIC;
  signal ap_CS_fsm_state329 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state330 : STD_LOGIC;
  signal ap_CS_fsm_state331 : STD_LOGIC;
  signal ap_CS_fsm_state332 : STD_LOGIC;
  signal ap_CS_fsm_state333 : STD_LOGIC;
  signal ap_CS_fsm_state334 : STD_LOGIC;
  signal ap_CS_fsm_state335 : STD_LOGIC;
  signal ap_CS_fsm_state336 : STD_LOGIC;
  signal ap_CS_fsm_state337 : STD_LOGIC;
  signal ap_CS_fsm_state338 : STD_LOGIC;
  signal ap_CS_fsm_state339 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state340 : STD_LOGIC;
  signal ap_CS_fsm_state341 : STD_LOGIC;
  signal ap_CS_fsm_state342 : STD_LOGIC;
  signal ap_CS_fsm_state343 : STD_LOGIC;
  signal ap_CS_fsm_state344 : STD_LOGIC;
  signal ap_CS_fsm_state345 : STD_LOGIC;
  signal ap_CS_fsm_state346 : STD_LOGIC;
  signal ap_CS_fsm_state347 : STD_LOGIC;
  signal ap_CS_fsm_state348 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state350 : STD_LOGIC;
  signal ap_CS_fsm_state351 : STD_LOGIC;
  signal ap_CS_fsm_state352 : STD_LOGIC;
  signal ap_CS_fsm_state353 : STD_LOGIC;
  signal ap_CS_fsm_state354 : STD_LOGIC;
  signal ap_CS_fsm_state355 : STD_LOGIC;
  signal ap_CS_fsm_state356 : STD_LOGIC;
  signal ap_CS_fsm_state357 : STD_LOGIC;
  signal ap_CS_fsm_state358 : STD_LOGIC;
  signal ap_CS_fsm_state359 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state360 : STD_LOGIC;
  signal ap_CS_fsm_state361 : STD_LOGIC;
  signal ap_CS_fsm_state362 : STD_LOGIC;
  signal ap_CS_fsm_state363 : STD_LOGIC;
  signal ap_CS_fsm_state364 : STD_LOGIC;
  signal ap_CS_fsm_state365 : STD_LOGIC;
  signal ap_CS_fsm_state366 : STD_LOGIC;
  signal ap_CS_fsm_state367 : STD_LOGIC;
  signal ap_CS_fsm_state368 : STD_LOGIC;
  signal ap_CS_fsm_state369 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state370 : STD_LOGIC;
  signal ap_CS_fsm_state371 : STD_LOGIC;
  signal ap_CS_fsm_state372 : STD_LOGIC;
  signal ap_CS_fsm_state373 : STD_LOGIC;
  signal ap_CS_fsm_state374 : STD_LOGIC;
  signal ap_CS_fsm_state375 : STD_LOGIC;
  signal ap_CS_fsm_state376 : STD_LOGIC;
  signal ap_CS_fsm_state377 : STD_LOGIC;
  signal ap_CS_fsm_state378 : STD_LOGIC;
  signal ap_CS_fsm_state379 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state380 : STD_LOGIC;
  signal ap_CS_fsm_state381 : STD_LOGIC;
  signal ap_CS_fsm_state382 : STD_LOGIC;
  signal ap_CS_fsm_state383 : STD_LOGIC;
  signal ap_CS_fsm_state384 : STD_LOGIC;
  signal ap_CS_fsm_state385 : STD_LOGIC;
  signal ap_CS_fsm_state386 : STD_LOGIC;
  signal ap_CS_fsm_state387 : STD_LOGIC;
  signal ap_CS_fsm_state388 : STD_LOGIC;
  signal ap_CS_fsm_state389 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state390 : STD_LOGIC;
  signal ap_CS_fsm_state391 : STD_LOGIC;
  signal ap_CS_fsm_state392 : STD_LOGIC;
  signal ap_CS_fsm_state393 : STD_LOGIC;
  signal ap_CS_fsm_state394 : STD_LOGIC;
  signal ap_CS_fsm_state395 : STD_LOGIC;
  signal ap_CS_fsm_state396 : STD_LOGIC;
  signal ap_CS_fsm_state397 : STD_LOGIC;
  signal ap_CS_fsm_state398 : STD_LOGIC;
  signal ap_CS_fsm_state399 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state40 : STD_LOGIC;
  signal ap_CS_fsm_state400 : STD_LOGIC;
  signal ap_CS_fsm_state401 : STD_LOGIC;
  signal ap_CS_fsm_state402 : STD_LOGIC;
  signal ap_CS_fsm_state403 : STD_LOGIC;
  signal ap_CS_fsm_state404 : STD_LOGIC;
  signal ap_CS_fsm_state405 : STD_LOGIC;
  signal ap_CS_fsm_state406 : STD_LOGIC;
  signal ap_CS_fsm_state407 : STD_LOGIC;
  signal ap_CS_fsm_state408 : STD_LOGIC;
  signal ap_CS_fsm_state409 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state410 : STD_LOGIC;
  signal ap_CS_fsm_state411 : STD_LOGIC;
  signal ap_CS_fsm_state412 : STD_LOGIC;
  signal ap_CS_fsm_state413 : STD_LOGIC;
  signal ap_CS_fsm_state414 : STD_LOGIC;
  signal ap_CS_fsm_state415 : STD_LOGIC;
  signal ap_CS_fsm_state416 : STD_LOGIC;
  signal ap_CS_fsm_state417 : STD_LOGIC;
  signal ap_CS_fsm_state418 : STD_LOGIC;
  signal ap_CS_fsm_state419 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state420 : STD_LOGIC;
  signal ap_CS_fsm_state421 : STD_LOGIC;
  signal ap_CS_fsm_state422 : STD_LOGIC;
  signal ap_CS_fsm_state424 : STD_LOGIC;
  signal ap_CS_fsm_state425 : STD_LOGIC;
  signal ap_CS_fsm_state426 : STD_LOGIC;
  signal ap_CS_fsm_state427 : STD_LOGIC;
  signal ap_CS_fsm_state428 : STD_LOGIC;
  signal ap_CS_fsm_state429 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state430 : STD_LOGIC;
  signal ap_CS_fsm_state431 : STD_LOGIC;
  signal ap_CS_fsm_state432 : STD_LOGIC;
  signal ap_CS_fsm_state434 : STD_LOGIC;
  signal ap_CS_fsm_state435 : STD_LOGIC;
  signal ap_CS_fsm_state436 : STD_LOGIC;
  signal ap_CS_fsm_state437 : STD_LOGIC;
  signal ap_CS_fsm_state438 : STD_LOGIC;
  signal ap_CS_fsm_state439 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state440 : STD_LOGIC;
  signal ap_CS_fsm_state442 : STD_LOGIC;
  signal ap_CS_fsm_state444 : STD_LOGIC;
  signal ap_CS_fsm_state445 : STD_LOGIC;
  signal ap_CS_fsm_state446 : STD_LOGIC;
  signal ap_CS_fsm_state447 : STD_LOGIC;
  signal ap_CS_fsm_state448 : STD_LOGIC;
  signal ap_CS_fsm_state449 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state450 : STD_LOGIC;
  signal ap_CS_fsm_state451 : STD_LOGIC;
  signal ap_CS_fsm_state452 : STD_LOGIC;
  signal ap_CS_fsm_state453 : STD_LOGIC;
  signal ap_CS_fsm_state454 : STD_LOGIC;
  signal ap_CS_fsm_state455 : STD_LOGIC;
  signal ap_CS_fsm_state456 : STD_LOGIC;
  signal ap_CS_fsm_state457 : STD_LOGIC;
  signal ap_CS_fsm_state458 : STD_LOGIC;
  signal ap_CS_fsm_state459 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state460 : STD_LOGIC;
  signal ap_CS_fsm_state461 : STD_LOGIC;
  signal ap_CS_fsm_state462 : STD_LOGIC;
  signal ap_CS_fsm_state464 : STD_LOGIC;
  signal ap_CS_fsm_state465 : STD_LOGIC;
  signal ap_CS_fsm_state466 : STD_LOGIC;
  signal ap_CS_fsm_state467 : STD_LOGIC;
  signal ap_CS_fsm_state468 : STD_LOGIC;
  signal ap_CS_fsm_state469 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state470 : STD_LOGIC;
  signal ap_CS_fsm_state471 : STD_LOGIC;
  signal ap_CS_fsm_state472 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state49 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state54 : STD_LOGIC;
  signal ap_CS_fsm_state55 : STD_LOGIC;
  signal ap_CS_fsm_state56 : STD_LOGIC;
  signal ap_CS_fsm_state57 : STD_LOGIC;
  signal ap_CS_fsm_state58 : STD_LOGIC;
  signal ap_CS_fsm_state59 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state60 : STD_LOGIC;
  signal ap_CS_fsm_state61 : STD_LOGIC;
  signal ap_CS_fsm_state62 : STD_LOGIC;
  signal ap_CS_fsm_state63 : STD_LOGIC;
  signal ap_CS_fsm_state64 : STD_LOGIC;
  signal ap_CS_fsm_state65 : STD_LOGIC;
  signal ap_CS_fsm_state66 : STD_LOGIC;
  signal ap_CS_fsm_state67 : STD_LOGIC;
  signal ap_CS_fsm_state68 : STD_LOGIC;
  signal ap_CS_fsm_state69 : STD_LOGIC;
  signal ap_CS_fsm_state6_1 : STD_LOGIC;
  signal ap_CS_fsm_state6_12 : STD_LOGIC;
  signal ap_CS_fsm_state6_6 : STD_LOGIC;
  signal ap_CS_fsm_state6_7 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state70 : STD_LOGIC;
  signal ap_CS_fsm_state71 : STD_LOGIC;
  signal ap_CS_fsm_state72 : STD_LOGIC;
  signal ap_CS_fsm_state73 : STD_LOGIC;
  signal ap_CS_fsm_state74 : STD_LOGIC;
  signal ap_CS_fsm_state75 : STD_LOGIC;
  signal ap_CS_fsm_state76 : STD_LOGIC;
  signal ap_CS_fsm_state77 : STD_LOGIC;
  signal ap_CS_fsm_state78 : STD_LOGIC;
  signal ap_CS_fsm_state79 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state80 : STD_LOGIC;
  signal ap_CS_fsm_state81 : STD_LOGIC;
  signal ap_CS_fsm_state82 : STD_LOGIC;
  signal ap_CS_fsm_state83 : STD_LOGIC;
  signal ap_CS_fsm_state84 : STD_LOGIC;
  signal ap_CS_fsm_state85 : STD_LOGIC;
  signal ap_CS_fsm_state86 : STD_LOGIC;
  signal ap_CS_fsm_state87 : STD_LOGIC;
  signal ap_CS_fsm_state88 : STD_LOGIC;
  signal ap_CS_fsm_state89 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state90 : STD_LOGIC;
  signal ap_CS_fsm_state91 : STD_LOGIC;
  signal ap_CS_fsm_state92 : STD_LOGIC;
  signal ap_CS_fsm_state93 : STD_LOGIC;
  signal ap_CS_fsm_state94 : STD_LOGIC;
  signal ap_CS_fsm_state95 : STD_LOGIC;
  signal ap_CS_fsm_state96 : STD_LOGIC;
  signal ap_CS_fsm_state97 : STD_LOGIC;
  signal ap_CS_fsm_state98 : STD_LOGIC;
  signal ap_CS_fsm_state99 : STD_LOGIC;
  signal ap_CS_fsm_state9_2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 471 downto 1 );
  signal ap_return_preg : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \clefia_s0_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clefia_s0_U/q0_reg_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clefia_s0_U/q0_reg_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0 : STD_LOGIC;
  signal clefia_s0_ce0_15 : STD_LOGIC;
  signal clefia_s0_ce0_18 : STD_LOGIC;
  signal clefia_s0_ce0_20 : STD_LOGIC;
  signal clefia_s0_q0 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal clefia_s1_ce0_14 : STD_LOGIC;
  signal clefia_s1_ce0_17 : STD_LOGIC;
  signal clefia_s1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con128_U_n_10 : STD_LOGIC;
  signal con128_U_n_11 : STD_LOGIC;
  signal con128_U_n_12 : STD_LOGIC;
  signal con128_U_n_13 : STD_LOGIC;
  signal con128_U_n_14 : STD_LOGIC;
  signal con128_U_n_15 : STD_LOGIC;
  signal con128_U_n_16 : STD_LOGIC;
  signal con128_U_n_17 : STD_LOGIC;
  signal con128_U_n_18 : STD_LOGIC;
  signal con128_U_n_19 : STD_LOGIC;
  signal con128_U_n_20 : STD_LOGIC;
  signal con128_U_n_8 : STD_LOGIC;
  signal con128_U_n_9 : STD_LOGIC;
  signal con128_ce0 : STD_LOGIC;
  signal con128_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con192_U_n_10 : STD_LOGIC;
  signal con192_U_n_11 : STD_LOGIC;
  signal con192_U_n_12 : STD_LOGIC;
  signal con192_U_n_13 : STD_LOGIC;
  signal con192_U_n_14 : STD_LOGIC;
  signal con192_U_n_15 : STD_LOGIC;
  signal con192_U_n_16 : STD_LOGIC;
  signal con192_U_n_17 : STD_LOGIC;
  signal con192_U_n_18 : STD_LOGIC;
  signal con192_U_n_19 : STD_LOGIC;
  signal con192_U_n_20 : STD_LOGIC;
  signal con192_U_n_21 : STD_LOGIC;
  signal con192_U_n_8 : STD_LOGIC;
  signal con192_U_n_9 : STD_LOGIC;
  signal con192_ce0 : STD_LOGIC;
  signal con192_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con256_U_n_10 : STD_LOGIC;
  signal con256_U_n_11 : STD_LOGIC;
  signal con256_U_n_12 : STD_LOGIC;
  signal con256_U_n_13 : STD_LOGIC;
  signal con256_U_n_14 : STD_LOGIC;
  signal con256_U_n_15 : STD_LOGIC;
  signal con256_U_n_16 : STD_LOGIC;
  signal con256_U_n_17 : STD_LOGIC;
  signal con256_U_n_18 : STD_LOGIC;
  signal con256_U_n_19 : STD_LOGIC;
  signal con256_U_n_20 : STD_LOGIC;
  signal con256_U_n_21 : STD_LOGIC;
  signal con256_U_n_8 : STD_LOGIC;
  signal con256_U_n_9 : STD_LOGIC;
  signal con256_ce0 : STD_LOGIC;
  signal con256_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_2_U_n_0 : STD_LOGIC;
  signal fin_2_U_n_1 : STD_LOGIC;
  signal fin_2_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fin_2_ce0 : STD_LOGIC;
  signal fin_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_3_U_n_0 : STD_LOGIC;
  signal fin_3_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fin_3_ce0 : STD_LOGIC;
  signal fin_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_U_n_0 : STD_LOGIC;
  signal fin_U_n_1 : STD_LOGIC;
  signal fin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_2_U_n_0 : STD_LOGIC;
  signal fout_2_U_n_1 : STD_LOGIC;
  signal fout_2_U_n_10 : STD_LOGIC;
  signal fout_2_U_n_11 : STD_LOGIC;
  signal fout_2_U_n_12 : STD_LOGIC;
  signal fout_2_U_n_13 : STD_LOGIC;
  signal fout_2_U_n_14 : STD_LOGIC;
  signal fout_2_U_n_15 : STD_LOGIC;
  signal fout_2_U_n_16 : STD_LOGIC;
  signal fout_2_U_n_17 : STD_LOGIC;
  signal fout_2_U_n_18 : STD_LOGIC;
  signal fout_2_U_n_19 : STD_LOGIC;
  signal fout_2_U_n_2 : STD_LOGIC;
  signal fout_2_U_n_20 : STD_LOGIC;
  signal fout_2_U_n_21 : STD_LOGIC;
  signal fout_2_U_n_22 : STD_LOGIC;
  signal fout_2_U_n_23 : STD_LOGIC;
  signal fout_2_U_n_24 : STD_LOGIC;
  signal fout_2_U_n_25 : STD_LOGIC;
  signal fout_2_U_n_26 : STD_LOGIC;
  signal fout_2_U_n_27 : STD_LOGIC;
  signal fout_2_U_n_28 : STD_LOGIC;
  signal fout_2_U_n_29 : STD_LOGIC;
  signal fout_2_U_n_3 : STD_LOGIC;
  signal fout_2_U_n_30 : STD_LOGIC;
  signal fout_2_U_n_31 : STD_LOGIC;
  signal fout_2_U_n_32 : STD_LOGIC;
  signal fout_2_U_n_33 : STD_LOGIC;
  signal fout_2_U_n_34 : STD_LOGIC;
  signal fout_2_U_n_4 : STD_LOGIC;
  signal fout_2_U_n_5 : STD_LOGIC;
  signal fout_2_U_n_6 : STD_LOGIC;
  signal fout_2_U_n_7 : STD_LOGIC;
  signal fout_2_U_n_8 : STD_LOGIC;
  signal fout_2_U_n_9 : STD_LOGIC;
  signal fout_2_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fout_2_ce0 : STD_LOGIC;
  signal fout_3_U_n_0 : STD_LOGIC;
  signal fout_3_U_n_1 : STD_LOGIC;
  signal fout_3_U_n_2 : STD_LOGIC;
  signal fout_3_U_n_3 : STD_LOGIC;
  signal fout_3_U_n_4 : STD_LOGIC;
  signal fout_3_U_n_5 : STD_LOGIC;
  signal fout_3_U_n_6 : STD_LOGIC;
  signal fout_3_U_n_7 : STD_LOGIC;
  signal fout_3_U_n_8 : STD_LOGIC;
  signal fout_3_U_n_9 : STD_LOGIC;
  signal fout_3_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fout_3_ce0 : STD_LOGIC;
  signal fout_U_n_0 : STD_LOGIC;
  signal fout_U_n_1 : STD_LOGIC;
  signal fout_U_n_2 : STD_LOGIC;
  signal fout_U_n_3 : STD_LOGIC;
  signal fout_U_n_4 : STD_LOGIC;
  signal fout_U_n_5 : STD_LOGIC;
  signal fout_U_n_6 : STD_LOGIC;
  signal fout_U_n_7 : STD_LOGIC;
  signal fout_U_n_8 : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_114_fu_471_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_114_fu_471_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_n_26 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_n_28 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_n_29 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_n_30 : STD_LOGIC;
  signal grp_ByteCpy_114_fu_471_src_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_114_fu_471_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_115_fu_445_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_1 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_10 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_11 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_12 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_13 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_n_7 : STD_LOGIC;
  signal grp_ByteCpy_115_fu_445_src_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_116_fu_842_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_116_fu_842_n_14 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_842_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_117_fu_366_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_dst_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ByteCpy_118_fu_582_dst_ce0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_78 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_81 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_82 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_83 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_93 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_94 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_95 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_96 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_n_97 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_src_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ByteCpy_118_fu_582_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_118_fu_582_src_offset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteCpy_119_fu_827_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_119_fu_827_dst_ce0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_n_4 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_n_52 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_src_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ByteCpy_119_fu_827_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_827_src_offset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteCpy_120_fu_490_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_dst_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_120_fu_490_dst_ce0 : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_ByteCpy_120_fu_490_n_11 : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_n_4 : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_n_5 : STD_LOGIC;
  signal grp_ByteCpy_120_fu_490_n_6 : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_121_fu_482_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_n_1 : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_n_2 : STD_LOGIC;
  signal grp_ByteCpy_121_fu_482_n_3 : STD_LOGIC;
  signal grp_ByteCpy_fu_344_dst_we0 : STD_LOGIC;
  signal \grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_111_fu_848_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_con128_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_111_fu_848_con128_ce0 : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteXor_111_fu_848_dst_ce0 : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_111_fu_848_n_24 : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_n_25 : STD_LOGIC;
  signal grp_ByteXor_111_fu_848_n_26 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_a_we0 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_ap_start_reg0 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_b_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteXor_112_1_fu_645_b_ce0 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_0 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_14 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_2 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_33 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_34 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_35 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_36 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_37 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_38 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_4 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_41 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_42 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_43 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_44 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_45 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_46 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_47 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_48 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_50 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_51 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_52 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_53 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_54 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_55 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_56 : STD_LOGIC;
  signal grp_ByteXor_112_1_fu_645_n_57 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_ap_ready : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_b_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_112_fu_453_b_ce1 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_dst_address0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal grp_ByteXor_112_fu_453_dst_ce0 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_112_fu_453_n_12 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_13 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_14 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_19 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_27 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_28 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_29 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_32 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_33 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_34 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_4 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_40 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_42 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_51 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_7 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_8 : STD_LOGIC;
  signal grp_ByteXor_112_fu_453_n_9 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_a_offset1 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_ap_start_reg0 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_con256_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal grp_ByteXor_113_fu_597_con256_ce0 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_dst_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_113_fu_597_dst_ce0 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_n_2 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_n_29 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_n_36 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_n_37 : STD_LOGIC;
  signal grp_ByteXor_113_fu_597_n_55 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_ap_start_reg0 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_con192_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal grp_ByteXor_114_fu_741_con192_ce0 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_dst_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_114_fu_741_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_114_fu_741_n_1 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_n_33 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_n_34 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_n_35 : STD_LOGIC;
  signal grp_ByteXor_114_fu_741_n_36 : STD_LOGIC;
  signal \grp_ByteXor_143_fu_146/tmp_reg_224\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ByteXor_fu_165/tmp_reg_224\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ByteXor_fu_165/tmp_reg_224_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_done : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_lk_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDoubleSwap_1_fu_637_n_15 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_19 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_20 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_25 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_26 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_28 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_38 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_39 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_40 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_72 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_73 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_74 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_75 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_76 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_77 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_78 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_79 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_637_n_80 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_ap_done : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_lk_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDoubleSwap_fu_877_lk_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDoubleSwap_fu_877_lk_ce0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_fu_877_lk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDoubleSwap_fu_877_n_10 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_777_n_25 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_n_27 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_n_28 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_rk_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_777_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_777_src_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_777_src_ce0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_done : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_dst_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF0Xor_1_fu_663_n_12 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_14 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_54 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_57 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_78 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_79 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_80 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_81 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_82 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_83 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_84 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_n_85 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_rk_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF0Xor_1_fu_663_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_663_src_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_dst_offset1 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_40 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_42 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_43 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_44 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_45 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_46 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_47 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_n_49 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_rk_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaF0Xor_2_fu_504_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_504_src_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaF0Xor_2_fu_504_src_ce0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_dst_offset1 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_12 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_13 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_15 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_22 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_23 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_24 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_25 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_26 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_27 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_28 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_29 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_3 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_33 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_34 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_75 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_76 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_77 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_78 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_79 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_80 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_81 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_84 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_543_n_86 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_100 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_101 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_102 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_103 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_104 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_105 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_106 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_107 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_108 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_109 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_134 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_135 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_136 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_137 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_138 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_139 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_140 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_142 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_89 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_92 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_98 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_802_n_99 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_dst_offset1 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_10 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_11 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_12 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_13 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_14 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_15 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_16 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_67 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_n_9 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_702_src_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaF1Xor_fu_702_src_ce0 : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_900_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln398_fu_888_p2 : STD_LOGIC;
  signal \icmp_ln398_reg_904[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_reg_904_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln401_fu_894_p2 : STD_LOGIC;
  signal icmp_ln401_reg_908 : STD_LOGIC;
  signal \icmp_ln401_reg_908[0]_i_1_n_0\ : STD_LOGIC;
  signal idx_fu_30_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal idx_fu_32_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal idx_fu_34_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal idx_fu_36_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal idx_fu_36_reg_0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal lk_1_U_n_1 : STD_LOGIC;
  signal lk_1_U_n_2 : STD_LOGIC;
  signal lk_1_U_n_3 : STD_LOGIC;
  signal lk_1_U_n_4 : STD_LOGIC;
  signal lk_1_U_n_5 : STD_LOGIC;
  signal lk_1_U_n_6 : STD_LOGIC;
  signal lk_1_U_n_7 : STD_LOGIC;
  signal lk_1_U_n_8 : STD_LOGIC;
  signal lk_1_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lk_1_ce0 : STD_LOGIC;
  signal lk_1_ce1 : STD_LOGIC;
  signal lk_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_2_U_n_0 : STD_LOGIC;
  signal lk_2_U_n_1 : STD_LOGIC;
  signal lk_2_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lk_2_ce0 : STD_LOGIC;
  signal lk_2_ce1 : STD_LOGIC;
  signal lk_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_U_n_0 : STD_LOGIC;
  signal lk_U_n_17 : STD_LOGIC;
  signal lk_U_n_26 : STD_LOGIC;
  signal lk_U_n_27 : STD_LOGIC;
  signal lk_U_n_28 : STD_LOGIC;
  signal lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lk_ce0 : STD_LOGIC;
  signal lk_ce1 : STD_LOGIC;
  signal lk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_13__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_31__0_n_0\ : STD_LOGIC;
  signal q0_reg_i_31_n_0 : STD_LOGIC;
  signal \q0_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_33__0_n_0\ : STD_LOGIC;
  signal q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_107_n_0 : STD_LOGIC;
  signal ram_reg_i_109_n_0 : STD_LOGIC;
  signal ram_reg_i_119_n_0 : STD_LOGIC;
  signal ram_reg_i_123_n_0 : STD_LOGIC;
  signal ram_reg_i_133_n_0 : STD_LOGIC;
  signal ram_reg_i_134_n_0 : STD_LOGIC;
  signal ram_reg_i_135_n_0 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_70_n_0 : STD_LOGIC;
  signal \retval_0_reg_425_reg_n_0_[2]\ : STD_LOGIC;
  signal \retval_0_reg_425_reg_n_0_[3]\ : STD_LOGIC;
  signal \retval_0_reg_425_reg_n_0_[4]\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal skey256_U_n_16 : STD_LOGIC;
  signal skey256_U_n_17 : STD_LOGIC;
  signal skey256_U_n_26 : STD_LOGIC;
  signal skey256_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal skey256_ce1 : STD_LOGIC;
  signal skey256_d0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal skey256_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal skey256_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal skey256_we0 : STD_LOGIC;
  signal skey_U_n_0 : STD_LOGIC;
  signal skey_U_n_1 : STD_LOGIC;
  signal skey_U_n_10 : STD_LOGIC;
  signal skey_U_n_11 : STD_LOGIC;
  signal skey_U_n_12 : STD_LOGIC;
  signal skey_U_n_13 : STD_LOGIC;
  signal skey_U_n_14 : STD_LOGIC;
  signal skey_U_n_15 : STD_LOGIC;
  signal skey_U_n_16 : STD_LOGIC;
  signal skey_U_n_17 : STD_LOGIC;
  signal skey_U_n_18 : STD_LOGIC;
  signal skey_U_n_19 : STD_LOGIC;
  signal skey_U_n_2 : STD_LOGIC;
  signal skey_U_n_20 : STD_LOGIC;
  signal skey_U_n_21 : STD_LOGIC;
  signal skey_U_n_22 : STD_LOGIC;
  signal skey_U_n_23 : STD_LOGIC;
  signal skey_U_n_24 : STD_LOGIC;
  signal skey_U_n_25 : STD_LOGIC;
  signal skey_U_n_26 : STD_LOGIC;
  signal skey_U_n_27 : STD_LOGIC;
  signal skey_U_n_3 : STD_LOGIC;
  signal skey_U_n_4 : STD_LOGIC;
  signal skey_U_n_5 : STD_LOGIC;
  signal skey_U_n_6 : STD_LOGIC;
  signal skey_U_n_7 : STD_LOGIC;
  signal skey_U_n_8 : STD_LOGIC;
  signal skey_U_n_9 : STD_LOGIC;
  signal skey_ce0 : STD_LOGIC;
  signal skey_ce1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__10\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \ap_CS_fsm[171]_i_3\ : label is "soft_lutpair474";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[100]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[101]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[102]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[103]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[104]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[105]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[106]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[107]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[108]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[109]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[110]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[111]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[112]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[113]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[114]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[115]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[116]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[117]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[118]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[119]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[120]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[121]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[122]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[123]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[124]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[125]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[126]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[127]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[128]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[129]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[130]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[131]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[132]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[133]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[134]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[135]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[136]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[137]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[138]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[139]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[140]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[141]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[142]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[143]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[144]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[145]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[146]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[147]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[148]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[149]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[150]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[151]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[152]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[153]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[154]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[155]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[156]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[157]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[158]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[159]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[160]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[161]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[162]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[163]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[164]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[165]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[166]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[167]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[168]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[169]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[170]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[171]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[172]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[173]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[174]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[175]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[176]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[177]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[178]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[179]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[180]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[181]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[182]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[183]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[184]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[185]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[186]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[187]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[188]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[189]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[190]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[191]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[192]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[193]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[194]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[195]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[196]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[197]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[198]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[199]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[200]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[201]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[202]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[203]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[204]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[205]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[206]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[207]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[208]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[209]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[210]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[211]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[212]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[213]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[214]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[215]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[216]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[217]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[218]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[219]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[220]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[221]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[222]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[223]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[224]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[225]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[226]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[227]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[228]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[229]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[230]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[231]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[232]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[233]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[234]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[235]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[236]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[237]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[238]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[239]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[240]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[241]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[242]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[243]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[244]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[245]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[246]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[247]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[248]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[249]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[250]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[251]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[252]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[253]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[254]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[255]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[256]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[257]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[258]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[259]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[260]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[261]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[262]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[263]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[264]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[265]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[266]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[267]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[268]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[269]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[270]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[271]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[272]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[273]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[274]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[275]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[276]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[277]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[278]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[279]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[280]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[281]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[282]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[283]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[284]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[285]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[286]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[287]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[288]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[289]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[290]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[291]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[292]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[293]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[294]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[295]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[296]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[297]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[298]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[299]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[300]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[301]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[302]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[303]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[304]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[305]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[306]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[307]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[308]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[309]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[310]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[311]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[312]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[313]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[314]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[315]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[316]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[317]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[318]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[319]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[320]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[321]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[322]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[323]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[324]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[325]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[326]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[327]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[328]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[329]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[330]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[331]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[332]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[333]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[334]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[335]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[336]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[337]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[338]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[339]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[340]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[341]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[342]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[343]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[344]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[345]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[346]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[347]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[348]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[349]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[350]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[351]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[352]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[353]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[354]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[355]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[356]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[357]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[358]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[359]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[360]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[361]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[362]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[363]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[364]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[365]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[366]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[367]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[368]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[369]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[370]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[371]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[372]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[373]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[374]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[375]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[376]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[377]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[378]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[379]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[380]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[381]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[382]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[383]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[384]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[385]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[386]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[387]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[388]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[389]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[390]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[391]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[392]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[393]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[394]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[395]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[396]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[397]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[398]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[399]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[400]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[401]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[402]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[403]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[404]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[405]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[406]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[407]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[408]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[409]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[410]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[411]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[412]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[413]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[414]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[415]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[416]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[417]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[418]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[419]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[420]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[421]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[422]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[423]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[424]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[425]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[426]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[427]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[428]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[429]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[430]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[431]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[432]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[433]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[434]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[435]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[436]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[437]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[438]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[439]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[440]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[441]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[442]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[443]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[444]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[445]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[446]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[447]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[448]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[449]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[450]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[451]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[452]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[453]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[454]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[455]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[456]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[457]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[458]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[459]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[460]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[461]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[462]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[463]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[464]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[465]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[466]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[467]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[468]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[469]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[470]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[471]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[85]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[86]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[87]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[88]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[89]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[90]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[91]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[92]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[93]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[94]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[95]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[96]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[97]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[98]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[99]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteXor_112_1_fu_645_ap_start_reg_i_2 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \icmp_ln398_reg_904[0]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of ram_reg_i_134 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \ram_reg_i_50__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ram_reg_i_51__1\ : label is "soft_lutpair475";
begin
  \ap_CS_fsm_reg[171]_0\(0) <= \^ap_cs_fsm_reg[171]_0\(0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\ap_CS_fsm[0]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \icmp_ln398_reg_904_reg_n_0_[0]\,
      I1 => icmp_ln401_reg_908,
      I2 => \icmp_ln395_reg_900_reg_n_0_[0]\,
      O => \ap_CS_fsm[0]_i_2__10_n_0\
    );
\ap_CS_fsm[171]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_2_n_0\,
      I1 => \ap_CS_fsm[171]_i_6_n_0\,
      I2 => \ap_CS_fsm[171]_i_7_n_0\,
      I3 => \ap_CS_fsm[341]_i_3_n_0\,
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(6),
      I5 => \icmp_ln395_reg_900[0]_i_7_0\(1),
      O => icmp_ln401_fu_894_p2
    );
\ap_CS_fsm[171]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => icmp_ln398_fu_888_p2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_CS_fsm[341]_i_2_n_0\,
      I3 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      O => \ap_CS_fsm[171]_i_3_n_0\
    );
\ap_CS_fsm[171]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(3),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(2),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(5),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(4),
      O => \ap_CS_fsm[171]_i_6_n_0\
    );
\ap_CS_fsm[171]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(10),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(11),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(9),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(7),
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(8),
      I5 => \icmp_ln395_reg_900[0]_i_7_0\(0),
      O => \ap_CS_fsm[171]_i_7_n_0\
    );
\ap_CS_fsm[172]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[172]_i_3_n_0\,
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(26),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(25),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(24),
      I4 => \ap_CS_fsm[172]_i_4_n_0\,
      I5 => \ap_CS_fsm[172]_i_5_n_0\,
      O => icmp_ln398_fu_888_p2
    );
\ap_CS_fsm[172]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(31),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(30),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(20),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(27),
      I4 => \ap_CS_fsm[341]_i_3_n_0\,
      O => \ap_CS_fsm[172]_i_3_n_0\
    );
\ap_CS_fsm[172]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(28),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(19),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(29),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(18),
      I4 => \ap_CS_fsm[172]_i_6_n_0\,
      I5 => \icmp_ln395_reg_900[0]_i_3_n_0\,
      O => \ap_CS_fsm[172]_i_4_n_0\
    );
\ap_CS_fsm[172]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_5_n_0\,
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(1),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(6),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(23),
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(22),
      I5 => \icmp_ln395_reg_900[0]_i_7_0\(21),
      O => \ap_CS_fsm[172]_i_5_n_0\
    );
\ap_CS_fsm[172]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(16),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(17),
      O => \ap_CS_fsm[172]_i_6_n_0\
    );
\ap_CS_fsm[341]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_3_n_0\,
      I1 => \ap_CS_fsm[341]_i_3_n_0\,
      I2 => \ap_CS_fsm[341]_i_4_n_0\,
      I3 => \icmp_ln395_reg_900[0]_i_2_n_0\,
      O => \ap_CS_fsm[341]_i_2_n_0\
    );
\ap_CS_fsm[341]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(13),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(12),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(15),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(14),
      O => \ap_CS_fsm[341]_i_3_n_0\
    );
\ap_CS_fsm[341]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(1),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(7),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(2),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(3),
      I4 => \ap_CS_fsm[341]_i_5_n_0\,
      O => \ap_CS_fsm[341]_i_4_n_0\
    );
\ap_CS_fsm[341]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(5),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(4),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(0),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(6),
      O => \ap_CS_fsm[341]_i_5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[171]_0\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(100),
      Q => ap_CS_fsm_state101,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(101),
      Q => ap_CS_fsm_state102,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(102),
      Q => ap_CS_fsm_state103,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(103),
      Q => ap_CS_fsm_state104,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(104),
      Q => ap_CS_fsm_state105,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(105),
      Q => ap_CS_fsm_state106,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(106),
      Q => \ap_CS_fsm_reg_n_0_[106]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(107),
      Q => ap_CS_fsm_state108,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(108),
      Q => ap_CS_fsm_state109,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(109),
      Q => ap_CS_fsm_state110,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(110),
      Q => ap_CS_fsm_state111,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(111),
      Q => ap_CS_fsm_state112,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(112),
      Q => ap_CS_fsm_state113,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(113),
      Q => ap_CS_fsm_state114,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(114),
      Q => ap_CS_fsm_state115,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(115),
      Q => ap_CS_fsm_state116,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(116),
      Q => \ap_CS_fsm_reg_n_0_[116]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(117),
      Q => ap_CS_fsm_state118,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(118),
      Q => ap_CS_fsm_state119,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(119),
      Q => ap_CS_fsm_state120,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(120),
      Q => ap_CS_fsm_state121,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(121),
      Q => ap_CS_fsm_state122,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(122),
      Q => \ap_CS_fsm_reg_n_0_[122]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(123),
      Q => ap_CS_fsm_state124,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(124),
      Q => ap_CS_fsm_state125,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(125),
      Q => ap_CS_fsm_state126,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(126),
      Q => ap_CS_fsm_state127,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(127),
      Q => ap_CS_fsm_state128,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(128),
      Q => ap_CS_fsm_state129,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(129),
      Q => ap_CS_fsm_state130,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(130),
      Q => ap_CS_fsm_state131,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(131),
      Q => ap_CS_fsm_state132,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(132),
      Q => ap_CS_fsm_state133,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(133),
      Q => ap_CS_fsm_state134,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(134),
      Q => ap_CS_fsm_state135,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(135),
      Q => ap_CS_fsm_state136,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(136),
      Q => ap_CS_fsm_state137,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(137),
      Q => ap_CS_fsm_state138,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(138),
      Q => ap_CS_fsm_state139,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(139),
      Q => ap_CS_fsm_state140,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(140),
      Q => ap_CS_fsm_state141,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(141),
      Q => ap_CS_fsm_state142,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(142),
      Q => ap_CS_fsm_state143,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(143),
      Q => ap_CS_fsm_state144,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(144),
      Q => ap_CS_fsm_state145,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(145),
      Q => ap_CS_fsm_state146,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(146),
      Q => ap_CS_fsm_state147,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(147),
      Q => ap_CS_fsm_state148,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(148),
      Q => ap_CS_fsm_state149,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(149),
      Q => ap_CS_fsm_state150,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(150),
      Q => \ap_CS_fsm_reg_n_0_[150]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(151),
      Q => ap_CS_fsm_state152,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(152),
      Q => ap_CS_fsm_state153,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(153),
      Q => ap_CS_fsm_state154,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(154),
      Q => ap_CS_fsm_state155,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(155),
      Q => ap_CS_fsm_state156,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(156),
      Q => ap_CS_fsm_state157,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(157),
      Q => ap_CS_fsm_state158,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(158),
      Q => ap_CS_fsm_state159,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(159),
      Q => ap_CS_fsm_state160,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(160),
      Q => ap_CS_fsm_state161,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(161),
      Q => ap_CS_fsm_state162,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(162),
      Q => ap_CS_fsm_state163,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(163),
      Q => ap_CS_fsm_state164,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(164),
      Q => ap_CS_fsm_state165,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(165),
      Q => ap_CS_fsm_state166,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(166),
      Q => ap_CS_fsm_state167,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(167),
      Q => ap_CS_fsm_state168,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(168),
      Q => \ap_CS_fsm_reg_n_0_[168]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(169),
      Q => ap_CS_fsm_state170,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(170),
      Q => \ap_CS_fsm_reg_n_0_[170]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(171),
      Q => ap_CS_fsm_state172,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(172),
      Q => ap_CS_fsm_state173,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(173),
      Q => ap_CS_fsm_state174,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state174,
      Q => ap_CS_fsm_state175,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state175,
      Q => ap_CS_fsm_state176,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state176,
      Q => ap_CS_fsm_state177,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state177,
      Q => ap_CS_fsm_state178,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(178),
      Q => ap_CS_fsm_state179,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(179),
      Q => ap_CS_fsm_state180,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(180),
      Q => ap_CS_fsm_state181,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(181),
      Q => ap_CS_fsm_state182,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(182),
      Q => ap_CS_fsm_state183,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(183),
      Q => ap_CS_fsm_state184,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(184),
      Q => ap_CS_fsm_state185,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(185),
      Q => ap_CS_fsm_state186,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(186),
      Q => ap_CS_fsm_state187,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(187),
      Q => ap_CS_fsm_state188,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(188),
      Q => ap_CS_fsm_state189,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(189),
      Q => ap_CS_fsm_state190,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(190),
      Q => ap_CS_fsm_state191,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(191),
      Q => ap_CS_fsm_state192,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(192),
      Q => ap_CS_fsm_state193,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(193),
      Q => \ap_CS_fsm_reg_n_0_[193]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(194),
      Q => ap_CS_fsm_state195,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(195),
      Q => ap_CS_fsm_state196,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(196),
      Q => ap_CS_fsm_state197,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(197),
      Q => ap_CS_fsm_state198,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(198),
      Q => ap_CS_fsm_state199,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(199),
      Q => ap_CS_fsm_state200,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(200),
      Q => ap_CS_fsm_state201,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(201),
      Q => ap_CS_fsm_state202,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(202),
      Q => ap_CS_fsm_state203,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(203),
      Q => ap_CS_fsm_state204,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(204),
      Q => ap_CS_fsm_state205,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(205),
      Q => ap_CS_fsm_state206,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(206),
      Q => ap_CS_fsm_state207,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(207),
      Q => ap_CS_fsm_state208,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(208),
      Q => ap_CS_fsm_state209,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(209),
      Q => ap_CS_fsm_state210,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(210),
      Q => ap_CS_fsm_state211,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(211),
      Q => ap_CS_fsm_state212,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(212),
      Q => ap_CS_fsm_state213,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(213),
      Q => ap_CS_fsm_state214,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(214),
      Q => ap_CS_fsm_state215,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(215),
      Q => ap_CS_fsm_state216,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(216),
      Q => ap_CS_fsm_state217,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(217),
      Q => ap_CS_fsm_state218,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(218),
      Q => ap_CS_fsm_state219,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(219),
      Q => ap_CS_fsm_state220,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(220),
      Q => ap_CS_fsm_state221,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(221),
      Q => ap_CS_fsm_state222,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(222),
      Q => ap_CS_fsm_state223,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(223),
      Q => ap_CS_fsm_state224,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(224),
      Q => ap_CS_fsm_state225,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(225),
      Q => ap_CS_fsm_state226,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(226),
      Q => ap_CS_fsm_state227,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(227),
      Q => ap_CS_fsm_state228,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(228),
      Q => ap_CS_fsm_state229,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(229),
      Q => ap_CS_fsm_state230,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(230),
      Q => ap_CS_fsm_state231,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(231),
      Q => ap_CS_fsm_state232,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(232),
      Q => ap_CS_fsm_state233,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(233),
      Q => ap_CS_fsm_state234,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(234),
      Q => ap_CS_fsm_state235,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(235),
      Q => ap_CS_fsm_state236,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(236),
      Q => ap_CS_fsm_state237,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(237),
      Q => ap_CS_fsm_state238,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(238),
      Q => ap_CS_fsm_state239,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(239),
      Q => ap_CS_fsm_state240,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(240),
      Q => ap_CS_fsm_state241,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(241),
      Q => ap_CS_fsm_state242,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(242),
      Q => ap_CS_fsm_state243,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(243),
      Q => ap_CS_fsm_state244,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(244),
      Q => ap_CS_fsm_state245,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(245),
      Q => ap_CS_fsm_state246,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(246),
      Q => ap_CS_fsm_state247,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(247),
      Q => ap_CS_fsm_state248,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(248),
      Q => ap_CS_fsm_state249,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(249),
      Q => ap_CS_fsm_state250,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(250),
      Q => ap_CS_fsm_state251,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(251),
      Q => ap_CS_fsm_state252,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(252),
      Q => ap_CS_fsm_state253,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(253),
      Q => ap_CS_fsm_state254,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(254),
      Q => ap_CS_fsm_state255,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(255),
      Q => ap_CS_fsm_state256,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(256),
      Q => ap_CS_fsm_state257,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[257]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(257),
      Q => ap_CS_fsm_state258,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[258]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(258),
      Q => ap_CS_fsm_state259,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[259]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(259),
      Q => ap_CS_fsm_state260,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[260]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(260),
      Q => ap_CS_fsm_state261,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[261]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(261),
      Q => ap_CS_fsm_state262,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[262]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(262),
      Q => ap_CS_fsm_state263,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[263]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(263),
      Q => ap_CS_fsm_state264,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[264]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(264),
      Q => ap_CS_fsm_state265,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[265]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(265),
      Q => ap_CS_fsm_state266,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[266]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(266),
      Q => ap_CS_fsm_state267,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[267]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(267),
      Q => ap_CS_fsm_state268,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[268]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(268),
      Q => ap_CS_fsm_state269,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[269]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(269),
      Q => ap_CS_fsm_state270,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state27,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[270]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(270),
      Q => ap_CS_fsm_state271,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[271]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(271),
      Q => ap_CS_fsm_state272,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[272]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(272),
      Q => ap_CS_fsm_state273,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[273]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(273),
      Q => ap_CS_fsm_state274,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[274]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(274),
      Q => ap_CS_fsm_state275,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[275]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(275),
      Q => ap_CS_fsm_state276,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[276]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(276),
      Q => ap_CS_fsm_state277,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[277]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(277),
      Q => ap_CS_fsm_state278,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[278]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(278),
      Q => ap_CS_fsm_state279,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[279]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(279),
      Q => ap_CS_fsm_state280,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[280]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(280),
      Q => ap_CS_fsm_state281,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[281]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(281),
      Q => ap_CS_fsm_state282,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[282]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(282),
      Q => ap_CS_fsm_state283,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[283]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(283),
      Q => ap_CS_fsm_state284,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[284]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(284),
      Q => ap_CS_fsm_state285,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[285]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(285),
      Q => ap_CS_fsm_state286,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[286]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(286),
      Q => ap_CS_fsm_state287,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[287]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(287),
      Q => \ap_CS_fsm_reg_n_0_[287]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[288]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(288),
      Q => ap_CS_fsm_state289,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[289]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(289),
      Q => ap_CS_fsm_state290,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => ap_CS_fsm_state29,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[290]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(290),
      Q => ap_CS_fsm_state291,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[291]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(291),
      Q => ap_CS_fsm_state292,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[292]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(292),
      Q => ap_CS_fsm_state293,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[293]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(293),
      Q => ap_CS_fsm_state294,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[294]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(294),
      Q => ap_CS_fsm_state295,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[295]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(295),
      Q => \ap_CS_fsm_reg_n_0_[295]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[296]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(296),
      Q => ap_CS_fsm_state297,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[297]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(297),
      Q => ap_CS_fsm_state298,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[298]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(298),
      Q => ap_CS_fsm_state299,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[299]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(299),
      Q => ap_CS_fsm_state300,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[300]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(300),
      Q => ap_CS_fsm_state301,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[301]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(301),
      Q => \ap_CS_fsm_reg_n_0_[301]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[302]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(302),
      Q => ap_CS_fsm_state303,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[303]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(303),
      Q => ap_CS_fsm_state304,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[304]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(304),
      Q => ap_CS_fsm_state305,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[305]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(305),
      Q => ap_CS_fsm_state306,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[306]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(306),
      Q => ap_CS_fsm_state307,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[307]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(307),
      Q => ap_CS_fsm_state308,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[308]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(308),
      Q => ap_CS_fsm_state309,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[309]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(309),
      Q => ap_CS_fsm_state310,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[310]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(310),
      Q => ap_CS_fsm_state311,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[311]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(311),
      Q => ap_CS_fsm_state312,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[312]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(312),
      Q => ap_CS_fsm_state313,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[313]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_1_fu_645_n_14,
      Q => ap_CS_fsm_state314,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[314]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(314),
      Q => ap_CS_fsm_state315,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[315]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(315),
      Q => ap_CS_fsm_state316,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[316]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(316),
      Q => ap_CS_fsm_state317,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[317]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(317),
      Q => ap_CS_fsm_state318,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[318]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(318),
      Q => ap_CS_fsm_state319,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[319]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(319),
      Q => ap_CS_fsm_state320,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[320]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(320),
      Q => ap_CS_fsm_state321,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[321]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(321),
      Q => ap_CS_fsm_state322,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[322]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(322),
      Q => ap_CS_fsm_state323,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[323]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(323),
      Q => ap_CS_fsm_state324,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[324]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(324),
      Q => ap_CS_fsm_state325,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[325]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(325),
      Q => ap_CS_fsm_state326,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[326]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(326),
      Q => ap_CS_fsm_state327,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[327]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(327),
      Q => ap_CS_fsm_state328,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[328]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(328),
      Q => ap_CS_fsm_state329,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[329]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(329),
      Q => ap_CS_fsm_state330,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[330]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(330),
      Q => ap_CS_fsm_state331,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[331]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(331),
      Q => ap_CS_fsm_state332,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[332]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(332),
      Q => ap_CS_fsm_state333,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[333]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(333),
      Q => ap_CS_fsm_state334,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[334]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(334),
      Q => ap_CS_fsm_state335,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[335]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(335),
      Q => ap_CS_fsm_state336,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[336]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(336),
      Q => ap_CS_fsm_state337,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[337]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(337),
      Q => ap_CS_fsm_state338,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[338]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(338),
      Q => ap_CS_fsm_state339,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[339]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(339),
      Q => ap_CS_fsm_state340,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[340]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(340),
      Q => ap_CS_fsm_state341,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[341]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(341),
      Q => ap_CS_fsm_state342,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[342]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(342),
      Q => ap_CS_fsm_state343,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[343]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(343),
      Q => ap_CS_fsm_state344,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[344]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(344),
      Q => ap_CS_fsm_state345,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[345]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(345),
      Q => ap_CS_fsm_state346,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[346]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(346),
      Q => ap_CS_fsm_state347,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[347]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(347),
      Q => ap_CS_fsm_state348,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[348]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(348),
      Q => \ap_CS_fsm_reg_n_0_[348]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[349]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(349),
      Q => ap_CS_fsm_state350,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state35,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[350]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(350),
      Q => ap_CS_fsm_state351,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[351]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(351),
      Q => ap_CS_fsm_state352,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[352]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(352),
      Q => ap_CS_fsm_state353,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[353]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(353),
      Q => ap_CS_fsm_state354,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[354]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(354),
      Q => ap_CS_fsm_state355,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[355]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(355),
      Q => ap_CS_fsm_state356,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[356]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(356),
      Q => ap_CS_fsm_state357,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[357]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(357),
      Q => ap_CS_fsm_state358,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[358]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(358),
      Q => ap_CS_fsm_state359,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[359]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(359),
      Q => ap_CS_fsm_state360,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[360]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(360),
      Q => ap_CS_fsm_state361,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[361]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(361),
      Q => ap_CS_fsm_state362,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[362]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(362),
      Q => ap_CS_fsm_state363,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[363]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(363),
      Q => ap_CS_fsm_state364,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[364]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(364),
      Q => ap_CS_fsm_state365,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[365]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(365),
      Q => ap_CS_fsm_state366,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[366]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(366),
      Q => ap_CS_fsm_state367,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[367]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(367),
      Q => ap_CS_fsm_state368,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[368]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(368),
      Q => ap_CS_fsm_state369,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[369]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(369),
      Q => ap_CS_fsm_state370,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => ap_CS_fsm_state37,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[370]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(370),
      Q => ap_CS_fsm_state371,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[371]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(371),
      Q => ap_CS_fsm_state372,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[372]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(372),
      Q => ap_CS_fsm_state373,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[373]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(373),
      Q => ap_CS_fsm_state374,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[374]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(374),
      Q => ap_CS_fsm_state375,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[375]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(375),
      Q => ap_CS_fsm_state376,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[376]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(376),
      Q => ap_CS_fsm_state377,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[377]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(377),
      Q => ap_CS_fsm_state378,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[378]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(378),
      Q => ap_CS_fsm_state379,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[379]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(379),
      Q => ap_CS_fsm_state380,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[380]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(380),
      Q => ap_CS_fsm_state381,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[381]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(381),
      Q => ap_CS_fsm_state382,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[382]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(382),
      Q => ap_CS_fsm_state383,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[383]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(383),
      Q => ap_CS_fsm_state384,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[384]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(384),
      Q => ap_CS_fsm_state385,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[385]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(385),
      Q => ap_CS_fsm_state386,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[386]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(386),
      Q => ap_CS_fsm_state387,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[387]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(387),
      Q => ap_CS_fsm_state388,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[388]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(388),
      Q => ap_CS_fsm_state389,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[389]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(389),
      Q => ap_CS_fsm_state390,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[390]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(390),
      Q => ap_CS_fsm_state391,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[391]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(391),
      Q => ap_CS_fsm_state392,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[392]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(392),
      Q => ap_CS_fsm_state393,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[393]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(393),
      Q => ap_CS_fsm_state394,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[394]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(394),
      Q => ap_CS_fsm_state395,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[395]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(395),
      Q => ap_CS_fsm_state396,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[396]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(396),
      Q => ap_CS_fsm_state397,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[397]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(397),
      Q => ap_CS_fsm_state398,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[398]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(398),
      Q => ap_CS_fsm_state399,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[399]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(399),
      Q => ap_CS_fsm_state400,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => ap_CS_fsm_state40,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[400]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(400),
      Q => ap_CS_fsm_state401,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[401]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(401),
      Q => ap_CS_fsm_state402,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[402]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(402),
      Q => ap_CS_fsm_state403,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[403]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(403),
      Q => ap_CS_fsm_state404,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[404]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(404),
      Q => ap_CS_fsm_state405,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[405]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(405),
      Q => ap_CS_fsm_state406,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[406]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(406),
      Q => ap_CS_fsm_state407,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[407]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(407),
      Q => ap_CS_fsm_state408,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[408]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(408),
      Q => ap_CS_fsm_state409,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[409]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(409),
      Q => ap_CS_fsm_state410,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_state41,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[410]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(410),
      Q => ap_CS_fsm_state411,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[411]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(411),
      Q => ap_CS_fsm_state412,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[412]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(412),
      Q => ap_CS_fsm_state413,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[413]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(413),
      Q => ap_CS_fsm_state414,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[414]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(414),
      Q => ap_CS_fsm_state415,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[415]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(415),
      Q => ap_CS_fsm_state416,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[416]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(416),
      Q => ap_CS_fsm_state417,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[417]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(417),
      Q => ap_CS_fsm_state418,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[418]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(418),
      Q => ap_CS_fsm_state419,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[419]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(419),
      Q => ap_CS_fsm_state420,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state42,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[420]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(420),
      Q => ap_CS_fsm_state421,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[421]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(421),
      Q => ap_CS_fsm_state422,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[422]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(422),
      Q => \ap_CS_fsm_reg_n_0_[422]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[423]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(423),
      Q => ap_CS_fsm_state424,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[424]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(424),
      Q => ap_CS_fsm_state425,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[425]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(425),
      Q => ap_CS_fsm_state426,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[426]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(426),
      Q => ap_CS_fsm_state427,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[427]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(427),
      Q => ap_CS_fsm_state428,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[428]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(428),
      Q => ap_CS_fsm_state429,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[429]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(429),
      Q => ap_CS_fsm_state430,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_state43,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[430]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(430),
      Q => ap_CS_fsm_state431,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[431]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(431),
      Q => ap_CS_fsm_state432,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[432]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(432),
      Q => \ap_CS_fsm_reg_n_0_[432]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[433]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(433),
      Q => ap_CS_fsm_state434,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[434]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(434),
      Q => ap_CS_fsm_state435,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[435]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(435),
      Q => ap_CS_fsm_state436,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[436]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(436),
      Q => ap_CS_fsm_state437,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[437]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(437),
      Q => ap_CS_fsm_state438,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[438]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(438),
      Q => ap_CS_fsm_state439,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[439]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(439),
      Q => ap_CS_fsm_state440,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => ap_CS_fsm_state44,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[440]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(440),
      Q => \ap_CS_fsm_reg_n_0_[440]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[441]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(441),
      Q => ap_CS_fsm_state442,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[442]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(442),
      Q => \ap_CS_fsm_reg_n_0_[442]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[443]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(443),
      Q => ap_CS_fsm_state444,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[444]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(444),
      Q => ap_CS_fsm_state445,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[445]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(445),
      Q => ap_CS_fsm_state446,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[446]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(446),
      Q => ap_CS_fsm_state447,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[447]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(447),
      Q => ap_CS_fsm_state448,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[448]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(448),
      Q => ap_CS_fsm_state449,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[449]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(449),
      Q => ap_CS_fsm_state450,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => ap_CS_fsm_state45,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[450]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(450),
      Q => ap_CS_fsm_state451,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[451]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(451),
      Q => ap_CS_fsm_state452,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[452]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_1_fu_645_n_4,
      Q => ap_CS_fsm_state453,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[453]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(453),
      Q => ap_CS_fsm_state454,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[454]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(454),
      Q => ap_CS_fsm_state455,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[455]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(455),
      Q => ap_CS_fsm_state456,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[456]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(456),
      Q => ap_CS_fsm_state457,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[457]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(457),
      Q => ap_CS_fsm_state458,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[458]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(458),
      Q => ap_CS_fsm_state459,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[459]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(459),
      Q => ap_CS_fsm_state460,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(45),
      Q => ap_CS_fsm_state46,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[460]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_1_fu_645_n_2,
      Q => ap_CS_fsm_state461,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[461]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(461),
      Q => ap_CS_fsm_state462,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[462]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(462),
      Q => \ap_CS_fsm_reg_n_0_[462]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[463]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(463),
      Q => ap_CS_fsm_state464,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[464]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(464),
      Q => ap_CS_fsm_state465,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[465]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(465),
      Q => ap_CS_fsm_state466,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[466]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(466),
      Q => ap_CS_fsm_state467,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[467]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(467),
      Q => ap_CS_fsm_state468,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[468]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_1_fu_645_n_0,
      Q => ap_CS_fsm_state469,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[469]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(469),
      Q => ap_CS_fsm_state470,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(46),
      Q => ap_CS_fsm_state47,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[470]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(470),
      Q => ap_CS_fsm_state471,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[471]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(471),
      Q => ap_CS_fsm_state472,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(47),
      Q => ap_CS_fsm_state48,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(48),
      Q => ap_CS_fsm_state49,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_state50,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(50),
      Q => ap_CS_fsm_state51,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(51),
      Q => ap_CS_fsm_state52,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(52),
      Q => ap_CS_fsm_state53,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(53),
      Q => ap_CS_fsm_state54,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(54),
      Q => ap_CS_fsm_state55,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(55),
      Q => ap_CS_fsm_state56,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(56),
      Q => ap_CS_fsm_state57,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(57),
      Q => ap_CS_fsm_state58,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(58),
      Q => ap_CS_fsm_state59,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(59),
      Q => ap_CS_fsm_state60,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(60),
      Q => ap_CS_fsm_state61,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(61),
      Q => ap_CS_fsm_state62,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(62),
      Q => ap_CS_fsm_state63,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(63),
      Q => ap_CS_fsm_state64,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(64),
      Q => ap_CS_fsm_state65,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(65),
      Q => ap_CS_fsm_state66,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(66),
      Q => ap_CS_fsm_state67,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(67),
      Q => ap_CS_fsm_state68,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(68),
      Q => ap_CS_fsm_state69,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(69),
      Q => ap_CS_fsm_state70,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(70),
      Q => ap_CS_fsm_state71,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(71),
      Q => ap_CS_fsm_state72,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(72),
      Q => ap_CS_fsm_state73,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(73),
      Q => ap_CS_fsm_state74,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(74),
      Q => ap_CS_fsm_state75,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(75),
      Q => ap_CS_fsm_state76,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(76),
      Q => ap_CS_fsm_state77,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(77),
      Q => ap_CS_fsm_state78,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(78),
      Q => ap_CS_fsm_state79,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(79),
      Q => ap_CS_fsm_state80,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(80),
      Q => ap_CS_fsm_state81,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(81),
      Q => ap_CS_fsm_state82,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(82),
      Q => ap_CS_fsm_state83,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(83),
      Q => ap_CS_fsm_state84,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(84),
      Q => ap_CS_fsm_state85,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(85),
      Q => ap_CS_fsm_state86,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(86),
      Q => ap_CS_fsm_state87,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(87),
      Q => ap_CS_fsm_state88,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(88),
      Q => ap_CS_fsm_state89,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(89),
      Q => ap_CS_fsm_state90,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(90),
      Q => ap_CS_fsm_state91,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(91),
      Q => ap_CS_fsm_state92,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(92),
      Q => ap_CS_fsm_state93,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(93),
      Q => ap_CS_fsm_state94,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(94),
      Q => ap_CS_fsm_state95,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(95),
      Q => ap_CS_fsm_state96,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(96),
      Q => ap_CS_fsm_state97,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(97),
      Q => ap_CS_fsm_state98,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(98),
      Q => ap_CS_fsm_state99,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(99),
      Q => ap_CS_fsm_state100,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_637_n_38,
      Q => ap_return_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_637_n_39,
      Q => ap_return_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_637_n_40,
      Q => ap_return_preg(4),
      R => \^ap_rst_n_inv\
    );
con128_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R
     port map (
      ADDRARDADDR(6) => grp_ClefiaF1Xor_2_fu_802_n_134,
      ADDRARDADDR(5) => grp_ClefiaF1Xor_2_fu_802_n_135,
      ADDRARDADDR(4) => grp_ClefiaF1Xor_2_fu_802_n_136,
      ADDRARDADDR(3) => grp_ClefiaF1Xor_2_fu_802_n_137,
      ADDRARDADDR(2) => grp_ClefiaF1Xor_2_fu_802_n_138,
      ADDRARDADDR(1) => grp_ClefiaF1Xor_2_fu_802_n_139,
      ADDRARDADDR(0) => grp_ClefiaF1Xor_2_fu_802_n_140,
      DOADO(7 downto 0) => con128_q0(7 downto 0),
      Q(28) => ap_CS_fsm_state470,
      Q(27) => ap_CS_fsm_state466,
      Q(26) => ap_CS_fsm_state462,
      Q(25) => ap_CS_fsm_state458,
      Q(24) => ap_CS_fsm_state454,
      Q(23) => ap_CS_fsm_state450,
      Q(22) => ap_CS_fsm_state446,
      Q(21) => ap_CS_fsm_state434,
      Q(20) => ap_CS_fsm_state432,
      Q(19) => ap_CS_fsm_state426,
      Q(18) => ap_CS_fsm_state424,
      Q(17) => ap_CS_fsm_state418,
      Q(16) => ap_CS_fsm_state416,
      Q(15) => ap_CS_fsm_state410,
      Q(14) => ap_CS_fsm_state408,
      Q(13) => ap_CS_fsm_state402,
      Q(12) => ap_CS_fsm_state400,
      Q(11) => ap_CS_fsm_state394,
      Q(10) => ap_CS_fsm_state392,
      Q(9) => ap_CS_fsm_state386,
      Q(8) => ap_CS_fsm_state384,
      Q(7) => ap_CS_fsm_state378,
      Q(6) => ap_CS_fsm_state376,
      Q(5) => ap_CS_fsm_state370,
      Q(4) => ap_CS_fsm_state368,
      Q(3) => ap_CS_fsm_state362,
      Q(2) => ap_CS_fsm_state360,
      Q(1) => ap_CS_fsm_state354,
      Q(0) => ap_CS_fsm_state352,
      \ap_CS_fsm_reg[375]\ => con128_U_n_15,
      \ap_CS_fsm_reg[377]\ => con128_U_n_10,
      \ap_CS_fsm_reg[393]\ => con128_U_n_9,
      \ap_CS_fsm_reg[407]\ => con128_U_n_14,
      \ap_CS_fsm_reg[417]\ => con128_U_n_11,
      \ap_CS_fsm_reg[431]\ => con128_U_n_13,
      \ap_CS_fsm_reg[431]_0\ => con128_U_n_16,
      \ap_CS_fsm_reg[433]\ => con128_U_n_8,
      \ap_CS_fsm_reg[433]_0\ => con128_U_n_12,
      \ap_CS_fsm_reg[461]\ => con128_U_n_20,
      ap_clk => ap_clk,
      b_offset(2) => con128_U_n_17,
      b_offset(1) => con128_U_n_18,
      b_offset(0) => con128_U_n_19,
      con128_address0(0) => grp_ByteXor_111_fu_848_con128_address0(7),
      con128_ce0 => con128_ce0,
      q0_reg_0 => \ram_reg_i_53__1_n_0\
    );
con192_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      DOADO(7 downto 0) => con192_q0(7 downto 0),
      Q(46) => ap_CS_fsm_state339,
      Q(45) => ap_CS_fsm_state335,
      Q(44) => ap_CS_fsm_state331,
      Q(43) => ap_CS_fsm_state327,
      Q(42) => ap_CS_fsm_state323,
      Q(41) => ap_CS_fsm_state319,
      Q(40) => ap_CS_fsm_state315,
      Q(39) => ap_CS_fsm_state311,
      Q(38) => ap_CS_fsm_state307,
      Q(37) => ap_CS_fsm_state295,
      Q(36) => ap_CS_fsm_state293,
      Q(35) => ap_CS_fsm_state291,
      Q(34) => ap_CS_fsm_state289,
      Q(33) => ap_CS_fsm_state283,
      Q(32) => ap_CS_fsm_state281,
      Q(31) => ap_CS_fsm_state279,
      Q(30) => ap_CS_fsm_state277,
      Q(29) => ap_CS_fsm_state271,
      Q(28) => ap_CS_fsm_state269,
      Q(27) => ap_CS_fsm_state267,
      Q(26) => ap_CS_fsm_state265,
      Q(25) => ap_CS_fsm_state259,
      Q(24) => ap_CS_fsm_state257,
      Q(23) => ap_CS_fsm_state255,
      Q(22) => ap_CS_fsm_state253,
      Q(21) => ap_CS_fsm_state247,
      Q(20) => ap_CS_fsm_state245,
      Q(19) => ap_CS_fsm_state243,
      Q(18) => ap_CS_fsm_state241,
      Q(17) => ap_CS_fsm_state235,
      Q(16) => ap_CS_fsm_state233,
      Q(15) => ap_CS_fsm_state231,
      Q(14) => ap_CS_fsm_state229,
      Q(13) => ap_CS_fsm_state223,
      Q(12) => ap_CS_fsm_state221,
      Q(11) => ap_CS_fsm_state219,
      Q(10) => ap_CS_fsm_state217,
      Q(9) => ap_CS_fsm_state211,
      Q(8) => ap_CS_fsm_state209,
      Q(7) => ap_CS_fsm_state207,
      Q(6) => ap_CS_fsm_state205,
      Q(5) => ap_CS_fsm_state199,
      Q(4) => ap_CS_fsm_state197,
      Q(3) => ap_CS_fsm_state195,
      Q(2) => ap_CS_fsm_state193,
      Q(1) => ap_CS_fsm_state187,
      Q(0) => ap_CS_fsm_state185,
      \ap_CS_fsm_reg[206]\ => con192_U_n_13,
      \ap_CS_fsm_reg[216]\ => con192_U_n_19,
      \ap_CS_fsm_reg[232]\ => con192_U_n_21,
      \ap_CS_fsm_reg[242]\ => con192_U_n_12,
      \ap_CS_fsm_reg[278]\ => con192_U_n_10,
      \ap_CS_fsm_reg[278]_0\ => con192_U_n_14,
      \ap_CS_fsm_reg[280]\ => con192_U_n_20,
      \ap_CS_fsm_reg[288]\ => con192_U_n_9,
      \ap_CS_fsm_reg[290]\ => con192_U_n_11,
      \ap_CS_fsm_reg[292]\ => con192_U_n_8,
      \ap_CS_fsm_reg[294]\ => con192_U_n_15,
      ap_clk => ap_clk,
      b_offset(2) => con192_U_n_16,
      b_offset(1) => con192_U_n_17,
      b_offset(0) => con192_U_n_18,
      con192_address0(0) => grp_ByteXor_114_fu_741_con192_address0(8),
      con192_ce0 => con192_ce0,
      q0_reg_0 => fout_2_U_n_34,
      q0_reg_1 => \ram_reg_i_69__0_n_0\,
      \q0_reg_i_16__1\ => grp_ByteXor_114_fu_741_n_35,
      \q0_reg_i_16__1_0\ => grp_ByteXor_114_fu_741_n_34,
      \q0_reg_i_16__1_1\ => grp_ByteXor_114_fu_741_n_33
    );
con256_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7) => grp_ClefiaF1Xor_1_fu_543_n_75,
      ADDRARDADDR(6) => grp_ClefiaF1Xor_1_fu_543_n_76,
      ADDRARDADDR(5) => grp_ClefiaF1Xor_1_fu_543_n_77,
      ADDRARDADDR(4) => grp_ByteXor_113_fu_597_n_37,
      ADDRARDADDR(3) => grp_ClefiaF1Xor_1_fu_543_n_78,
      ADDRARDADDR(2) => grp_ClefiaF1Xor_1_fu_543_n_79,
      ADDRARDADDR(1) => grp_ClefiaF1Xor_1_fu_543_n_80,
      ADDRARDADDR(0) => grp_ClefiaF1Xor_1_fu_543_n_81,
      DOADO(7 downto 0) => con256_q0(7 downto 0),
      Q(48) => ap_CS_fsm_state170,
      Q(47) => ap_CS_fsm_state166,
      Q(46) => ap_CS_fsm_state162,
      Q(45) => ap_CS_fsm_state158,
      Q(44) => ap_CS_fsm_state154,
      Q(43) => ap_CS_fsm_state150,
      Q(42) => ap_CS_fsm_state146,
      Q(41) => ap_CS_fsm_state142,
      Q(40) => ap_CS_fsm_state138,
      Q(39) => ap_CS_fsm_state134,
      Q(38) => ap_CS_fsm_state130,
      Q(37) => ap_CS_fsm_state118,
      Q(36) => ap_CS_fsm_state116,
      Q(35) => ap_CS_fsm_state114,
      Q(34) => ap_CS_fsm_state112,
      Q(33) => ap_CS_fsm_state106,
      Q(32) => ap_CS_fsm_state104,
      Q(31) => ap_CS_fsm_state102,
      Q(30) => ap_CS_fsm_state100,
      Q(29) => ap_CS_fsm_state94,
      Q(28) => ap_CS_fsm_state92,
      Q(27) => ap_CS_fsm_state90,
      Q(26) => ap_CS_fsm_state88,
      Q(25) => ap_CS_fsm_state82,
      Q(24) => ap_CS_fsm_state80,
      Q(23) => ap_CS_fsm_state78,
      Q(22) => ap_CS_fsm_state76,
      Q(21) => ap_CS_fsm_state70,
      Q(20) => ap_CS_fsm_state68,
      Q(19) => ap_CS_fsm_state66,
      Q(18) => ap_CS_fsm_state64,
      Q(17) => ap_CS_fsm_state58,
      Q(16) => ap_CS_fsm_state56,
      Q(15) => ap_CS_fsm_state54,
      Q(14) => ap_CS_fsm_state52,
      Q(13) => ap_CS_fsm_state46,
      Q(12) => ap_CS_fsm_state44,
      Q(11) => ap_CS_fsm_state42,
      Q(10) => ap_CS_fsm_state40,
      Q(9) => ap_CS_fsm_state34,
      Q(8) => ap_CS_fsm_state32,
      Q(7) => ap_CS_fsm_state30,
      Q(6) => ap_CS_fsm_state28,
      Q(5) => ap_CS_fsm_state22,
      Q(4) => ap_CS_fsm_state20,
      Q(3) => ap_CS_fsm_state18,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[101]\ => con256_U_n_11,
      \ap_CS_fsm_reg[105]\ => con256_U_n_20,
      \ap_CS_fsm_reg[115]\ => con256_U_n_13,
      \ap_CS_fsm_reg[117]\ => con256_U_n_18,
      \ap_CS_fsm_reg[169]\ => con256_U_n_8,
      \ap_CS_fsm_reg[39]\ => con256_U_n_12,
      \ap_CS_fsm_reg[55]\ => con256_U_n_14,
      \ap_CS_fsm_reg[65]\ => con256_U_n_19,
      \ap_CS_fsm_reg[69]\ => con256_U_n_21,
      \ap_CS_fsm_reg[91]\ => con256_U_n_9,
      \ap_CS_fsm_reg[99]\ => con256_U_n_10,
      ap_clk => ap_clk,
      b_offset(2) => con256_U_n_15,
      b_offset(1) => con256_U_n_16,
      b_offset(0) => con256_U_n_17,
      con256_address0(0) => grp_ByteXor_113_fu_597_con256_address0(8),
      con256_ce0 => con256_ce0,
      q0_reg_0 => fout_3_U_n_0,
      q0_reg_1 => \q0_reg_i_13__3_n_0\,
      \q0_reg_i_17__0\ => grp_ByteXor_113_fu_597_n_2,
      \q0_reg_i_17__0_0\ => q0_reg_i_31_n_0
    );
fin_2_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
     port map (
      D(7 downto 0) => \grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      DOADO(7 downto 0) => con192_q0(7 downto 0),
      E(0) => fin_2_ce0,
      Q(17) => ap_CS_fsm_state287,
      Q(16) => ap_CS_fsm_state285,
      Q(15) => ap_CS_fsm_state275,
      Q(14) => ap_CS_fsm_state273,
      Q(13) => ap_CS_fsm_state263,
      Q(12) => ap_CS_fsm_state261,
      Q(11) => ap_CS_fsm_state251,
      Q(10) => ap_CS_fsm_state249,
      Q(9) => ap_CS_fsm_state239,
      Q(8) => ap_CS_fsm_state237,
      Q(7) => ap_CS_fsm_state227,
      Q(6) => ap_CS_fsm_state225,
      Q(5) => ap_CS_fsm_state215,
      Q(4) => ap_CS_fsm_state213,
      Q(3) => ap_CS_fsm_state203,
      Q(2) => ap_CS_fsm_state201,
      Q(1) => ap_CS_fsm_state191,
      Q(0) => ap_CS_fsm_state189,
      \ap_CS_fsm_reg[236]\ => fin_2_U_n_0,
      \ap_CS_fsm_reg[238]\ => fin_2_U_n_1,
      ap_clk => ap_clk,
      d0(7) => fout_2_U_n_16,
      d0(6) => fout_2_U_n_17,
      d0(5) => fout_2_U_n_18,
      d0(4) => fout_2_U_n_19,
      d0(3) => fout_2_U_n_20,
      d0(2) => fout_2_U_n_21,
      d0(1) => fout_2_U_n_22,
      d0(0) => fout_2_U_n_23,
      fin_2_address0(4 downto 0) => fin_2_address0(4 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      \q0_reg[7]_0\(7 downto 0) => fin_2_q0(7 downto 0)
    );
fin_3_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7
     port map (
      D(7 downto 0) => \grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      DOADO(7 downto 0) => con256_q0(7 downto 0),
      E(0) => fin_3_ce0,
      Q(8) => ap_CS_fsm_state108,
      Q(7) => ap_CS_fsm_state96,
      Q(6) => ap_CS_fsm_state84,
      Q(5) => ap_CS_fsm_state72,
      Q(4) => ap_CS_fsm_state60,
      Q(3) => ap_CS_fsm_state48,
      Q(2) => ap_CS_fsm_state36,
      Q(1) => ap_CS_fsm_state24,
      Q(0) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[59]\ => fin_3_U_n_0,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      fin_3_address0(4 downto 0) => fin_3_address0(4 downto 0),
      p_0_in => p_0_in,
      \q0_reg[7]_0\(7 downto 0) => fin_3_q0(7 downto 0),
      \q0_reg[7]_1\ => grp_ByteCpy_118_fu_582_n_96
    );
fin_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
     port map (
      D(7 downto 0) => \grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2\(7 downto 0),
      DOADO(7 downto 0) => con128_q0(7 downto 0),
      E(0) => fin_ce0,
      Q(22) => ap_CS_fsm_state432,
      Q(21) => ap_CS_fsm_state428,
      Q(20) => ap_CS_fsm_state424,
      Q(19) => ap_CS_fsm_state420,
      Q(18) => ap_CS_fsm_state416,
      Q(17) => ap_CS_fsm_state412,
      Q(16) => ap_CS_fsm_state408,
      Q(15) => ap_CS_fsm_state404,
      Q(14) => ap_CS_fsm_state400,
      Q(13) => ap_CS_fsm_state396,
      Q(12) => ap_CS_fsm_state392,
      Q(11) => ap_CS_fsm_state388,
      Q(10) => ap_CS_fsm_state384,
      Q(9) => ap_CS_fsm_state380,
      Q(8) => ap_CS_fsm_state376,
      Q(7) => ap_CS_fsm_state372,
      Q(6) => ap_CS_fsm_state368,
      Q(5) => ap_CS_fsm_state364,
      Q(4) => ap_CS_fsm_state360,
      Q(3) => ap_CS_fsm_state356,
      Q(2) => ap_CS_fsm_state352,
      Q(1) => ap_CS_fsm_state348,
      Q(0) => ap_CS_fsm_state344,
      \ap_CS_fsm_reg[379]\ => fin_U_n_0,
      \ap_CS_fsm_reg[423]\ => fin_U_n_1,
      ap_clk => ap_clk,
      d0(7) => skey_U_n_15,
      d0(6) => skey_U_n_16,
      d0(5) => skey_U_n_17,
      d0(4) => skey_U_n_18,
      d0(3) => skey_U_n_19,
      d0(2) => skey_U_n_20,
      d0(1) => skey_U_n_21,
      d0(0) => skey_U_n_22,
      fin_address0(3 downto 0) => fin_address0(3 downto 0),
      grp_ByteCpy_119_fu_827_src_offset(0) => grp_ByteCpy_119_fu_827_src_offset(2),
      \p_0_in__5\ => \p_0_in__5\,
      \q0_reg[7]_0\(7 downto 0) => fin_q0(7 downto 0)
    );
fout_2_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8
     port map (
      DIBDI(3 downto 2) => skey256_d0(6 downto 5),
      DIBDI(1 downto 0) => skey256_d0(2 downto 1),
      DOBDO(7 downto 0) => skey256_q0(7 downto 0),
      E(0) => fout_2_ce0,
      Q(7) => fout_2_U_n_24,
      Q(6) => fout_2_U_n_25,
      Q(5) => fout_2_U_n_26,
      Q(4) => fout_2_U_n_27,
      Q(3) => fout_2_U_n_28,
      Q(2) => fout_2_U_n_29,
      Q(1) => fout_2_U_n_30,
      Q(0) => fout_2_U_n_31,
      \ap_CS_fsm_reg[220]\ => fout_2_U_n_33,
      \ap_CS_fsm_reg[230]\ => fout_2_U_n_34,
      \ap_CS_fsm_reg[240]\ => fout_2_U_n_32,
      ap_clk => ap_clk,
      d0(7) => fout_2_U_n_0,
      d0(6) => fout_2_U_n_1,
      d0(5) => fout_2_U_n_2,
      d0(4) => fout_2_U_n_3,
      d0(3) => fout_2_U_n_4,
      d0(2) => fout_2_U_n_5,
      d0(1) => fout_2_U_n_6,
      d0(0) => fout_2_U_n_7,
      fout_2_address0(4 downto 0) => fout_2_address0(4 downto 0),
      grp_ClefiaF1Xor_fu_702_dst_offset1 => grp_ClefiaF1Xor_fu_702_dst_offset1,
      lk_d0(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_d0(7 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      q0(7) => fout_3_U_n_2,
      q0(6) => fout_3_U_n_3,
      q0(5) => fout_3_U_n_4,
      q0(4) => fout_3_U_n_5,
      q0(3) => fout_3_U_n_6,
      q0(2) => fout_3_U_n_7,
      q0(1) => fout_3_U_n_8,
      q0(0) => fout_3_U_n_9,
      \q0_reg[0]_0\ => fout_2_U_n_8,
      \q0_reg[0]_1\ => fin_2_U_n_0,
      \q0_reg[1]_0\ => fout_2_U_n_9,
      \q0_reg[2]_0\ => fout_2_U_n_10,
      \q0_reg[3]_0\ => fout_2_U_n_11,
      \q0_reg[4]_0\ => fout_2_U_n_12,
      \q0_reg[5]_0\ => fout_2_U_n_13,
      \q0_reg[6]_0\ => fout_2_U_n_14,
      \q0_reg[7]_0\ => fout_2_U_n_15,
      \q0_reg[7]_1\(7) => fout_2_U_n_16,
      \q0_reg[7]_1\(6) => fout_2_U_n_17,
      \q0_reg[7]_1\(5) => fout_2_U_n_18,
      \q0_reg[7]_1\(4) => fout_2_U_n_19,
      \q0_reg[7]_1\(3) => fout_2_U_n_20,
      \q0_reg[7]_1\(2) => fout_2_U_n_21,
      \q0_reg[7]_1\(1) => fout_2_U_n_22,
      \q0_reg[7]_1\(0) => fout_2_U_n_23,
      \q0_reg[7]_2\(7) => skey_U_n_4,
      \q0_reg[7]_2\(6) => skey_U_n_5,
      \q0_reg[7]_2\(5) => skey_U_n_6,
      \q0_reg[7]_2\(4) => skey_U_n_7,
      \q0_reg[7]_2\(3) => skey_U_n_8,
      \q0_reg[7]_2\(2) => skey_U_n_9,
      \q0_reg[7]_2\(1) => skey_U_n_10,
      \q0_reg[7]_2\(0) => skey_U_n_11,
      \q0_reg[7]_3\(7) => grp_ClefiaF1Xor_fu_702_n_9,
      \q0_reg[7]_3\(6) => grp_ClefiaF1Xor_fu_702_n_10,
      \q0_reg[7]_3\(5) => grp_ClefiaF1Xor_fu_702_n_11,
      \q0_reg[7]_3\(4) => grp_ClefiaF1Xor_fu_702_n_12,
      \q0_reg[7]_3\(3) => grp_ClefiaF1Xor_fu_702_n_13,
      \q0_reg[7]_3\(2) => grp_ClefiaF1Xor_fu_702_n_14,
      \q0_reg[7]_3\(1) => grp_ClefiaF1Xor_fu_702_n_15,
      \q0_reg[7]_3\(0) => grp_ClefiaF1Xor_fu_702_n_16,
      \q1_reg[0]\ => grp_ClefiaDoubleSwap_1_fu_637_n_19,
      ram_reg(36) => ap_CS_fsm_state297,
      ram_reg(35) => ap_CS_fsm_state293,
      ram_reg(34) => ap_CS_fsm_state291,
      ram_reg(33) => ap_CS_fsm_state289,
      ram_reg(32) => ap_CS_fsm_state281,
      ram_reg(31) => ap_CS_fsm_state279,
      ram_reg(30) => ap_CS_fsm_state277,
      ram_reg(29) => ap_CS_fsm_state269,
      ram_reg(28) => ap_CS_fsm_state267,
      ram_reg(27) => ap_CS_fsm_state265,
      ram_reg(26) => ap_CS_fsm_state257,
      ram_reg(25) => ap_CS_fsm_state255,
      ram_reg(24) => ap_CS_fsm_state253,
      ram_reg(23) => ap_CS_fsm_state245,
      ram_reg(22) => ap_CS_fsm_state243,
      ram_reg(21) => ap_CS_fsm_state241,
      ram_reg(20) => ap_CS_fsm_state233,
      ram_reg(19) => ap_CS_fsm_state231,
      ram_reg(18) => ap_CS_fsm_state229,
      ram_reg(17) => ap_CS_fsm_state221,
      ram_reg(16) => ap_CS_fsm_state219,
      ram_reg(15) => ap_CS_fsm_state217,
      ram_reg(14) => ap_CS_fsm_state209,
      ram_reg(13) => ap_CS_fsm_state207,
      ram_reg(12) => ap_CS_fsm_state205,
      ram_reg(11) => ap_CS_fsm_state197,
      ram_reg(10) => ap_CS_fsm_state195,
      ram_reg(9) => ap_CS_fsm_state193,
      ram_reg(8) => ap_CS_fsm_state185,
      ram_reg(7) => ap_CS_fsm_state183,
      ram_reg(6) => ap_CS_fsm_state181,
      ram_reg(5) => ap_CS_fsm_state179,
      ram_reg(4) => ap_CS_fsm_state177,
      ram_reg(3) => ap_CS_fsm_state176,
      ram_reg(2) => ap_CS_fsm_state175,
      ram_reg(1) => ap_CS_fsm_state174,
      ram_reg(0) => ap_CS_fsm_state120
    );
fout_3_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9
     port map (
      E(0) => fout_3_ce0,
      Q(19) => ap_CS_fsm_state114,
      Q(18) => ap_CS_fsm_state112,
      Q(17) => ap_CS_fsm_state102,
      Q(16) => ap_CS_fsm_state100,
      Q(15) => ap_CS_fsm_state90,
      Q(14) => ap_CS_fsm_state88,
      Q(13) => ap_CS_fsm_state78,
      Q(12) => ap_CS_fsm_state76,
      Q(11) => ap_CS_fsm_state66,
      Q(10) => ap_CS_fsm_state64,
      Q(9) => ap_CS_fsm_state54,
      Q(8) => ap_CS_fsm_state52,
      Q(7) => ap_CS_fsm_state42,
      Q(6) => ap_CS_fsm_state40,
      Q(5) => ap_CS_fsm_state30,
      Q(4) => ap_CS_fsm_state28,
      Q(3) => ap_CS_fsm_state18,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[65]\ => fout_3_U_n_0,
      \ap_CS_fsm_reg[87]\ => fout_3_U_n_1,
      ap_clk => ap_clk,
      d0(7) => grp_ClefiaF1Xor_1_fu_543_n_22,
      d0(6) => grp_ClefiaF1Xor_1_fu_543_n_23,
      d0(5) => grp_ClefiaF1Xor_1_fu_543_n_24,
      d0(4) => grp_ClefiaF1Xor_1_fu_543_n_25,
      d0(3) => grp_ClefiaF1Xor_1_fu_543_n_26,
      d0(2) => grp_ClefiaF1Xor_1_fu_543_n_27,
      d0(1) => grp_ClefiaF1Xor_1_fu_543_n_28,
      d0(0) => grp_ClefiaF1Xor_1_fu_543_n_29,
      fout_3_address0(4 downto 0) => fout_3_address0(4 downto 0),
      grp_ClefiaF0Xor_2_fu_504_dst_offset1 => grp_ClefiaF0Xor_2_fu_504_dst_offset1,
      grp_ClefiaF1Xor_1_fu_543_dst_offset1 => grp_ClefiaF1Xor_1_fu_543_dst_offset1,
      \p_0_in__1\ => \p_0_in__1\,
      \q0_reg[7]_0\(7) => fout_3_U_n_2,
      \q0_reg[7]_0\(6) => fout_3_U_n_3,
      \q0_reg[7]_0\(5) => fout_3_U_n_4,
      \q0_reg[7]_0\(4) => fout_3_U_n_5,
      \q0_reg[7]_0\(3) => fout_3_U_n_6,
      \q0_reg[7]_0\(2) => fout_3_U_n_7,
      \q0_reg[7]_0\(1) => fout_3_U_n_8,
      \q0_reg[7]_0\(0) => fout_3_U_n_9
    );
fout_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10
     port map (
      E(0) => fout_ce0,
      Q(7) => ap_CS_fsm_state402,
      Q(6) => ap_CS_fsm_state394,
      Q(5) => ap_CS_fsm_state386,
      Q(4) => ap_CS_fsm_state378,
      Q(3) => ap_CS_fsm_state370,
      Q(2) => ap_CS_fsm_state362,
      Q(1) => ap_CS_fsm_state354,
      Q(0) => ap_CS_fsm_state346,
      \ap_CS_fsm_reg[385]\ => fout_U_n_0,
      ap_clk => ap_clk,
      d0(7) => fout_U_n_1,
      d0(6) => fout_U_n_2,
      d0(5) => fout_U_n_3,
      d0(4) => fout_U_n_4,
      d0(3) => fout_U_n_5,
      d0(2) => fout_U_n_6,
      d0(1) => fout_U_n_7,
      d0(0) => fout_U_n_8,
      fout_address0(3 downto 0) => fout_address0(3 downto 0),
      lk_d0(7 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_d0(7 downto 0),
      \p_0_in__6\ => \p_0_in__6\,
      q0_reg => con128_U_n_11,
      \q0_reg[7]_0\(7 downto 0) => fout_q0(7 downto 0),
      \q0_reg[7]_1\(7) => grp_ClefiaF1Xor_2_fu_802_n_98,
      \q0_reg[7]_1\(6) => grp_ClefiaF1Xor_2_fu_802_n_99,
      \q0_reg[7]_1\(5) => grp_ClefiaF1Xor_2_fu_802_n_100,
      \q0_reg[7]_1\(4) => grp_ClefiaF1Xor_2_fu_802_n_101,
      \q0_reg[7]_1\(3) => grp_ClefiaF1Xor_2_fu_802_n_102,
      \q0_reg[7]_1\(2) => grp_ClefiaF1Xor_2_fu_802_n_103,
      \q0_reg[7]_1\(1) => grp_ClefiaF1Xor_2_fu_802_n_104,
      \q0_reg[7]_1\(0) => grp_ClefiaF1Xor_2_fu_802_n_105,
      \q1_reg[0]\ => lk_2_U_n_0
    );
grp_ByteCpy_114_fu_471: entity work.design_1_clefia_0_0_clefia_ByteCpy_114
     port map (
      D(5 downto 4) => ap_NS_fsm(297 downto 296),
      D(3 downto 2) => ap_NS_fsm(173 downto 172),
      D(1 downto 0) => ap_NS_fsm(120 downto 119),
      E(0) => fout_3_ce0,
      Q(1) => grp_ByteCpy_114_fu_471_dst_we0,
      Q(0) => grp_ByteCpy_114_fu_471_src_ce0,
      SR(0) => \^ap_rst_n_inv\,
      WEBWE(0) => skey256_we0,
      \ap_CS_fsm_reg[118]\ => grp_ByteCpy_114_fu_471_n_30,
      \ap_CS_fsm_reg[172]\ => \ap_CS_fsm[341]_i_2_n_0\,
      \ap_CS_fsm_reg[174]\ => grp_ByteCpy_114_fu_471_n_28,
      \ap_CS_fsm_reg[296]\(0) => lk_1_ce0,
      \ap_CS_fsm_reg[2]_0\ => grp_ByteCpy_114_fu_471_n_26,
      ap_clk => ap_clk,
      b_ce0 => grp_ByteXor_112_1_fu_645_b_ce0,
      con192_address0(3 downto 0) => grp_ByteXor_114_fu_741_con192_address0(3 downto 0),
      con192_ce0 => grp_ByteXor_114_fu_741_con192_ce0,
      grp_ByteCpy_114_fu_471_ap_start_reg => grp_ByteCpy_114_fu_471_ap_start_reg,
      grp_ByteCpy_114_fu_471_ap_start_reg_reg => grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0,
      grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 => grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      icmp_ln398_fu_888_p2 => icmp_ln398_fu_888_p2,
      \idx_fu_26_reg[4]_0\(4 downto 0) => grp_ByteCpy_114_fu_471_src_address0(4 downto 0),
      lk_1_address0(4 downto 0) => lk_1_address0(4 downto 0),
      \p_0_in__4\ => \p_0_in__4\,
      \q0_reg[7]\ => fout_3_U_n_0,
      \q0_reg[7]_0\ => fout_3_U_n_1,
      \q0_reg[7]_1\ => grp_ClefiaF1Xor_1_fu_543_n_15,
      \q0_reg[7]_2\ => fin_3_U_n_0,
      \q0_reg[7]_3\ => grp_ClefiaDoubleSwap_1_fu_637_n_19,
      \q0_reg[7]_4\ => \ram_reg_i_69__0_n_0\,
      \q1_reg[7]\(0) => grp_ByteCpy_117_fu_366_dst_we0,
      \q1_reg[7]_0\(0) => ap_CS_fsm_state12_4,
      \q1_reg[7]_1\(0) => idx_fu_36_reg_0(4),
      \q1_reg[7]_2\ => grp_ByteXor_114_fu_741_n_35,
      ram_reg(11) => ap_CS_fsm_state341,
      ram_reg(10) => ap_CS_fsm_state297,
      ram_reg(9) => \ap_CS_fsm_reg_n_0_[295]\,
      ram_reg(8) => ap_CS_fsm_state181,
      ram_reg(7) => ap_CS_fsm_state177,
      ram_reg(6) => ap_CS_fsm_state176,
      ram_reg(5) => ap_CS_fsm_state175,
      ram_reg(4) => ap_CS_fsm_state174,
      ram_reg(3) => ap_CS_fsm_state173,
      ram_reg(2) => ap_CS_fsm_state120,
      ram_reg(1) => ap_CS_fsm_state119,
      ram_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_0 => grp_ByteCpy_115_fu_445_n_12,
      ram_reg_1 => skey256_U_n_17,
      ram_reg_2 => grp_ByteXor_112_1_fu_645_n_37,
      ram_reg_3(0) => grp_ByteCpy_115_fu_445_src_address0(0),
      ram_reg_4(0) => grp_ByteXor_112_fu_453_b_address1(0),
      src_ce0 => grp_ByteCpy_118_fu_582_src_ce0,
      \zext_ln117_reg_107_reg[0]_0\ => grp_ByteCpy_114_fu_471_n_29,
      \zext_ln117_reg_107_reg[4]_0\(4 downto 0) => grp_ByteCpy_114_fu_471_dst_address0(4 downto 0)
    );
grp_ByteCpy_114_fu_471_ap_start_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaKeySet_fu_347_ap_start_reg,
      I1 => \ap_CS_fsm[341]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0
    );
grp_ByteCpy_114_fu_471_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_114_fu_471_n_30,
      Q => grp_ByteCpy_114_fu_471_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_115_fu_445: entity work.design_1_clefia_0_0_clefia_ByteCpy_115
     port map (
      ADDRBWRADDR(0) => grp_ByteCpy_115_fu_445_n_11,
      D(1 downto 0) => ap_NS_fsm(179 downto 178),
      Q(0) => grp_ByteCpy_115_fu_445_dst_we0,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]_0\ => grp_ByteCpy_115_fu_445_n_10,
      \ap_CS_fsm_reg[1]_1\ => grp_ByteCpy_115_fu_445_n_12,
      \ap_CS_fsm_reg[1]_2\ => grp_ByteCpy_115_fu_445_n_13,
      ap_clk => ap_clk,
      b_address0(0) => grp_ByteXor_112_1_fu_645_b_address0(2),
      b_ce1 => grp_ByteXor_112_fu_453_b_ce1,
      grp_ByteCpy_115_fu_445_ap_start_reg => grp_ByteCpy_115_fu_445_ap_start_reg,
      grp_ByteCpy_115_fu_445_ap_start_reg_reg => \ap_CS_fsm[171]_i_3_n_0\,
      icmp_ln401_fu_894_p2 => icmp_ln401_fu_894_p2,
      \idx_fu_22_reg[3]_0\ => grp_ByteCpy_115_fu_445_n_1,
      \idx_fu_22_reg[4]_0\(4 downto 0) => grp_ByteCpy_115_fu_445_src_address0(4 downto 0),
      \idx_fu_22_reg[4]_1\ => grp_ByteCpy_115_fu_445_n_7,
      ram_reg(6) => ap_CS_fsm_state341,
      ram_reg(5) => ap_CS_fsm_state181,
      ram_reg(4) => ap_CS_fsm_state179,
      ram_reg(3) => ap_CS_fsm_state178,
      ram_reg(2) => ap_CS_fsm_state177,
      ram_reg(1) => ap_CS_fsm_state176,
      ram_reg(0) => ap_CS_fsm_state173,
      ram_reg_0(1) => idx_fu_34_reg(3),
      ram_reg_0(0) => grp_ByteXor_112_fu_453_b_address1(2),
      ram_reg_1 => skey_U_n_12,
      ram_reg_2 => grp_ByteXor_112_1_fu_645_n_37,
      ram_reg_3 => skey256_U_n_17,
      ram_reg_4 => skey256_U_n_26,
      ram_reg_5(0) => grp_ByteCpy_114_fu_471_dst_address0(2),
      ram_reg_6 => skey256_U_n_16,
      \zext_ln117_reg_93_reg[4]_0\(4 downto 0) => grp_ByteCpy_115_fu_445_dst_address0(4 downto 0)
    );
grp_ByteCpy_115_fu_445_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_115_fu_445_n_13,
      Q => grp_ByteCpy_115_fu_445_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_116_fu_842: entity work.design_1_clefia_0_0_clefia_ByteCpy_116_11
     port map (
      D(1 downto 0) => ap_NS_fsm(436 downto 435),
      E(0) => fout_ce0,
      Q(0) => grp_ByteCpy_116_fu_842_src_ce0,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[434]\ => grp_ByteCpy_116_fu_842_n_14,
      \ap_CS_fsm_reg[435]\(0) => lk_2_ce0,
      ap_clk => ap_clk,
      con128_address0(3 downto 0) => grp_ByteXor_111_fu_848_con128_address0(3 downto 0),
      con128_ce0 => grp_ByteXor_111_fu_848_con128_ce0,
      fout_address0(3 downto 0) => fout_address0(3 downto 0),
      grp_ByteCpy_116_fu_842_ap_start_reg => grp_ByteCpy_116_fu_842_ap_start_reg,
      grp_ByteCpy_119_fu_827_src_offset(0) => grp_ByteCpy_119_fu_827_src_offset(2),
      grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0),
      grp_ClefiaDoubleSwap_fu_877_lk_ce0 => grp_ClefiaDoubleSwap_fu_877_lk_ce0,
      lk_2_address0(3 downto 0) => lk_2_address0(3 downto 0),
      \p_0_in__7\ => \p_0_in__7\,
      \q0_reg[7]\(1) => ap_CS_fsm_state436,
      \q0_reg[7]\(0) => ap_CS_fsm_state435,
      \q0_reg[7]_0\ => grp_ClefiaF1Xor_2_fu_802_n_92,
      \q0_reg[7]_1\ => fin_U_n_0,
      \q0_reg[7]_2\ => grp_ClefiaF1Xor_2_fu_802_n_106,
      \q0_reg[7]_3\ => grp_ClefiaF1Xor_2_fu_802_n_107,
      \q0_reg[7]_4\ => grp_ClefiaF1Xor_2_fu_802_n_108,
      \q0_reg[7]_5\(0) => idx_fu_30_reg(2),
      \q0_reg[7]_6\ => grp_ClefiaF1Xor_2_fu_802_n_109,
      \q0_reg[7]_7\ => grp_ByteCpy_119_fu_827_n_4,
      \q0_reg[7]_8\ => lk_2_U_n_0,
      \q0_reg[7]_9\ => \ram_reg_i_53__1_n_0\,
      \q1_reg[7]\(0) => grp_ByteCpy_fu_344_dst_we0,
      \q1_reg[7]_0\(0) => ap_CS_fsm_state12_5,
      src_address0(1 downto 0) => grp_ByteCpy_119_fu_827_src_address0(1 downto 0),
      src_ce0 => grp_ByteCpy_119_fu_827_src_ce0
    );
grp_ByteCpy_116_fu_842_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_116_fu_842_n_14,
      Q => grp_ByteCpy_116_fu_842_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_118_fu_582: entity work.design_1_clefia_0_0_clefia_ByteCpy_118
     port map (
      D(71 downto 68) => ap_NS_fsm(287 downto 284),
      D(67 downto 64) => ap_NS_fsm(275 downto 272),
      D(63 downto 60) => ap_NS_fsm(263 downto 260),
      D(59 downto 56) => ap_NS_fsm(251 downto 248),
      D(55 downto 52) => ap_NS_fsm(239 downto 236),
      D(51 downto 48) => ap_NS_fsm(227 downto 224),
      D(47 downto 44) => ap_NS_fsm(215 downto 212),
      D(43 downto 40) => ap_NS_fsm(203 downto 200),
      D(39 downto 36) => ap_NS_fsm(191 downto 188),
      D(35 downto 32) => ap_NS_fsm(110 downto 107),
      D(31 downto 28) => ap_NS_fsm(98 downto 95),
      D(27 downto 24) => ap_NS_fsm(86 downto 83),
      D(23 downto 20) => ap_NS_fsm(74 downto 71),
      D(19 downto 16) => ap_NS_fsm(62 downto 59),
      D(15 downto 12) => ap_NS_fsm(50 downto 47),
      D(11 downto 8) => ap_NS_fsm(38 downto 35),
      D(7 downto 4) => ap_NS_fsm(26 downto 23),
      D(3 downto 0) => ap_NS_fsm(14 downto 11),
      Q(2) => idx_fu_32_reg(2),
      Q(1 downto 0) => grp_ByteCpy_118_fu_582_src_address0(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \add_ln117_6_reg_158_reg[3]_0\ => grp_ByteCpy_118_fu_582_n_95,
      \add_ln117_6_reg_158_reg[4]_0\(4 downto 0) => grp_ByteCpy_118_fu_582_dst_address0(4 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_ByteCpy_118_fu_582_n_78,
      \ap_CS_fsm_reg[1]_1\ => grp_ByteCpy_118_fu_582_n_97,
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteCpy_118_fu_582_dst_ce0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_118_fu_582_src_ce0,
      \ap_CS_fsm_reg[61]\ => grp_ByteCpy_118_fu_582_n_96,
      ap_clk => ap_clk,
      \bytelen_offset_cast_reg_145_reg[4]_0\ => fin_2_U_n_1,
      fin_2_address0(3) => fin_2_address0(4),
      fin_2_address0(2 downto 0) => fin_2_address0(2 downto 0),
      fout_3_address0(1 downto 0) => fout_3_address0(4 downto 3),
      grp_ByteCpy_118_fu_582_ap_start_reg => grp_ByteCpy_118_fu_582_ap_start_reg,
      grp_ByteCpy_118_fu_582_ap_start_reg0 => grp_ByteCpy_118_fu_582_ap_start_reg0,
      grp_ByteCpy_118_fu_582_src_offset(0) => grp_ByteCpy_118_fu_582_src_offset(2),
      grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0),
      grp_ClefiaF0Xor_1_fu_663_src_address0(4 downto 0) => grp_ClefiaF0Xor_1_fu_663_src_address0(4 downto 0),
      grp_ClefiaF1Xor_fu_702_src_address0(3) => grp_ClefiaF1Xor_fu_702_src_address0(4),
      grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0) => grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0),
      \idx_fu_32_reg[0]_0\ => grp_ByteCpy_118_fu_582_n_93,
      \idx_fu_32_reg[1]_0\ => grp_ByteCpy_118_fu_582_n_94,
      \idx_fu_32_reg[2]_0\ => grp_ByteCpy_118_fu_582_n_81,
      \idx_fu_32_reg[2]_1\ => grp_ByteCpy_118_fu_582_n_82,
      \idx_fu_32_reg[3]_0\ => grp_ByteCpy_118_fu_582_n_83,
      \q0_reg[7]\(72) => ap_CS_fsm_state297,
      \q0_reg[7]\(71) => ap_CS_fsm_state287,
      \q0_reg[7]\(70) => ap_CS_fsm_state286,
      \q0_reg[7]\(69) => ap_CS_fsm_state285,
      \q0_reg[7]\(68) => ap_CS_fsm_state284,
      \q0_reg[7]\(67) => ap_CS_fsm_state275,
      \q0_reg[7]\(66) => ap_CS_fsm_state274,
      \q0_reg[7]\(65) => ap_CS_fsm_state273,
      \q0_reg[7]\(64) => ap_CS_fsm_state272,
      \q0_reg[7]\(63) => ap_CS_fsm_state263,
      \q0_reg[7]\(62) => ap_CS_fsm_state262,
      \q0_reg[7]\(61) => ap_CS_fsm_state261,
      \q0_reg[7]\(60) => ap_CS_fsm_state260,
      \q0_reg[7]\(59) => ap_CS_fsm_state251,
      \q0_reg[7]\(58) => ap_CS_fsm_state250,
      \q0_reg[7]\(57) => ap_CS_fsm_state249,
      \q0_reg[7]\(56) => ap_CS_fsm_state248,
      \q0_reg[7]\(55) => ap_CS_fsm_state239,
      \q0_reg[7]\(54) => ap_CS_fsm_state238,
      \q0_reg[7]\(53) => ap_CS_fsm_state237,
      \q0_reg[7]\(52) => ap_CS_fsm_state236,
      \q0_reg[7]\(51) => ap_CS_fsm_state227,
      \q0_reg[7]\(50) => ap_CS_fsm_state226,
      \q0_reg[7]\(49) => ap_CS_fsm_state225,
      \q0_reg[7]\(48) => ap_CS_fsm_state224,
      \q0_reg[7]\(47) => ap_CS_fsm_state215,
      \q0_reg[7]\(46) => ap_CS_fsm_state214,
      \q0_reg[7]\(45) => ap_CS_fsm_state213,
      \q0_reg[7]\(44) => ap_CS_fsm_state212,
      \q0_reg[7]\(43) => ap_CS_fsm_state203,
      \q0_reg[7]\(42) => ap_CS_fsm_state202,
      \q0_reg[7]\(41) => ap_CS_fsm_state201,
      \q0_reg[7]\(40) => ap_CS_fsm_state200,
      \q0_reg[7]\(39) => ap_CS_fsm_state191,
      \q0_reg[7]\(38) => ap_CS_fsm_state190,
      \q0_reg[7]\(37) => ap_CS_fsm_state189,
      \q0_reg[7]\(36) => ap_CS_fsm_state188,
      \q0_reg[7]\(35) => ap_CS_fsm_state110,
      \q0_reg[7]\(34) => ap_CS_fsm_state109,
      \q0_reg[7]\(33) => ap_CS_fsm_state108,
      \q0_reg[7]\(32) => \ap_CS_fsm_reg_n_0_[106]\,
      \q0_reg[7]\(31) => ap_CS_fsm_state98,
      \q0_reg[7]\(30) => ap_CS_fsm_state97,
      \q0_reg[7]\(29) => ap_CS_fsm_state96,
      \q0_reg[7]\(28) => ap_CS_fsm_state95,
      \q0_reg[7]\(27) => ap_CS_fsm_state86,
      \q0_reg[7]\(26) => ap_CS_fsm_state85,
      \q0_reg[7]\(25) => ap_CS_fsm_state84,
      \q0_reg[7]\(24) => ap_CS_fsm_state83,
      \q0_reg[7]\(23) => ap_CS_fsm_state74,
      \q0_reg[7]\(22) => ap_CS_fsm_state73,
      \q0_reg[7]\(21) => ap_CS_fsm_state72,
      \q0_reg[7]\(20) => ap_CS_fsm_state71,
      \q0_reg[7]\(19) => ap_CS_fsm_state62,
      \q0_reg[7]\(18) => ap_CS_fsm_state61,
      \q0_reg[7]\(17) => ap_CS_fsm_state60,
      \q0_reg[7]\(16) => ap_CS_fsm_state59,
      \q0_reg[7]\(15) => ap_CS_fsm_state50,
      \q0_reg[7]\(14) => ap_CS_fsm_state49,
      \q0_reg[7]\(13) => ap_CS_fsm_state48,
      \q0_reg[7]\(12) => ap_CS_fsm_state47,
      \q0_reg[7]\(11) => ap_CS_fsm_state38,
      \q0_reg[7]\(10) => ap_CS_fsm_state37,
      \q0_reg[7]\(9) => ap_CS_fsm_state36,
      \q0_reg[7]\(8) => ap_CS_fsm_state35,
      \q0_reg[7]\(7) => ap_CS_fsm_state26,
      \q0_reg[7]\(6) => ap_CS_fsm_state25,
      \q0_reg[7]\(5) => ap_CS_fsm_state24,
      \q0_reg[7]\(4) => ap_CS_fsm_state23,
      \q0_reg[7]\(3) => ap_CS_fsm_state14,
      \q0_reg[7]\(2) => ap_CS_fsm_state13,
      \q0_reg[7]\(1) => ap_CS_fsm_state12,
      \q0_reg[7]\(0) => ap_CS_fsm_state11,
      \q0_reg[7]_0\ => grp_ClefiaF1Xor_1_fu_543_n_33,
      \q0_reg[7]_1\ => fin_3_U_n_0,
      \q0_reg[7]_2\ => grp_ClefiaF1Xor_1_fu_543_n_34,
      \q0_reg[7]_3\ => fin_2_U_n_0,
      \q0_reg[7]_4\ => fout_2_U_n_32,
      \q0_reg[7]_5\ => fout_2_U_n_34,
      \q0_reg[7]_6\(0) => grp_ByteCpy_114_fu_471_src_ce0,
      \ram_reg_0_31_0_0_i_13__2\(4 downto 0) => grp_ByteCpy_114_fu_471_src_address0(4 downto 0),
      \ram_reg_0_31_0_0_i_7__4_0\(4 downto 0) => grp_ByteCpy_115_fu_445_dst_address0(4 downto 0)
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state85,
      I1 => ap_CS_fsm_state25,
      I2 => ap_CS_fsm_state190,
      I3 => ap_CS_fsm_state59,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state248,
      I2 => ap_CS_fsm_state260,
      I3 => ap_CS_fsm_state284,
      I4 => ap_CS_fsm_state200,
      I5 => grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0,
      O => grp_ByteCpy_118_fu_582_ap_start_reg0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state35,
      I1 => \ap_CS_fsm_reg_n_0_[106]\,
      I2 => ap_CS_fsm_state250,
      I3 => ap_CS_fsm_state71,
      I4 => grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0,
      I1 => ap_CS_fsm_state236,
      I2 => ap_CS_fsm_state238,
      I3 => ap_CS_fsm_state13,
      I4 => ap_CS_fsm_state226,
      I5 => grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state83,
      I1 => ap_CS_fsm_state202,
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_state262,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state37,
      I1 => ap_CS_fsm_state47,
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state49,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0,
      I1 => ap_CS_fsm_state212,
      I2 => ap_CS_fsm_state95,
      I3 => ap_CS_fsm_state109,
      I4 => ap_CS_fsm_state61,
      I5 => grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state97,
      I1 => ap_CS_fsm_state274,
      I2 => ap_CS_fsm_state73,
      I3 => ap_CS_fsm_state272,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state214,
      I1 => ap_CS_fsm_state188,
      I2 => ap_CS_fsm_state224,
      I3 => ap_CS_fsm_state286,
      I4 => grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0,
      O => grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0
    );
grp_ByteCpy_118_fu_582_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_118_fu_582_n_78,
      Q => grp_ByteCpy_118_fu_582_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_119_fu_827: entity work.design_1_clefia_0_0_clefia_ByteCpy_119_12
     port map (
      D(43 downto 40) => ap_NS_fsm(430 downto 427),
      D(39 downto 36) => ap_NS_fsm(422 downto 419),
      D(35 downto 32) => ap_NS_fsm(414 downto 411),
      D(31 downto 28) => ap_NS_fsm(406 downto 403),
      D(27 downto 24) => ap_NS_fsm(398 downto 395),
      D(23 downto 20) => ap_NS_fsm(390 downto 387),
      D(19 downto 16) => ap_NS_fsm(382 downto 379),
      D(15 downto 12) => ap_NS_fsm(374 downto 371),
      D(11 downto 8) => ap_NS_fsm(366 downto 363),
      D(7 downto 4) => ap_NS_fsm(358 downto 355),
      D(3 downto 0) => ap_NS_fsm(350 downto 347),
      Q(2) => idx_fu_30_reg(2),
      Q(1 downto 0) => grp_ByteCpy_119_fu_827_src_address0(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \add_ln117_4_reg_152_reg[3]_0\(3 downto 0) => grp_ByteCpy_119_fu_827_dst_address0(3 downto 0),
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteCpy_119_fu_827_dst_ce0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_119_fu_827_src_ce0,
      ap_clk => ap_clk,
      grp_ByteCpy_119_fu_827_ap_start_reg => grp_ByteCpy_119_fu_827_ap_start_reg,
      grp_ByteCpy_119_fu_827_ap_start_reg0 => grp_ByteCpy_119_fu_827_ap_start_reg0,
      grp_ByteCpy_119_fu_827_ap_start_reg_reg => grp_ByteCpy_119_fu_827_n_52,
      grp_ByteCpy_119_fu_827_src_offset(0) => grp_ByteCpy_119_fu_827_src_offset(2),
      \idx_fu_30_reg[2]_0\ => grp_ByteCpy_119_fu_827_n_4,
      \p_0_in__6\ => \p_0_in__6\,
      \q0_reg[7]\(44) => ap_CS_fsm_state436,
      \q0_reg[7]\(43) => ap_CS_fsm_state430,
      \q0_reg[7]\(42) => ap_CS_fsm_state429,
      \q0_reg[7]\(41) => ap_CS_fsm_state428,
      \q0_reg[7]\(40) => ap_CS_fsm_state427,
      \q0_reg[7]\(39) => ap_CS_fsm_state422,
      \q0_reg[7]\(38) => ap_CS_fsm_state421,
      \q0_reg[7]\(37) => ap_CS_fsm_state420,
      \q0_reg[7]\(36) => ap_CS_fsm_state419,
      \q0_reg[7]\(35) => ap_CS_fsm_state414,
      \q0_reg[7]\(34) => ap_CS_fsm_state413,
      \q0_reg[7]\(33) => ap_CS_fsm_state412,
      \q0_reg[7]\(32) => ap_CS_fsm_state411,
      \q0_reg[7]\(31) => ap_CS_fsm_state406,
      \q0_reg[7]\(30) => ap_CS_fsm_state405,
      \q0_reg[7]\(29) => ap_CS_fsm_state404,
      \q0_reg[7]\(28) => ap_CS_fsm_state403,
      \q0_reg[7]\(27) => ap_CS_fsm_state398,
      \q0_reg[7]\(26) => ap_CS_fsm_state397,
      \q0_reg[7]\(25) => ap_CS_fsm_state396,
      \q0_reg[7]\(24) => ap_CS_fsm_state395,
      \q0_reg[7]\(23) => ap_CS_fsm_state390,
      \q0_reg[7]\(22) => ap_CS_fsm_state389,
      \q0_reg[7]\(21) => ap_CS_fsm_state388,
      \q0_reg[7]\(20) => ap_CS_fsm_state387,
      \q0_reg[7]\(19) => ap_CS_fsm_state382,
      \q0_reg[7]\(18) => ap_CS_fsm_state381,
      \q0_reg[7]\(17) => ap_CS_fsm_state380,
      \q0_reg[7]\(16) => ap_CS_fsm_state379,
      \q0_reg[7]\(15) => ap_CS_fsm_state374,
      \q0_reg[7]\(14) => ap_CS_fsm_state373,
      \q0_reg[7]\(13) => ap_CS_fsm_state372,
      \q0_reg[7]\(12) => ap_CS_fsm_state371,
      \q0_reg[7]\(11) => ap_CS_fsm_state366,
      \q0_reg[7]\(10) => ap_CS_fsm_state365,
      \q0_reg[7]\(9) => ap_CS_fsm_state364,
      \q0_reg[7]\(8) => ap_CS_fsm_state363,
      \q0_reg[7]\(7) => ap_CS_fsm_state358,
      \q0_reg[7]\(6) => ap_CS_fsm_state357,
      \q0_reg[7]\(5) => ap_CS_fsm_state356,
      \q0_reg[7]\(4) => ap_CS_fsm_state355,
      \q0_reg[7]\(3) => ap_CS_fsm_state350,
      \q0_reg[7]\(2) => \ap_CS_fsm_reg_n_0_[348]\,
      \q0_reg[7]\(1) => ap_CS_fsm_state348,
      \q0_reg[7]\(0) => ap_CS_fsm_state347,
      \q0_reg[7]_0\ => fin_U_n_0,
      \q0_reg[7]_1\ => grp_ClefiaF1Xor_2_fu_802_n_92,
      \q0_reg[7]_2\(0) => grp_ByteCpy_116_fu_842_src_ce0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0,
      I1 => grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0,
      I2 => grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0,
      I3 => grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0,
      I4 => grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0,
      O => grp_ByteCpy_119_fu_827_ap_start_reg0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state373,
      I1 => ap_CS_fsm_state379,
      I2 => ap_CS_fsm_state403,
      I3 => ap_CS_fsm_state371,
      I4 => ap_CS_fsm_state365,
      I5 => \ap_CS_fsm_reg_n_0_[348]\,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state363,
      I1 => ap_CS_fsm_state381,
      I2 => ap_CS_fsm_state357,
      I3 => ap_CS_fsm_state387,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state429,
      I1 => ap_CS_fsm_state347,
      I2 => ap_CS_fsm_state419,
      I3 => ap_CS_fsm_state355,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state421,
      I1 => ap_CS_fsm_state427,
      I2 => ap_CS_fsm_state411,
      I3 => ap_CS_fsm_state413,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state397,
      I1 => ap_CS_fsm_state405,
      I2 => ap_CS_fsm_state389,
      I3 => ap_CS_fsm_state395,
      O => grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0
    );
grp_ByteCpy_119_fu_827_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_119_fu_827_n_52,
      Q => grp_ByteCpy_119_fu_827_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_120_fu_490: entity work.design_1_clefia_0_0_clefia_ByteCpy_120
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(3),
      D(2) => ap_NS_fsm(471),
      D(1 downto 0) => ap_NS_fsm(342 downto 341),
      Q(3 downto 2) => Q(9 downto 8),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^ap_rst_n_inv\,
      \add_ln117_2_reg_146_reg[1]_0\ => grp_ByteCpy_120_fu_490_n_6,
      \add_ln117_2_reg_146_reg[5]_0\ => grp_ByteCpy_120_fu_490_n_11,
      \add_ln117_2_reg_146_reg[7]_0\(3) => grp_ByteCpy_120_fu_490_dst_address0(7),
      \add_ln117_2_reg_146_reg[7]_0\(2) => grp_ByteCpy_120_fu_490_dst_address0(4),
      \add_ln117_2_reg_146_reg[7]_0\(1) => grp_ByteCpy_120_fu_490_dst_address0(2),
      \add_ln117_2_reg_146_reg[7]_0\(0) => grp_ByteCpy_120_fu_490_dst_address0(0),
      \add_ln117_2_reg_146_reg[7]_1\(3) => ap_CS_fsm_state472,
      \add_ln117_2_reg_146_reg[7]_1\(2) => ap_CS_fsm_state471,
      \add_ln117_2_reg_146_reg[7]_1\(1) => ap_CS_fsm_state342,
      \add_ln117_2_reg_146_reg[7]_1\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]_0\ => grp_ByteCpy_120_fu_490_n_5,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_120_fu_490_dst_ce0,
      \ap_CS_fsm_reg[341]\ => \ap_CS_fsm[341]_i_2_n_0\,
      \ap_CS_fsm_reg[341]_0\(0) => grp_ByteCpy_121_fu_482_n_1,
      \ap_CS_fsm_reg[341]_1\ => grp_ByteCpy_121_fu_482_n_2,
      ap_clk => ap_clk,
      dst_address0(0) => grp_ByteXor_111_fu_848_dst_address0(3),
      grp_ByteCpy_120_fu_490_ap_start_reg => grp_ByteCpy_120_fu_490_ap_start_reg,
      grp_ByteCpy_121_fu_482_ap_start_reg => grp_ByteCpy_121_fu_482_ap_start_reg,
      grp_ByteXor_11151_fu_384_b_offset(0) => grp_ByteXor_11151_fu_384_b_offset(0),
      grp_ByteXor_1_fu_524_b_address0(0) => grp_ByteXor_1_fu_524_b_address0(2),
      grp_ClefiaDoubleSwap_fu_877_ap_done => grp_ClefiaDoubleSwap_fu_877_ap_done,
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      grp_ClefiaKeySet_fu_347_ap_start_reg_reg => grp_ByteCpy_120_fu_490_n_4,
      idx_fu_30(0) => idx_fu_30(0),
      \q0_reg[7]\(3 downto 0) => grp_ByteCpy_120_fu_490_dst_d0(7 downto 4),
      ram_reg => ram_reg_0,
      ram_reg_0 => ram_reg_1,
      ram_reg_1 => ram_reg_2,
      \ram_reg_i_39__2_0\ => grp_ByteXor_112_1_fu_645_n_41,
      \ram_reg_i_39__2_1\ => \ram_reg_i_53__1_n_0\,
      \ram_reg_i_39__2_2\ => ram_reg_i_107_n_0,
      \ram_reg_i_39__2_3\ => \ram_reg_i_69__0_n_0\,
      ram_reg_i_86(2) => grp_ByteXor_112_fu_453_dst_address0(5),
      ram_reg_i_86(1) => grp_ByteXor_112_fu_453_dst_address0(3),
      ram_reg_i_86(0) => grp_ByteXor_112_fu_453_dst_address0(1),
      ram_reg_i_86_0 => \q0_reg_i_13__3_n_0\,
      ram_reg_i_86_1(2) => grp_ByteXor_113_fu_597_dst_address0(5),
      ram_reg_i_86_1(1) => grp_ByteXor_113_fu_597_dst_address0(3),
      ram_reg_i_86_1(0) => grp_ByteXor_113_fu_597_dst_address0(1)
    );
grp_ByteCpy_120_fu_490_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_120_fu_490_n_4,
      Q => grp_ByteCpy_120_fu_490_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteCpy_121_fu_482: entity work.design_1_clefia_0_0_clefia_ByteCpy_121
     port map (
      Q(1) => grp_ByteCpy_121_fu_482_dst_we0,
      Q(0) => grp_ByteCpy_121_fu_482_n_1,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      grp_ByteCpy_121_fu_482_ap_start_reg => grp_ByteCpy_121_fu_482_ap_start_reg,
      grp_ByteCpy_121_fu_482_ap_start_reg_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      grp_ByteCpy_121_fu_482_ap_start_reg_reg_0 => \ap_CS_fsm[341]_i_2_n_0\,
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      grp_ClefiaKeySet_fu_347_ap_start_reg_reg => grp_ByteCpy_121_fu_482_n_3,
      \idx_fu_22_reg[3]_0\ => grp_ByteCpy_121_fu_482_n_2,
      \zext_ln117_reg_93_reg[3]_0\(3 downto 0) => grp_ByteCpy_121_fu_482_dst_address0(3 downto 0)
    );
grp_ByteCpy_121_fu_482_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_121_fu_482_n_3,
      Q => grp_ByteCpy_121_fu_482_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteXor_111_fu_848: entity work.design_1_clefia_0_0_clefia_ByteXor_111
     port map (
      ADDRARDADDR(2 downto 1) => ADDRARDADDR(5 downto 4),
      ADDRARDADDR(0) => ADDRARDADDR(1),
      D(17 downto 16) => ap_NS_fsm(470 downto 469),
      D(15 downto 14) => ap_NS_fsm(466 downto 465),
      D(13 downto 12) => ap_NS_fsm(462 downto 461),
      D(11 downto 10) => ap_NS_fsm(458 downto 457),
      D(9 downto 8) => ap_NS_fsm(454 downto 453),
      D(7 downto 6) => ap_NS_fsm(450 downto 449),
      D(5 downto 4) => ap_NS_fsm(446 downto 445),
      D(3 downto 2) => ap_NS_fsm(442 downto 441),
      D(1 downto 0) => ap_NS_fsm(438 downto 437),
      DOADO(7 downto 0) => con128_q0(7 downto 0),
      Q(17) => ap_CS_fsm_state470,
      Q(16) => ap_CS_fsm_state469,
      Q(15) => ap_CS_fsm_state466,
      Q(14) => ap_CS_fsm_state465,
      Q(13) => ap_CS_fsm_state462,
      Q(12) => ap_CS_fsm_state461,
      Q(11) => ap_CS_fsm_state458,
      Q(10) => ap_CS_fsm_state457,
      Q(9) => ap_CS_fsm_state454,
      Q(8) => ap_CS_fsm_state453,
      Q(7) => ap_CS_fsm_state450,
      Q(6) => ap_CS_fsm_state449,
      Q(5) => ap_CS_fsm_state446,
      Q(4) => ap_CS_fsm_state445,
      Q(3) => ap_CS_fsm_state442,
      Q(2) => \ap_CS_fsm_reg_n_0_[440]\,
      Q(1) => ap_CS_fsm_state438,
      Q(0) => ap_CS_fsm_state437,
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_23_reg_174_reg[3]_0\(2 downto 1) => grp_ByteXor_111_fu_848_dst_address0(3 downto 2),
      \add_ln124_23_reg_174_reg[3]_0\(0) => grp_ByteXor_111_fu_848_dst_address0(0),
      \add_ln124_23_reg_174_reg[6]_0\ => grp_ByteXor_111_fu_848_n_24,
      \add_ln124_23_reg_174_reg[7]_0\ => grp_ByteXor_111_fu_848_n_25,
      \add_ln124_23_reg_174_reg[7]_1\ => con128_U_n_20,
      \ap_CS_fsm_reg[3]_0\(1) => grp_ByteXor_111_fu_848_dst_ce0,
      \ap_CS_fsm_reg[3]_0\(0) => grp_ByteXor_111_fu_848_con128_ce0,
      \ap_CS_fsm_reg[436]\ => grp_ByteXor_111_fu_848_n_26,
      ap_clk => ap_clk,
      b_offset(2) => con128_U_n_17,
      b_offset(1) => con128_U_n_18,
      b_offset(0) => con128_U_n_19,
      con128_address0(7 downto 0) => grp_ByteXor_111_fu_848_con128_address0(7 downto 0),
      grp_ByteXor_11151_fu_384_b_address0(0) => grp_ByteXor_11151_fu_384_b_address0(0),
      grp_ByteXor_11151_fu_384_b_offset(1 downto 0) => grp_ByteXor_11151_fu_384_b_offset(2 downto 1),
      grp_ByteXor_111_fu_848_ap_start_reg => grp_ByteXor_111_fu_848_ap_start_reg,
      grp_ByteXor_111_fu_848_ap_start_reg_reg => grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0,
      grp_ByteXor_112_2_fu_366_b_address0(0) => grp_ByteXor_112_2_fu_366_b_address0(1),
      grp_ByteXor_112_2_fu_366_b_offset(1 downto 0) => grp_ByteXor_112_2_fu_366_b_offset(1 downto 0),
      grp_ByteXor_1_fu_524_b_address0(2) => grp_ByteXor_1_fu_524_b_address0(5),
      grp_ByteXor_1_fu_524_b_address0(1) => grp_ByteXor_1_fu_524_b_address0(3),
      grp_ByteXor_1_fu_524_b_address0(0) => grp_ByteXor_1_fu_524_b_address0(0),
      q0(7 downto 0) => lk_2_q0(7 downto 0),
      ram_reg => ram_reg_0,
      ram_reg_0 => ram_reg_2,
      ram_reg_1 => grp_ByteXor_112_1_fu_645_n_43,
      ram_reg_2 => \ram_reg_i_50__0_n_0\,
      ram_reg_3 => ram_reg,
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => grp_ByteXor_112_1_fu_645_n_45,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => grp_ByteXor_112_1_fu_645_n_46,
      ram_reg_9 => ram_reg_7,
      \ram_reg_i_28__1\ => \ram_reg_i_53__1_n_0\,
      \ram_reg_i_33__2_0\ => grp_ByteCpy_120_fu_490_n_11,
      \ram_reg_i_36__0_0\ => grp_ByteXor_112_fu_453_n_40,
      \ram_reg_i_44__0_0\ => ram_reg_i_107_n_0,
      \ram_reg_i_44__0_1\ => \ram_reg_i_69__0_n_0\,
      \ram_reg_i_44__0_2\ => grp_ByteCpy_120_fu_490_n_6,
      \xor_ln124_reg_179_reg[7]_0\(7 downto 0) => grp_ByteXor_111_fu_848_dst_d0(7 downto 0)
    );
grp_ByteXor_111_fu_848_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state457,
      I1 => ap_CS_fsm_state469,
      I2 => ap_CS_fsm_state461,
      I3 => \ap_CS_fsm_reg_n_0_[440]\,
      I4 => ap_CS_fsm_state465,
      I5 => ap_CS_fsm_state453,
      O => grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0
    );
grp_ByteXor_111_fu_848_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_111_fu_848_n_26,
      Q => grp_ByteXor_111_fu_848_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteXor_112_1_fu_645: entity work.design_1_clefia_0_0_clefia_ByteXor_112_1
     port map (
      ADDRBWRADDR(3) => grp_ByteXor_112_1_fu_645_n_33,
      ADDRBWRADDR(2) => grp_ByteXor_112_1_fu_645_n_34,
      ADDRBWRADDR(1) => grp_ByteXor_112_1_fu_645_n_35,
      ADDRBWRADDR(0) => grp_ByteXor_112_1_fu_645_n_36,
      D(29) => grp_ByteXor_112_1_fu_645_n_0,
      D(28) => ap_NS_fsm(467),
      D(27) => grp_ByteXor_112_1_fu_645_n_2,
      D(26) => ap_NS_fsm(459),
      D(25) => grp_ByteXor_112_1_fu_645_n_4,
      D(24) => ap_NS_fsm(451),
      D(23 downto 22) => ap_NS_fsm(444 downto 443),
      D(21 downto 20) => ap_NS_fsm(337 downto 336),
      D(19 downto 18) => ap_NS_fsm(329 downto 328),
      D(17 downto 16) => ap_NS_fsm(321 downto 320),
      D(15) => grp_ByteXor_112_1_fu_645_n_14,
      D(14) => ap_NS_fsm(312),
      D(13 downto 12) => ap_NS_fsm(305 downto 304),
      D(11 downto 10) => ap_NS_fsm(168 downto 167),
      D(9 downto 8) => ap_NS_fsm(160 downto 159),
      D(7 downto 6) => ap_NS_fsm(152 downto 151),
      D(5 downto 4) => ap_NS_fsm(144 downto 143),
      D(3 downto 2) => ap_NS_fsm(136 downto 135),
      D(1 downto 0) => ap_NS_fsm(128 downto 127),
      DIADI(1) => DIADI(7),
      DIADI(0) => DIADI(0),
      DOBDO(7 downto 0) => skey256_q0(7 downto 0),
      E(0) => skey_ce0,
      Q(34) => ap_CS_fsm_state468,
      Q(33) => ap_CS_fsm_state467,
      Q(32) => ap_CS_fsm_state460,
      Q(31) => ap_CS_fsm_state459,
      Q(30) => ap_CS_fsm_state452,
      Q(29) => ap_CS_fsm_state451,
      Q(28) => ap_CS_fsm_state444,
      Q(27) => \ap_CS_fsm_reg_n_0_[442]\,
      Q(26) => ap_CS_fsm_state337,
      Q(25) => ap_CS_fsm_state336,
      Q(24) => ap_CS_fsm_state329,
      Q(23) => ap_CS_fsm_state328,
      Q(22) => ap_CS_fsm_state321,
      Q(21) => ap_CS_fsm_state320,
      Q(20) => ap_CS_fsm_state313,
      Q(19) => ap_CS_fsm_state312,
      Q(18) => ap_CS_fsm_state305,
      Q(17) => ap_CS_fsm_state304,
      Q(16) => ap_CS_fsm_state177,
      Q(15) => ap_CS_fsm_state176,
      Q(14) => ap_CS_fsm_state175,
      Q(13) => ap_CS_fsm_state174,
      Q(12) => ap_CS_fsm_state173,
      Q(11) => ap_CS_fsm_state168,
      Q(10) => ap_CS_fsm_state167,
      Q(9) => ap_CS_fsm_state160,
      Q(8) => ap_CS_fsm_state159,
      Q(7) => ap_CS_fsm_state152,
      Q(6) => \ap_CS_fsm_reg_n_0_[150]\,
      Q(5) => ap_CS_fsm_state144,
      Q(4) => ap_CS_fsm_state143,
      Q(3) => ap_CS_fsm_state136,
      Q(2) => ap_CS_fsm_state135,
      Q(1) => ap_CS_fsm_state128,
      Q(0) => ap_CS_fsm_state127,
      SR(0) => \^ap_rst_n_inv\,
      \a_addr_reg_152_reg[0]_0\ => grp_ByteXor_112_1_fu_645_n_42,
      \a_addr_reg_152_reg[1]_0\ => grp_ByteXor_112_1_fu_645_n_43,
      \a_addr_reg_152_reg[2]_0\ => grp_ByteXor_112_1_fu_645_n_44,
      \a_addr_reg_152_reg[3]_0\ => grp_ByteXor_112_1_fu_645_n_41,
      \a_addr_reg_152_reg[4]_0\ => grp_ByteXor_112_1_fu_645_n_45,
      \a_addr_reg_152_reg[5]_0\ => grp_ByteXor_112_1_fu_645_n_46,
      \a_addr_reg_152_reg[6]_0\ => grp_ByteXor_112_1_fu_645_n_47,
      \a_addr_reg_152_reg[7]_0\ => grp_ByteXor_112_1_fu_645_n_48,
      \ap_CS_fsm_reg[1]_0\ => grp_ByteXor_112_1_fu_645_n_38,
      \ap_CS_fsm_reg[312]\ => grp_ByteXor_112_1_fu_645_n_37,
      \ap_CS_fsm_reg[328]\ => grp_ByteXor_112_1_fu_645_n_50,
      \ap_CS_fsm_reg[3]_0\(1) => grp_ByteXor_112_1_fu_645_a_we0,
      \ap_CS_fsm_reg[3]_0\(0) => grp_ByteXor_112_1_fu_645_b_ce0,
      ap_clk => ap_clk,
      b_address0(0) => grp_ByteXor_112_1_fu_645_b_address0(2),
      dst_address0(7 downto 0) => grp_ByteXor_114_fu_741_dst_address0(7 downto 0),
      dst_d0(7 downto 0) => grp_ByteXor_114_fu_741_dst_d0(7 downto 0),
      grp_ByteXor_112_1_fu_645_ap_start_reg => grp_ByteXor_112_1_fu_645_ap_start_reg,
      grp_ByteXor_112_1_fu_645_ap_start_reg0 => grp_ByteXor_112_1_fu_645_ap_start_reg0,
      grp_ByteXor_112_1_fu_645_ap_start_reg_reg => grp_ByteXor_112_1_fu_645_n_57,
      grp_ClefiaDoubleSwap_1_fu_637_ap_done => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      grp_ClefiaDoubleSwap_fu_877_ap_done => grp_ClefiaDoubleSwap_fu_877_ap_done,
      \idx_fu_30_reg[3]_0\(7 downto 0) => p_0_out(7 downto 0),
      \q0_reg[3]\(4 downto 0) => grp_ByteCpy_114_fu_471_src_address0(4 downto 0),
      \q0_reg[3]_0\ => grp_ByteXor_112_fu_453_n_28,
      \q0_reg[4]\ => grp_ByteXor_112_fu_453_n_32,
      \q0_reg[5]\ => grp_ByteXor_112_fu_453_n_33,
      \q0_reg[6]\ => grp_ByteXor_112_fu_453_n_34,
      \q0_reg[7]\ => skey_U_n_23,
      \q0_reg[7]_0\ => skey_U_n_13,
      \q0_reg[7]_1\ => grp_ByteXor_112_fu_453_n_19,
      \q0_reg[7]_2\(0) => grp_ByteCpy_114_fu_471_src_ce0,
      \q0_reg[7]_3\(0) => skey_ce1,
      ram_reg => \ram_reg_i_50__0_n_0\,
      ram_reg_0 => \ram_reg_i_51__1_n_0\,
      ram_reg_1 => grp_ByteXor_113_fu_597_n_29,
      ram_reg_10 => grp_ByteCpy_114_fu_471_n_29,
      ram_reg_11 => grp_ByteXor_112_fu_453_n_4,
      ram_reg_12 => grp_ByteCpy_114_fu_471_n_28,
      ram_reg_13 => lk_2_U_n_1,
      ram_reg_2(1) => grp_ByteXor_111_fu_848_dst_d0(7),
      ram_reg_2(0) => grp_ByteXor_111_fu_848_dst_d0(0),
      ram_reg_3 => \ram_reg_i_53__1_n_0\,
      ram_reg_4 => grp_ByteXor_113_fu_597_n_36,
      ram_reg_5 => skey256_U_n_17,
      ram_reg_6(1 downto 0) => grp_ByteCpy_114_fu_471_dst_address0(4 downto 3),
      ram_reg_7 => grp_ByteCpy_115_fu_445_n_1,
      ram_reg_8 => grp_ByteCpy_115_fu_445_n_7,
      ram_reg_9 => \ram_reg_i_69__0_n_0\,
      \ram_reg_i_25__2\ => grp_ByteXor_114_fu_741_n_1,
      \ram_reg_i_25__2_0\ => ram_reg_i_107_n_0,
      \xor_ln124_reg_157_reg[1]_0\ => grp_ByteXor_112_1_fu_645_n_51,
      \xor_ln124_reg_157_reg[2]_0\ => grp_ByteXor_112_1_fu_645_n_52,
      \xor_ln124_reg_157_reg[3]_0\ => grp_ByteXor_112_1_fu_645_n_53,
      \xor_ln124_reg_157_reg[4]_0\ => grp_ByteXor_112_1_fu_645_n_54,
      \xor_ln124_reg_157_reg[5]_0\ => grp_ByteXor_112_1_fu_645_n_55,
      \xor_ln124_reg_157_reg[6]_0\ => grp_ByteXor_112_1_fu_645_n_56,
      \xor_ln124_reg_157_reg[7]_0\(7 downto 0) => \xor_ln124_reg_157_reg[7]\(7 downto 0),
      \xor_ln124_reg_157_reg[7]_1\(7) => skey_U_n_4,
      \xor_ln124_reg_157_reg[7]_1\(6) => skey_U_n_5,
      \xor_ln124_reg_157_reg[7]_1\(5) => skey_U_n_6,
      \xor_ln124_reg_157_reg[7]_1\(4) => skey_U_n_7,
      \xor_ln124_reg_157_reg[7]_1\(3) => skey_U_n_8,
      \xor_ln124_reg_157_reg[7]_1\(2) => skey_U_n_9,
      \xor_ln124_reg_157_reg[7]_1\(1) => skey_U_n_10,
      \xor_ln124_reg_157_reg[7]_1\(0) => skey_U_n_11
    );
grp_ByteXor_112_1_fu_645_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state459,
      I2 => ap_CS_fsm_state451,
      I3 => ap_CS_fsm_state467,
      I4 => \ap_CS_fsm_reg_n_0_[442]\,
      O => grp_ByteXor_112_1_fu_645_ap_start_reg0
    );
grp_ByteXor_112_1_fu_645_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_1_fu_645_n_57,
      Q => grp_ByteXor_112_1_fu_645_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteXor_112_fu_453: entity work.design_1_clefia_0_0_clefia_ByteXor_112
     port map (
      ADDRARDADDR(2) => ADDRARDADDR(7),
      ADDRARDADDR(1) => ADDRARDADDR(2),
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(3) => grp_ByteXor_112_fu_453_n_7,
      D(2) => grp_ByteXor_112_fu_453_n_8,
      D(1) => grp_ByteXor_112_fu_453_n_9,
      D(0) => add_ln124_fu_108_p2(0),
      DOADO(7 downto 0) => skey256_q1(7 downto 0),
      DOBDO(7 downto 0) => skey256_q0(7 downto 0),
      E(0) => skey_ce1,
      Q(3 downto 2) => Q(9 downto 8),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_15_reg_198_reg[4]_0\ => grp_ByteXor_112_fu_453_n_40,
      \add_ln124_15_reg_198_reg[6]_0\(3 downto 2) => grp_ByteXor_112_fu_453_dst_address0(6 downto 5),
      \add_ln124_15_reg_198_reg[6]_0\(1) => grp_ByteXor_112_fu_453_dst_address0(3),
      \add_ln124_15_reg_198_reg[6]_0\(0) => grp_ByteXor_112_fu_453_dst_address0(1),
      \ap_CS_fsm_reg[0]_0\ => grp_ByteXor_112_fu_453_n_51,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm[0]_i_2__10_n_0\,
      \ap_CS_fsm_reg[171]\ => grp_ClefiaDoubleSwap_1_fu_637_n_15,
      \ap_CS_fsm_reg[172]\ => grp_ByteXor_112_fu_453_n_4,
      \ap_CS_fsm_reg[172]_0\ => grp_ByteXor_112_fu_453_n_19,
      \ap_CS_fsm_reg[172]_1\ => grp_ByteXor_112_fu_453_n_28,
      \ap_CS_fsm_reg[172]_2\ => grp_ByteXor_112_fu_453_n_32,
      \ap_CS_fsm_reg[172]_3\ => grp_ByteXor_112_fu_453_n_33,
      \ap_CS_fsm_reg[172]_4\ => grp_ByteXor_112_fu_453_n_34,
      \ap_CS_fsm_reg[179]\ => grp_ByteXor_112_fu_453_n_42,
      \ap_CS_fsm_reg[1]_0\ => grp_ByteCpy_115_fu_445_n_10,
      \ap_CS_fsm_reg[2]_0\ => grp_ByteXor_112_fu_453_n_29,
      \ap_CS_fsm_reg[2]_1\(1) => grp_ByteXor_112_fu_453_dst_ce0,
      \ap_CS_fsm_reg[2]_1\(0) => grp_ByteXor_112_fu_453_b_ce1,
      \ap_CS_fsm_reg[339]\(6) => ap_NS_fsm(340),
      \ap_CS_fsm_reg[339]\(5 downto 4) => ap_NS_fsm(181 downto 180),
      \ap_CS_fsm_reg[339]\(3) => ap_NS_fsm(171),
      \ap_CS_fsm_reg[339]\(2 downto 1) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[339]\(0) => \^ap_cs_fsm_reg[171]_0\(0),
      \ap_CS_fsm_reg[340]\(3 downto 0) => skey256_address1(3 downto 0),
      ap_clk => ap_clk,
      b_address1(1) => grp_ByteXor_112_fu_453_b_address1(2),
      b_address1(0) => grp_ByteXor_112_fu_453_b_address1(0),
      dst_address0(3) => grp_ByteXor_113_fu_597_dst_address0(7),
      dst_address0(2) => grp_ByteXor_113_fu_597_dst_address0(4),
      dst_address0(1) => grp_ByteXor_113_fu_597_dst_address0(2),
      dst_address0(0) => grp_ByteXor_113_fu_597_dst_address0(0),
      dst_ce0 => grp_ByteXor_113_fu_597_dst_ce0,
      g0_b3_i_1(4 downto 0) => grp_ByteCpy_115_fu_445_src_address0(4 downto 0),
      grp_ByteXor_11151_fu_384_b_address0(1 downto 0) => grp_ByteXor_11151_fu_384_b_address0(2 downto 1),
      grp_ByteXor_112_2_fu_366_b_address0(1) => grp_ByteXor_112_2_fu_366_b_address0(3),
      grp_ByteXor_112_2_fu_366_b_address0(0) => grp_ByteXor_112_2_fu_366_b_address0(0),
      grp_ByteXor_112_fu_453_ap_ready => grp_ByteXor_112_fu_453_ap_ready,
      grp_ByteXor_112_fu_453_ap_start_reg => grp_ByteXor_112_fu_453_ap_start_reg,
      grp_ByteXor_112_fu_453_ap_start_reg_reg => grp_ByteXor_112_fu_453_n_27,
      grp_ByteXor_112_fu_453_ap_start_reg_reg_0 => \ap_CS_fsm[171]_i_3_n_0\,
      grp_ByteXor_112_fu_453_ap_start_reg_reg_1 => grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0,
      grp_ByteXor_112_fu_453_dst_d0(7 downto 0) => grp_ByteXor_112_fu_453_dst_d0(7 downto 0),
      grp_ByteXor_1_fu_524_b_address0(1) => grp_ByteXor_1_fu_524_b_address0(5),
      grp_ByteXor_1_fu_524_b_address0(0) => grp_ByteXor_1_fu_524_b_address0(1),
      grp_ClefiaDoubleSwap_1_fu_637_ap_done => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      grp_ClefiaF0Xor_1_fu_663_ap_done => grp_ClefiaF0Xor_1_fu_663_ap_done,
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      icmp_ln401_fu_894_p2 => icmp_ln401_fu_894_p2,
      icmp_ln401_reg_908 => icmp_ln401_reg_908,
      idx_fu_30(0) => idx_fu_30(0),
      \idx_fu_34_reg[3]_0\(0) => idx_fu_34_reg(3),
      \q1_reg[7]\ => \icmp_ln395_reg_900_reg_n_0_[0]\,
      \q1_reg[7]_0\ => \icmp_ln398_reg_904_reg_n_0_[0]\,
      ram_reg => ram_reg_0,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_3,
      ram_reg_10 => grp_ByteXor_112_1_fu_645_n_42,
      ram_reg_11 => skey_U_n_23,
      ram_reg_12(0) => grp_ByteCpy_120_fu_490_dst_ce0,
      ram_reg_13 => \q0_reg_i_13__3_n_0\,
      ram_reg_14 => skey256_U_n_26,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => \ram_reg_i_50__0_n_0\,
      ram_reg_4 => grp_ByteXor_112_1_fu_645_n_48,
      ram_reg_5 => grp_ByteXor_111_fu_848_n_25,
      ram_reg_6 => skey_U_n_12,
      ram_reg_7 => skey256_U_n_17,
      ram_reg_8 => \ram_reg_i_51__1_n_0\,
      ram_reg_9 => \ram_reg_i_53__1_n_0\,
      \ram_reg_i_28__1_0\ => ram_reg_i_107_n_0,
      \ram_reg_i_28__1_1\ => \ram_reg_i_69__0_n_0\,
      \ram_reg_i_42__0_0\(1) => grp_ByteXor_111_fu_848_dst_address0(2),
      \ram_reg_i_42__0_0\(0) => grp_ByteXor_111_fu_848_dst_address0(0),
      \ram_reg_i_42__0_1\ => grp_ByteXor_112_1_fu_645_n_44,
      \ram_reg_i_52__0\(7) => skey_U_n_4,
      \ram_reg_i_52__0\(6) => skey_U_n_5,
      \ram_reg_i_52__0\(5) => skey_U_n_6,
      \ram_reg_i_52__0\(4) => skey_U_n_7,
      \ram_reg_i_52__0\(3) => skey_U_n_8,
      \ram_reg_i_52__0\(2) => skey_U_n_9,
      \ram_reg_i_52__0\(1) => skey_U_n_10,
      \ram_reg_i_52__0\(0) => skey_U_n_11,
      \ram_reg_i_52__0_0\(3) => skey_U_n_24,
      \ram_reg_i_52__0_0\(2) => skey_U_n_25,
      \ram_reg_i_52__0_0\(1) => skey_U_n_26,
      \ram_reg_i_52__0_0\(0) => skey_U_n_27,
      ram_reg_i_71_0 => ram_reg_i_134_n_0,
      ram_reg_i_76_0(14) => ap_CS_fsm_state472,
      ram_reg_i_76_0(13) => ap_CS_fsm_state342,
      ram_reg_i_76_0(12) => ap_CS_fsm_state341,
      ram_reg_i_76_0(11) => ap_CS_fsm_state340,
      ram_reg_i_76_0(10) => ap_CS_fsm_state181,
      ram_reg_i_76_0(9) => ap_CS_fsm_state180,
      ram_reg_i_76_0(8) => ap_CS_fsm_state177,
      ram_reg_i_76_0(7) => ap_CS_fsm_state176,
      ram_reg_i_76_0(6) => ap_CS_fsm_state175,
      ram_reg_i_76_0(5) => ap_CS_fsm_state174,
      ram_reg_i_76_0(4) => ap_CS_fsm_state173,
      ram_reg_i_76_0(3) => ap_CS_fsm_state172,
      ram_reg_i_76_0(2) => \ap_CS_fsm_reg_n_0_[170]\,
      ram_reg_i_76_0(1) => ap_CS_fsm_state2,
      ram_reg_i_76_0(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_i_76_1(3) => grp_ByteCpy_120_fu_490_dst_address0(7),
      ram_reg_i_76_1(2) => grp_ByteCpy_120_fu_490_dst_address0(4),
      ram_reg_i_76_1(1) => grp_ByteCpy_120_fu_490_dst_address0(2),
      ram_reg_i_76_1(0) => grp_ByteCpy_120_fu_490_dst_address0(0),
      \retval_0_reg_425_reg[2]\ => grp_ByteXor_112_fu_453_n_12,
      \retval_0_reg_425_reg[2]_0\ => grp_ByteCpy_120_fu_490_n_5,
      \retval_0_reg_425_reg[2]_1\ => \retval_0_reg_425_reg_n_0_[2]\,
      \retval_0_reg_425_reg[3]\ => grp_ByteXor_112_fu_453_n_13,
      \retval_0_reg_425_reg[3]_0\ => \retval_0_reg_425_reg_n_0_[3]\,
      \retval_0_reg_425_reg[4]\ => grp_ByteXor_112_fu_453_n_14,
      \retval_0_reg_425_reg[4]_0\ => \retval_0_reg_425_reg_n_0_[4]\,
      skey256_ce1 => skey256_ce1
    );
grp_ByteXor_112_fu_453_ap_start_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state340,
      I1 => \ap_CS_fsm_reg_n_0_[170]\,
      O => grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0
    );
grp_ByteXor_112_fu_453_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_fu_453_n_42,
      Q => grp_ByteXor_112_fu_453_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteXor_113_fu_597: entity work.design_1_clefia_0_0_clefia_ByteXor_113
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(6),
      D(25 downto 24) => ap_NS_fsm(170 downto 169),
      D(23 downto 22) => ap_NS_fsm(166 downto 165),
      D(21 downto 20) => ap_NS_fsm(162 downto 161),
      D(19 downto 18) => ap_NS_fsm(158 downto 157),
      D(17 downto 16) => ap_NS_fsm(154 downto 153),
      D(15 downto 14) => ap_NS_fsm(150 downto 149),
      D(13 downto 12) => ap_NS_fsm(146 downto 145),
      D(11 downto 10) => ap_NS_fsm(142 downto 141),
      D(9 downto 8) => ap_NS_fsm(138 downto 137),
      D(7 downto 6) => ap_NS_fsm(134 downto 133),
      D(5 downto 4) => ap_NS_fsm(130 downto 129),
      D(3 downto 2) => ap_NS_fsm(126 downto 125),
      D(1 downto 0) => ap_NS_fsm(122 downto 121),
      DIADI(5 downto 0) => DIADI(6 downto 1),
      DOADO(7 downto 0) => con256_q0(7 downto 0),
      Q(27) => ap_CS_fsm_state472,
      Q(26) => ap_CS_fsm_state342,
      Q(25) => ap_CS_fsm_state170,
      Q(24) => \ap_CS_fsm_reg_n_0_[168]\,
      Q(23) => ap_CS_fsm_state166,
      Q(22) => ap_CS_fsm_state165,
      Q(21) => ap_CS_fsm_state162,
      Q(20) => ap_CS_fsm_state161,
      Q(19) => ap_CS_fsm_state158,
      Q(18) => ap_CS_fsm_state157,
      Q(17) => ap_CS_fsm_state154,
      Q(16) => ap_CS_fsm_state153,
      Q(15) => ap_CS_fsm_state150,
      Q(14) => ap_CS_fsm_state149,
      Q(13) => ap_CS_fsm_state146,
      Q(12) => ap_CS_fsm_state145,
      Q(11) => ap_CS_fsm_state142,
      Q(10) => ap_CS_fsm_state141,
      Q(9) => ap_CS_fsm_state138,
      Q(8) => ap_CS_fsm_state137,
      Q(7) => ap_CS_fsm_state134,
      Q(6) => ap_CS_fsm_state133,
      Q(5) => ap_CS_fsm_state130,
      Q(4) => ap_CS_fsm_state129,
      Q(3) => ap_CS_fsm_state126,
      Q(2) => ap_CS_fsm_state125,
      Q(1) => ap_CS_fsm_state122,
      Q(0) => ap_CS_fsm_state121,
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_8_reg_200_reg[7]_0\(6) => grp_ByteXor_113_fu_597_dst_address0(7),
      \add_ln124_8_reg_200_reg[7]_0\(5 downto 0) => grp_ByteXor_113_fu_597_dst_address0(5 downto 0),
      \ap_CS_fsm_reg[129]\ => grp_ByteXor_113_fu_597_n_2,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[3]_0\(1) => grp_ByteXor_113_fu_597_dst_ce0,
      \ap_CS_fsm_reg[3]_0\(0) => grp_ByteXor_113_fu_597_con256_ce0,
      ap_clk => ap_clk,
      b_ce0 => b_ce0,
      b_offset(3) => \q0_reg_i_33__0_n_0\,
      b_offset(2) => con256_U_n_15,
      b_offset(1) => con256_U_n_16,
      b_offset(0) => con256_U_n_17,
      con256_address0(7 downto 4) => grp_ByteXor_113_fu_597_con256_address0(8 downto 5),
      con256_address0(3 downto 0) => grp_ByteXor_113_fu_597_con256_address0(3 downto 0),
      grp_ByteXor_11151_fu_384_b_offset(0) => grp_ByteXor_11151_fu_384_b_offset(3),
      grp_ByteXor_112_2_fu_366_b_address0(0) => grp_ByteXor_112_2_fu_366_b_address0(2),
      grp_ByteXor_112_fu_453_dst_d0(7 downto 0) => grp_ByteXor_112_fu_453_dst_d0(7 downto 0),
      grp_ByteXor_113_fu_597_ap_start_reg => grp_ByteXor_113_fu_597_ap_start_reg,
      grp_ByteXor_113_fu_597_ap_start_reg0 => grp_ByteXor_113_fu_597_ap_start_reg0,
      grp_ByteXor_113_fu_597_ap_start_reg_reg => grp_ByteXor_113_fu_597_n_55,
      grp_ByteXor_1_fu_524_b_address0(0) => grp_ByteXor_1_fu_524_b_address0(4),
      \idx_fu_36_reg[4]_0\(0) => grp_ByteXor_113_fu_597_n_37,
      \idx_fu_36_reg[4]_1\(0) => idx_fu_36_reg(4),
      q0(7 downto 0) => lk_q0(7 downto 0),
      q0_reg => \q0_reg_i_13__3_n_0\,
      q0_reg_0 => grp_ClefiaF1Xor_1_fu_543_n_86,
      q0_reg_1 => con256_U_n_18,
      q0_reg_2 => fout_3_U_n_0,
      q0_reg_3 => con256_U_n_10,
      ram_reg => \ram_reg_i_51__1_n_0\,
      ram_reg_0 => grp_ByteXor_112_1_fu_645_n_38,
      ram_reg_1 => \reg_569_reg[4]\,
      ram_reg_10(5 downto 0) => grp_ByteXor_111_fu_848_dst_d0(6 downto 1),
      ram_reg_11 => \ram_reg_i_53__1_n_0\,
      ram_reg_12 => grp_ByteXor_112_1_fu_645_n_51,
      ram_reg_13 => grp_ByteXor_112_1_fu_645_n_52,
      ram_reg_14 => grp_ByteXor_112_1_fu_645_n_53,
      ram_reg_15 => grp_ByteXor_112_1_fu_645_n_54,
      ram_reg_16 => grp_ByteXor_112_1_fu_645_n_55,
      ram_reg_17 => grp_ByteXor_112_1_fu_645_n_56,
      ram_reg_2 => ram_reg,
      ram_reg_3 => ram_reg_0,
      ram_reg_4 => ram_reg_8,
      ram_reg_5 => ram_reg_2,
      ram_reg_6 => \ram_reg_i_50__0_n_0\,
      ram_reg_7 => grp_ByteXor_112_1_fu_645_n_47,
      ram_reg_8 => grp_ByteXor_111_fu_848_n_24,
      ram_reg_9(3 downto 0) => grp_ByteCpy_120_fu_490_dst_d0(7 downto 4),
      \ram_reg_i_25__2_0\(0) => grp_ByteCpy_120_fu_490_dst_ce0,
      \ram_reg_i_25__2_1\ => ram_reg_i_119_n_0,
      \ram_reg_i_25__2_2\(0) => grp_ByteXor_112_fu_453_dst_ce0,
      \ram_reg_i_30__1_0\ => skey_U_n_23,
      \ram_reg_i_30__1_1\ => ram_reg_i_123_n_0,
      \ram_reg_i_30__1_2\(0) => grp_ByteXor_112_fu_453_dst_address0(6),
      \xor_ln124_reg_205_reg[0]_0\ => grp_ByteXor_113_fu_597_n_29,
      \xor_ln124_reg_205_reg[7]_0\ => grp_ByteXor_113_fu_597_n_36
    );
grp_ByteXor_113_fu_597_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0,
      I1 => grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0,
      I2 => ap_CS_fsm_state161,
      I3 => ap_CS_fsm_state149,
      I4 => ap_CS_fsm_state141,
      O => grp_ByteXor_113_fu_597_ap_start_reg0
    );
grp_ByteXor_113_fu_597_ap_start_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state121,
      I1 => ap_CS_fsm_state129,
      I2 => ap_CS_fsm_state153,
      I3 => \ap_CS_fsm_reg_n_0_[168]\,
      I4 => ap_CS_fsm_state137,
      I5 => ap_CS_fsm_state133,
      O => grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0
    );
grp_ByteXor_113_fu_597_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state157,
      I1 => ap_CS_fsm_state145,
      I2 => ap_CS_fsm_state125,
      I3 => ap_CS_fsm_state165,
      O => grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0
    );
grp_ByteXor_113_fu_597_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_113_fu_597_n_55,
      Q => grp_ByteXor_113_fu_597_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ByteXor_114_fu_741: entity work.design_1_clefia_0_0_clefia_ByteXor_114
     port map (
      ADDRARDADDR(0) => sel(4),
      D(21 downto 20) => ap_NS_fsm(339 downto 338),
      D(19 downto 18) => ap_NS_fsm(335 downto 334),
      D(17 downto 16) => ap_NS_fsm(331 downto 330),
      D(15 downto 14) => ap_NS_fsm(327 downto 326),
      D(13 downto 12) => ap_NS_fsm(323 downto 322),
      D(11 downto 10) => ap_NS_fsm(319 downto 318),
      D(9 downto 8) => ap_NS_fsm(315 downto 314),
      D(7 downto 6) => ap_NS_fsm(311 downto 310),
      D(5 downto 4) => ap_NS_fsm(307 downto 306),
      D(3 downto 2) => ap_NS_fsm(303 downto 302),
      D(1 downto 0) => ap_NS_fsm(299 downto 298),
      DOADO(7 downto 0) => con192_q0(7 downto 0),
      Q(21) => ap_CS_fsm_state339,
      Q(20) => ap_CS_fsm_state338,
      Q(19) => ap_CS_fsm_state335,
      Q(18) => ap_CS_fsm_state334,
      Q(17) => ap_CS_fsm_state331,
      Q(16) => ap_CS_fsm_state330,
      Q(15) => ap_CS_fsm_state327,
      Q(14) => ap_CS_fsm_state326,
      Q(13) => ap_CS_fsm_state323,
      Q(12) => ap_CS_fsm_state322,
      Q(11) => ap_CS_fsm_state319,
      Q(10) => ap_CS_fsm_state318,
      Q(9) => ap_CS_fsm_state315,
      Q(8) => ap_CS_fsm_state314,
      Q(7) => ap_CS_fsm_state311,
      Q(6) => ap_CS_fsm_state310,
      Q(5) => ap_CS_fsm_state307,
      Q(4) => ap_CS_fsm_state306,
      Q(3) => ap_CS_fsm_state303,
      Q(2) => \ap_CS_fsm_reg_n_0_[301]\,
      Q(1) => ap_CS_fsm_state299,
      Q(0) => ap_CS_fsm_state298,
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => WEA(0),
      \add_ln124_5_reg_200_reg[7]_0\(7 downto 0) => grp_ByteXor_114_fu_741_dst_address0(7 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => grp_ByteXor_114_fu_741_con192_ce0,
      \ap_CS_fsm_reg[310]\ => grp_ByteXor_114_fu_741_n_35,
      \ap_CS_fsm_reg[314]\ => grp_ByteXor_114_fu_741_n_33,
      \ap_CS_fsm_reg[330]\ => grp_ByteXor_114_fu_741_n_34,
      \ap_CS_fsm_reg[3]_0\ => grp_ByteXor_114_fu_741_n_1,
      ap_clk => ap_clk,
      b_offset(3) => \q0_reg_i_31__0_n_0\,
      b_offset(2) => con192_U_n_16,
      b_offset(1) => con192_U_n_17,
      b_offset(0) => con192_U_n_18,
      con192_address0(7 downto 4) => grp_ByteXor_114_fu_741_con192_address0(8 downto 5),
      con192_address0(3 downto 0) => grp_ByteXor_114_fu_741_con192_address0(3 downto 0),
      grp_ByteXor_114_fu_741_ap_start_reg => grp_ByteXor_114_fu_741_ap_start_reg,
      grp_ByteXor_114_fu_741_ap_start_reg0 => grp_ByteXor_114_fu_741_ap_start_reg0,
      grp_ByteXor_114_fu_741_ap_start_reg_reg => grp_ByteXor_114_fu_741_n_36,
      \idx_fu_36_reg[4]_0\(0) => idx_fu_36_reg_0(4),
      q0(7 downto 0) => lk_1_q0(7 downto 0),
      q0_reg => \ram_reg_i_69__0_n_0\,
      q0_reg_0 => grp_ClefiaF1Xor_fu_702_n_0,
      q0_reg_1 => con192_U_n_11,
      q0_reg_2 => fout_2_U_n_34,
      q0_reg_3 => con192_U_n_9,
      ram_reg(0) => grp_ByteXor_112_1_fu_645_a_we0,
      ram_reg_0 => ram_reg_i_70_n_0,
      ram_reg_1 => grp_ByteXor_112_fu_453_n_29,
      ram_reg_2 => \reg_569_reg[4]\,
      ram_reg_3 => \ram_reg_i_53__1_n_0\,
      ram_reg_4(0) => grp_ByteXor_111_fu_848_dst_ce0,
      \xor_ln124_reg_205_reg[7]_0\(7 downto 0) => grp_ByteXor_114_fu_741_dst_d0(7 downto 0)
    );
grp_ByteXor_114_fu_741_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state322,
      I1 => ap_CS_fsm_state318,
      I2 => ap_CS_fsm_state298,
      I3 => grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0,
      I4 => grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0,
      O => grp_ByteXor_114_fu_741_ap_start_reg0
    );
grp_ByteXor_114_fu_741_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state306,
      I1 => ap_CS_fsm_state326,
      I2 => ap_CS_fsm_state314,
      I3 => ap_CS_fsm_state330,
      O => grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0
    );
grp_ByteXor_114_fu_741_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[301]\,
      I1 => ap_CS_fsm_state310,
      I2 => ap_CS_fsm_state334,
      I3 => ap_CS_fsm_state338,
      O => grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0
    );
grp_ByteXor_114_fu_741_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_114_fu_741_n_36,
      Q => grp_ByteXor_114_fu_741_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaDoubleSwap_1_fu_637: entity work.design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIBDI(0) => lk_U_n_0,
      E(0) => lk_ce0,
      Q(3 downto 2) => Q(7 downto 6),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[11]_0\ => grp_ClefiaDoubleSwap_1_fu_637_n_15,
      \ap_CS_fsm_reg[11]_1\(3) => ap_CS_fsm_state12_4,
      \ap_CS_fsm_reg[11]_1\(2) => ap_CS_fsm_state10_3,
      \ap_CS_fsm_reg[11]_1\(1) => ap_CS_fsm_state9_2,
      \ap_CS_fsm_reg[11]_1\(0) => ap_CS_fsm_state6_1,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm[0]_i_2__10_n_0\,
      \ap_CS_fsm_reg[17]_0\ => grp_ByteXor_112_fu_453_n_51,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_117_fu_366_dst_we0,
      \ap_CS_fsm_reg[324]\ => grp_ClefiaDoubleSwap_1_fu_637_n_80,
      \ap_CS_fsm_reg[332]\ => grp_ClefiaDoubleSwap_1_fu_637_n_19,
      \ap_CS_fsm_reg[332]_0\(21 downto 20) => ap_NS_fsm(333 downto 332),
      \ap_CS_fsm_reg[332]_0\(19 downto 18) => ap_NS_fsm(325 downto 324),
      \ap_CS_fsm_reg[332]_0\(17 downto 16) => ap_NS_fsm(317 downto 316),
      \ap_CS_fsm_reg[332]_0\(15 downto 14) => ap_NS_fsm(309 downto 308),
      \ap_CS_fsm_reg[332]_0\(13 downto 12) => ap_NS_fsm(301 downto 300),
      \ap_CS_fsm_reg[332]_0\(11 downto 10) => ap_NS_fsm(164 downto 163),
      \ap_CS_fsm_reg[332]_0\(9 downto 8) => ap_NS_fsm(156 downto 155),
      \ap_CS_fsm_reg[332]_0\(7 downto 6) => ap_NS_fsm(148 downto 147),
      \ap_CS_fsm_reg[332]_0\(5 downto 4) => ap_NS_fsm(140 downto 139),
      \ap_CS_fsm_reg[332]_0\(3 downto 2) => ap_NS_fsm(132 downto 131),
      \ap_CS_fsm_reg[332]_0\(1 downto 0) => ap_NS_fsm(124 downto 123),
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaDoubleSwap_1_fu_637_n_28,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaDoubleSwap_1_fu_637_n_25,
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaDoubleSwap_1_fu_637_n_20,
      \ap_CS_fsm_reg[7]_1\(0) => lk_ce1,
      \ap_CS_fsm_reg[7]_2\(0) => lk_1_ce1,
      \ap_CS_fsm_reg[91]\ => \ap_CS_fsm_reg[91]_0\,
      \ap_CS_fsm_reg[93]\ => \ap_CS_fsm_reg[93]_0\,
      ap_clk => ap_clk,
      ap_return_preg(2 downto 0) => ap_return_preg(4 downto 2),
      \ap_return_preg_reg[2]\ => \ap_return_preg_reg[2]_0\,
      \ap_return_preg_reg[3]\ => \ap_return_preg_reg[3]_0\,
      \ap_return_preg_reg[4]\ => \ap_return_preg_reg[4]_0\,
      con256_address0(3 downto 0) => grp_ByteXor_113_fu_597_con256_address0(3 downto 0),
      d0(7) => grp_ClefiaDoubleSwap_1_fu_637_n_72,
      d0(6) => grp_ClefiaDoubleSwap_1_fu_637_n_73,
      d0(5) => grp_ClefiaDoubleSwap_1_fu_637_n_74,
      d0(4) => grp_ClefiaDoubleSwap_1_fu_637_n_75,
      d0(3) => grp_ClefiaDoubleSwap_1_fu_637_n_76,
      d0(2) => grp_ClefiaDoubleSwap_1_fu_637_n_77,
      d0(1) => grp_ClefiaDoubleSwap_1_fu_637_n_78,
      d0(0) => grp_ClefiaDoubleSwap_1_fu_637_n_79,
      grp_ByteCpy_117_fu_366_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_637_n_26,
      grp_ByteXor_112_fu_453_ap_ready => grp_ByteXor_112_fu_453_ap_ready,
      grp_ByteXor_113_fu_597_a_offset1 => grp_ByteXor_113_fu_597_a_offset1,
      grp_ClefiaDoubleSwap_1_fu_637_ap_done => grp_ClefiaDoubleSwap_1_fu_637_ap_done,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address0(4 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_ce0 => grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
      grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0),
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      icmp_ln401_reg_908 => icmp_ln401_reg_908,
      lk_address0(4 downto 0) => lk_address0(4 downto 0),
      lk_d0(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_d0(7 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      q0(7 downto 0) => lk_q0(7 downto 0),
      \q0_reg[7]\ => lk_U_n_26,
      \q0_reg[7]_0\ => \q0_reg_i_13__3_n_0\,
      \q0_reg[7]_1\(0) => grp_ByteCpy_114_fu_471_dst_we0,
      \q0_reg[7]_2\(0) => grp_ByteXor_113_fu_597_con256_ce0,
      q1(1) => lk_U_n_27,
      q1(0) => lk_U_n_28,
      \q1_reg[0]\ => fout_2_U_n_8,
      \q1_reg[1]\ => fout_2_U_n_9,
      \q1_reg[2]\ => fout_2_U_n_10,
      \q1_reg[3]\ => fout_2_U_n_11,
      \q1_reg[4]\ => fout_2_U_n_12,
      \q1_reg[5]\ => fout_2_U_n_13,
      \q1_reg[6]\ => fout_2_U_n_14,
      \q1_reg[7]\(4 downto 0) => grp_ByteCpy_114_fu_471_dst_address0(4 downto 0),
      \q1_reg[7]_0\(0) => idx_fu_36_reg(4),
      \q1_reg[7]_1\ => fout_2_U_n_15,
      ram_reg(7 downto 0) => lk_1_q0(7 downto 0),
      ram_reg_0 => lk_U_n_17,
      \ram_reg_0_31_0_0_i_12__3\(30) => ap_CS_fsm_state341,
      \ram_reg_0_31_0_0_i_12__3\(29) => ap_CS_fsm_state337,
      \ram_reg_0_31_0_0_i_12__3\(28) => ap_CS_fsm_state333,
      \ram_reg_0_31_0_0_i_12__3\(27) => ap_CS_fsm_state332,
      \ram_reg_0_31_0_0_i_12__3\(26) => ap_CS_fsm_state329,
      \ram_reg_0_31_0_0_i_12__3\(25) => ap_CS_fsm_state325,
      \ram_reg_0_31_0_0_i_12__3\(24) => ap_CS_fsm_state324,
      \ram_reg_0_31_0_0_i_12__3\(23) => ap_CS_fsm_state321,
      \ram_reg_0_31_0_0_i_12__3\(22) => ap_CS_fsm_state317,
      \ram_reg_0_31_0_0_i_12__3\(21) => ap_CS_fsm_state316,
      \ram_reg_0_31_0_0_i_12__3\(20) => ap_CS_fsm_state313,
      \ram_reg_0_31_0_0_i_12__3\(19) => ap_CS_fsm_state309,
      \ram_reg_0_31_0_0_i_12__3\(18) => ap_CS_fsm_state308,
      \ram_reg_0_31_0_0_i_12__3\(17) => ap_CS_fsm_state305,
      \ram_reg_0_31_0_0_i_12__3\(16) => ap_CS_fsm_state301,
      \ram_reg_0_31_0_0_i_12__3\(15) => ap_CS_fsm_state300,
      \ram_reg_0_31_0_0_i_12__3\(14) => ap_CS_fsm_state172,
      \ram_reg_0_31_0_0_i_12__3\(13) => ap_CS_fsm_state164,
      \ram_reg_0_31_0_0_i_12__3\(12) => ap_CS_fsm_state163,
      \ram_reg_0_31_0_0_i_12__3\(11) => ap_CS_fsm_state156,
      \ram_reg_0_31_0_0_i_12__3\(10) => ap_CS_fsm_state155,
      \ram_reg_0_31_0_0_i_12__3\(9) => ap_CS_fsm_state148,
      \ram_reg_0_31_0_0_i_12__3\(8) => ap_CS_fsm_state147,
      \ram_reg_0_31_0_0_i_12__3\(7) => ap_CS_fsm_state140,
      \ram_reg_0_31_0_0_i_12__3\(6) => ap_CS_fsm_state139,
      \ram_reg_0_31_0_0_i_12__3\(5) => ap_CS_fsm_state132,
      \ram_reg_0_31_0_0_i_12__3\(4) => ap_CS_fsm_state131,
      \ram_reg_0_31_0_0_i_12__3\(3) => ap_CS_fsm_state124,
      \ram_reg_0_31_0_0_i_12__3\(2) => \ap_CS_fsm_reg_n_0_[122]\,
      \ram_reg_0_31_0_0_i_12__3\(1) => ap_CS_fsm_state120,
      \ram_reg_0_31_0_0_i_12__3\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \reg_569_reg[2]\ => skey_U_n_12,
      \reg_569_reg[2]_0\ => \retval_0_reg_425_reg_n_0_[2]\,
      \reg_569_reg[2]_1\ => \icmp_ln398_reg_904_reg_n_0_[0]\,
      \reg_569_reg[2]_2\ => \icmp_ln395_reg_900_reg_n_0_[0]\,
      \reg_569_reg[2]_3\ => grp_ByteXor_112_fu_453_n_27,
      \reg_569_reg[3]\ => \retval_0_reg_425_reg_n_0_[3]\,
      \reg_569_reg[4]\ => \retval_0_reg_425_reg_n_0_[4]\,
      \reg_569_reg[4]_0\ => \reg_569_reg[4]\,
      \retval_0_reg_425_reg[2]\ => grp_ClefiaDoubleSwap_1_fu_637_n_38,
      \retval_0_reg_425_reg[3]\ => grp_ClefiaDoubleSwap_1_fu_637_n_39,
      \retval_0_reg_425_reg[4]\ => grp_ClefiaDoubleSwap_1_fu_637_n_40,
      shl_ln1_fu_916_p3(2 downto 0) => shl_ln1_fu_916_p3(2 downto 0),
      \tmp_9_reg_864_reg[0]_0\(1) => lk_1_U_n_1,
      \tmp_9_reg_864_reg[0]_0\(0) => lk_1_U_n_8
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state308,
      I2 => ap_CS_fsm_state300,
      I3 => ap_CS_fsm_state131,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0,
      I5 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state135,
      I1 => ap_CS_fsm_state304,
      I2 => ap_CS_fsm_state159,
      I3 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0,
      I4 => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state324,
      I1 => ap_CS_fsm_state147,
      I2 => \ap_CS_fsm_reg_n_0_[122]\,
      I3 => ap_CS_fsm_state139,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[170]\,
      I1 => ap_CS_fsm_state340,
      I2 => ap_CS_fsm_state332,
      I3 => ap_CS_fsm_state163,
      I4 => ap_CS_fsm_state316,
      I5 => ap_CS_fsm_state155,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state143,
      I1 => ap_CS_fsm_state167,
      I2 => ap_CS_fsm_state127,
      I3 => ap_CS_fsm_state328,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[150]\,
      I1 => ap_CS_fsm_state336,
      I2 => ap_CS_fsm_state320,
      I3 => ap_CS_fsm_state312,
      O => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0
    );
grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_637_n_26,
      Q => grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaDoubleSwap_fu_877: entity work.design_1_clefia_0_0_clefia_ClefiaDoubleSwap
     port map (
      D(7 downto 6) => ap_NS_fsm(464 downto 463),
      D(5 downto 4) => ap_NS_fsm(456 downto 455),
      D(3 downto 2) => ap_NS_fsm(448 downto 447),
      D(1 downto 0) => ap_NS_fsm(440 downto 439),
      E(0) => lk_2_ce1,
      Q(7) => ap_CS_fsm_state464,
      Q(6) => \ap_CS_fsm_reg_n_0_[462]\,
      Q(5) => ap_CS_fsm_state456,
      Q(4) => ap_CS_fsm_state455,
      Q(3) => ap_CS_fsm_state448,
      Q(2) => ap_CS_fsm_state447,
      Q(1) => ap_CS_fsm_state440,
      Q(0) => ap_CS_fsm_state439,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[11]_0\(0) => ap_CS_fsm_state12_5,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_fu_344_dst_we0,
      ap_clk => ap_clk,
      grp_ByteCpy_fu_344_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_fu_877_n_10,
      grp_ClefiaDoubleSwap_fu_877_ap_done => grp_ClefiaDoubleSwap_fu_877_ap_done,
      grp_ClefiaDoubleSwap_fu_877_ap_start_reg => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      grp_ClefiaDoubleSwap_fu_877_ap_start_reg0 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg0,
      grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_address0(3 downto 0),
      grp_ClefiaDoubleSwap_fu_877_lk_address1(3 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_address1(3 downto 0),
      grp_ClefiaDoubleSwap_fu_877_lk_ce0 => grp_ClefiaDoubleSwap_fu_877_lk_ce0,
      lk_d0(7 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_d0(7 downto 0),
      q0(7 downto 0) => lk_2_q0(7 downto 0),
      q1(7 downto 0) => lk_2_q1(7 downto 0),
      \q1_reg[7]\ => lk_2_U_n_0
    );
grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state447,
      I2 => \ap_CS_fsm_reg_n_0_[462]\,
      I3 => ap_CS_fsm_state471,
      I4 => ap_CS_fsm_state455,
      I5 => ap_CS_fsm_state439,
      O => grp_ClefiaDoubleSwap_fu_877_ap_start_reg0
    );
grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[442]\,
      I1 => ap_CS_fsm_state467,
      I2 => ap_CS_fsm_state451,
      I3 => ap_CS_fsm_state459,
      O => grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0
    );
grp_ClefiaDoubleSwap_fu_877_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_fu_877_n_10,
      Q => grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF0Xor_125_fu_777: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_125
     port map (
      ADDRBWRADDR(7 downto 0) => sel_16(7 downto 0),
      D(23 downto 22) => ap_NS_fsm(432 downto 431),
      D(21 downto 20) => ap_NS_fsm(424 downto 423),
      D(19 downto 18) => ap_NS_fsm(416 downto 415),
      D(17 downto 16) => ap_NS_fsm(408 downto 407),
      D(15 downto 14) => ap_NS_fsm(400 downto 399),
      D(13 downto 12) => ap_NS_fsm(392 downto 391),
      D(11 downto 10) => ap_NS_fsm(384 downto 383),
      D(9 downto 8) => ap_NS_fsm(376 downto 375),
      D(7 downto 6) => ap_NS_fsm(368 downto 367),
      D(5 downto 4) => ap_NS_fsm(360 downto 359),
      D(3 downto 2) => ap_NS_fsm(352 downto 351),
      D(1 downto 0) => ap_NS_fsm(344 downto 343),
      Q(23) => ap_CS_fsm_state432,
      Q(22) => ap_CS_fsm_state431,
      Q(21) => ap_CS_fsm_state424,
      Q(20) => \ap_CS_fsm_reg_n_0_[422]\,
      Q(19) => ap_CS_fsm_state416,
      Q(18) => ap_CS_fsm_state415,
      Q(17) => ap_CS_fsm_state408,
      Q(16) => ap_CS_fsm_state407,
      Q(15) => ap_CS_fsm_state400,
      Q(14) => ap_CS_fsm_state399,
      Q(13) => ap_CS_fsm_state392,
      Q(12) => ap_CS_fsm_state391,
      Q(11) => ap_CS_fsm_state384,
      Q(10) => ap_CS_fsm_state383,
      Q(9) => ap_CS_fsm_state376,
      Q(8) => ap_CS_fsm_state375,
      Q(7) => ap_CS_fsm_state368,
      Q(6) => ap_CS_fsm_state367,
      Q(5) => ap_CS_fsm_state360,
      Q(4) => ap_CS_fsm_state359,
      Q(3) => ap_CS_fsm_state352,
      Q(2) => ap_CS_fsm_state351,
      Q(1) => ap_CS_fsm_state344,
      Q(0) => ap_CS_fsm_state343,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]_0\(0) => grp_ClefiaF0Xor_125_fu_777_rk_ce0,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_125_fu_777_n_25,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_state6_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      clefia_s0_ce0 => clefia_s0_ce0_18,
      clefia_s1_ce0 => clefia_s1_ce0_17,
      \dst3_01_fu_42_reg[7]\(7 downto 0) => \grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2\(7 downto 0),
      grp_ByteXor_143_fu_146_ap_start_reg_reg_0 => grp_ClefiaF0Xor_125_fu_777_n_28,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      grp_ClefiaF0Xor_125_fu_777_ap_start_reg0 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg0,
      grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0) => grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0),
      grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_ce0 => grp_ClefiaF0Xor_125_fu_777_src_ce0,
      \q0[7]_i_2__4\ => fin_U_n_1,
      q0_reg(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      q0_reg_0(7 downto 0) => q1(7 downto 0),
      q0_reg_1 => grp_ClefiaF1Xor_2_fu_802_n_89,
      \ram_reg_0_15_0_0_i_6__0\(0) => grp_ByteCpy_121_fu_482_dst_address0(3),
      \tmp_reg_224_reg[7]\(7 downto 0) => \grp_ByteXor_143_fu_146/tmp_reg_224\(7 downto 0),
      \zext_ln117_reg_93_reg[3]\ => grp_ClefiaF0Xor_125_fu_777_n_27
    );
grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state431,
      I1 => ap_CS_fsm_state391,
      I2 => ap_CS_fsm_state383,
      I3 => ap_CS_fsm_state359,
      I4 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0,
      I5 => grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF0Xor_125_fu_777_ap_start_reg0
    );
grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state407,
      I1 => ap_CS_fsm_state351,
      I2 => ap_CS_fsm_state415,
      I3 => ap_CS_fsm_state343,
      O => grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0
    );
grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state375,
      I1 => ap_CS_fsm_state367,
      I2 => \ap_CS_fsm_reg_n_0_[422]\,
      I3 => ap_CS_fsm_state399,
      O => grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0
    );
grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_125_fu_777_n_28,
      Q => grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF0Xor_1_fu_663: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_1
     port map (
      ADDRBWRADDR(7 downto 0) => sel_19(7 downto 0),
      D(7 downto 0) => \clefia_s0_U/q0_reg_8\(7 downto 0),
      DOADO(2 downto 1) => clefia_s0_q0(7 downto 6),
      DOADO(0) => clefia_s0_q0(3),
      DOBDO(7 downto 0) => clefia_s1_q0(7 downto 0),
      E(0) => fin_2_ce0,
      Q(0) => ap_CS_fsm_state6_7,
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_30_reg_219_reg[3]\ => grp_ClefiaF0Xor_1_fu_663_n_12,
      \add_ln124_30_reg_219_reg[4]\ => grp_ClefiaF0Xor_1_fu_663_n_14,
      \add_ln162_reg_397_reg[4]_0\ => fout_2_U_n_33,
      \ap_CS_fsm_reg[1]_0\(0) => grp_ClefiaF0Xor_1_fu_663_rk_ce0,
      \ap_CS_fsm_reg[292]\(37 downto 36) => ap_NS_fsm(293 downto 292),
      \ap_CS_fsm_reg[292]\(35 downto 34) => ap_NS_fsm(289 downto 288),
      \ap_CS_fsm_reg[292]\(33 downto 32) => ap_NS_fsm(281 downto 280),
      \ap_CS_fsm_reg[292]\(31 downto 30) => ap_NS_fsm(277 downto 276),
      \ap_CS_fsm_reg[292]\(29 downto 28) => ap_NS_fsm(269 downto 268),
      \ap_CS_fsm_reg[292]\(27 downto 26) => ap_NS_fsm(265 downto 264),
      \ap_CS_fsm_reg[292]\(25 downto 24) => ap_NS_fsm(257 downto 256),
      \ap_CS_fsm_reg[292]\(23 downto 22) => ap_NS_fsm(253 downto 252),
      \ap_CS_fsm_reg[292]\(21 downto 20) => ap_NS_fsm(245 downto 244),
      \ap_CS_fsm_reg[292]\(19 downto 18) => ap_NS_fsm(241 downto 240),
      \ap_CS_fsm_reg[292]\(17 downto 16) => ap_NS_fsm(233 downto 232),
      \ap_CS_fsm_reg[292]\(15 downto 14) => ap_NS_fsm(229 downto 228),
      \ap_CS_fsm_reg[292]\(13 downto 12) => ap_NS_fsm(221 downto 220),
      \ap_CS_fsm_reg[292]\(11 downto 10) => ap_NS_fsm(217 downto 216),
      \ap_CS_fsm_reg[292]\(9 downto 8) => ap_NS_fsm(209 downto 208),
      \ap_CS_fsm_reg[292]\(7 downto 6) => ap_NS_fsm(205 downto 204),
      \ap_CS_fsm_reg[292]\(5 downto 4) => ap_NS_fsm(197 downto 196),
      \ap_CS_fsm_reg[292]\(3 downto 2) => ap_NS_fsm(193 downto 192),
      \ap_CS_fsm_reg[292]\(1 downto 0) => ap_NS_fsm(185 downto 184),
      \ap_CS_fsm_reg[292]_0\(38) => ap_CS_fsm_state293,
      \ap_CS_fsm_reg[292]_0\(37) => ap_CS_fsm_state292,
      \ap_CS_fsm_reg[292]_0\(36) => ap_CS_fsm_state289,
      \ap_CS_fsm_reg[292]_0\(35) => \ap_CS_fsm_reg_n_0_[287]\,
      \ap_CS_fsm_reg[292]_0\(34) => ap_CS_fsm_state281,
      \ap_CS_fsm_reg[292]_0\(33) => ap_CS_fsm_state280,
      \ap_CS_fsm_reg[292]_0\(32) => ap_CS_fsm_state277,
      \ap_CS_fsm_reg[292]_0\(31) => ap_CS_fsm_state276,
      \ap_CS_fsm_reg[292]_0\(30) => ap_CS_fsm_state269,
      \ap_CS_fsm_reg[292]_0\(29) => ap_CS_fsm_state268,
      \ap_CS_fsm_reg[292]_0\(28) => ap_CS_fsm_state265,
      \ap_CS_fsm_reg[292]_0\(27) => ap_CS_fsm_state264,
      \ap_CS_fsm_reg[292]_0\(26) => ap_CS_fsm_state257,
      \ap_CS_fsm_reg[292]_0\(25) => ap_CS_fsm_state256,
      \ap_CS_fsm_reg[292]_0\(24) => ap_CS_fsm_state253,
      \ap_CS_fsm_reg[292]_0\(23) => ap_CS_fsm_state252,
      \ap_CS_fsm_reg[292]_0\(22) => ap_CS_fsm_state245,
      \ap_CS_fsm_reg[292]_0\(21) => ap_CS_fsm_state244,
      \ap_CS_fsm_reg[292]_0\(20) => ap_CS_fsm_state241,
      \ap_CS_fsm_reg[292]_0\(19) => ap_CS_fsm_state240,
      \ap_CS_fsm_reg[292]_0\(18) => ap_CS_fsm_state233,
      \ap_CS_fsm_reg[292]_0\(17) => ap_CS_fsm_state232,
      \ap_CS_fsm_reg[292]_0\(16) => ap_CS_fsm_state229,
      \ap_CS_fsm_reg[292]_0\(15) => ap_CS_fsm_state228,
      \ap_CS_fsm_reg[292]_0\(14) => ap_CS_fsm_state221,
      \ap_CS_fsm_reg[292]_0\(13) => ap_CS_fsm_state220,
      \ap_CS_fsm_reg[292]_0\(12) => ap_CS_fsm_state217,
      \ap_CS_fsm_reg[292]_0\(11) => ap_CS_fsm_state216,
      \ap_CS_fsm_reg[292]_0\(10) => ap_CS_fsm_state209,
      \ap_CS_fsm_reg[292]_0\(9) => ap_CS_fsm_state208,
      \ap_CS_fsm_reg[292]_0\(8) => ap_CS_fsm_state205,
      \ap_CS_fsm_reg[292]_0\(7) => ap_CS_fsm_state204,
      \ap_CS_fsm_reg[292]_0\(6) => ap_CS_fsm_state197,
      \ap_CS_fsm_reg[292]_0\(5) => ap_CS_fsm_state196,
      \ap_CS_fsm_reg[292]_0\(4) => ap_CS_fsm_state193,
      \ap_CS_fsm_reg[292]_0\(3) => ap_CS_fsm_state192,
      \ap_CS_fsm_reg[292]_0\(2) => ap_CS_fsm_state185,
      \ap_CS_fsm_reg[292]_0\(1) => ap_CS_fsm_state184,
      \ap_CS_fsm_reg[292]_0\(0) => ap_CS_fsm_state179,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_1_fu_663_n_54,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s0_ce0_0 => clefia_s0_ce0_20,
      \dst3_01_fu_42_reg[7]\(7 downto 0) => \grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      grp_ByteXor_fu_165_ap_start_reg_reg_0 => grp_ClefiaF0Xor_1_fu_663_n_57,
      grp_ClefiaF0Xor_1_fu_663_ap_done => grp_ClefiaF0Xor_1_fu_663_ap_done,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_663_ap_start_reg0 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg0,
      grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_dst_address0(2 downto 0),
      grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0),
      grp_ClefiaF0Xor_1_fu_663_src_address0(4 downto 0) => grp_ClefiaF0Xor_1_fu_663_src_address0(4 downto 0),
      grp_ClefiaF1Xor_fu_702_src_ce0 => grp_ClefiaF1Xor_fu_702_src_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \q0_reg[7]\ => fout_2_U_n_32,
      \q0_reg[7]_0\(0) => grp_ByteCpy_115_fu_445_dst_we0,
      \q0_reg[7]_1\ => fin_2_U_n_0,
      \q0_reg[7]_2\(0) => grp_ByteCpy_118_fu_582_dst_ce0,
      \q0_reg[7]_3\ => fout_2_U_n_34,
      \ram_reg_0_31_0_0_i_6__1\ => grp_ByteCpy_118_fu_582_n_82,
      \ram_reg_0_31_0_0_i_7__1\ => grp_ByteCpy_118_fu_582_n_83,
      \tmp_reg_224_reg[7]\(7 downto 0) => \grp_ByteXor_fu_165/tmp_reg_224\(7 downto 0),
      \x_3_reg_334_reg[7]_0\(7) => grp_ClefiaF0Xor_1_fu_663_n_78,
      \x_3_reg_334_reg[7]_0\(6) => grp_ClefiaF0Xor_1_fu_663_n_79,
      \x_3_reg_334_reg[7]_0\(5) => grp_ClefiaF0Xor_1_fu_663_n_80,
      \x_3_reg_334_reg[7]_0\(4) => grp_ClefiaF0Xor_1_fu_663_n_81,
      \x_3_reg_334_reg[7]_0\(3) => grp_ClefiaF0Xor_1_fu_663_n_82,
      \x_3_reg_334_reg[7]_0\(2) => grp_ClefiaF0Xor_1_fu_663_n_83,
      \x_3_reg_334_reg[7]_0\(1) => grp_ClefiaF0Xor_1_fu_663_n_84,
      \x_3_reg_334_reg[7]_0\(0) => grp_ClefiaF0Xor_1_fu_663_n_85,
      \y_0_reg_377_reg[4]_0\ => grp_ClefiaF1Xor_1_fu_543_n_12,
      \y_0_reg_377_reg[5]_0\ => grp_ClefiaF1Xor_1_fu_543_n_3,
      \y_1_reg_382_reg[2]_0\ => grp_ClefiaF1Xor_1_fu_543_n_13
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state268,
      I2 => ap_CS_fsm_state192,
      I3 => ap_CS_fsm_state204,
      I4 => ap_CS_fsm_state180,
      I5 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg0
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state232,
      I1 => ap_CS_fsm_state196,
      I2 => \ap_CS_fsm_reg_n_0_[287]\,
      I3 => ap_CS_fsm_state276,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state240,
      I1 => ap_CS_fsm_state264,
      I2 => ap_CS_fsm_state228,
      I3 => ap_CS_fsm_state244,
      I4 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0,
      I5 => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state256,
      I1 => ap_CS_fsm_state292,
      I2 => ap_CS_fsm_state252,
      I3 => ap_CS_fsm_state216,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state220,
      I1 => ap_CS_fsm_state208,
      I2 => ap_CS_fsm_state280,
      I3 => ap_CS_fsm_state184,
      O => grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0
    );
grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_1_fu_663_n_57,
      Q => grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF0Xor_2_fu_504: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2
     port map (
      ADDRBWRADDR(7 downto 0) => sel_13(7 downto 0),
      D(39 downto 38) => ap_NS_fsm(116 downto 115),
      D(37 downto 36) => ap_NS_fsm(112 downto 111),
      D(35 downto 34) => ap_NS_fsm(104 downto 103),
      D(33 downto 32) => ap_NS_fsm(100 downto 99),
      D(31 downto 30) => ap_NS_fsm(92 downto 91),
      D(29 downto 28) => ap_NS_fsm(88 downto 87),
      D(27 downto 26) => ap_NS_fsm(80 downto 79),
      D(25 downto 24) => ap_NS_fsm(76 downto 75),
      D(23 downto 22) => ap_NS_fsm(68 downto 67),
      D(21 downto 20) => ap_NS_fsm(64 downto 63),
      D(19 downto 18) => ap_NS_fsm(56 downto 55),
      D(17 downto 16) => ap_NS_fsm(52 downto 51),
      D(15 downto 14) => ap_NS_fsm(44 downto 43),
      D(13 downto 12) => ap_NS_fsm(40 downto 39),
      D(11 downto 10) => ap_NS_fsm(32 downto 31),
      D(9 downto 8) => ap_NS_fsm(28 downto 27),
      D(7 downto 6) => ap_NS_fsm(20 downto 19),
      D(5 downto 4) => ap_NS_fsm(16 downto 15),
      D(3 downto 2) => ap_NS_fsm(8 downto 7),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(39) => ap_CS_fsm_state116,
      Q(38) => ap_CS_fsm_state115,
      Q(37) => ap_CS_fsm_state112,
      Q(36) => ap_CS_fsm_state111,
      Q(35) => ap_CS_fsm_state104,
      Q(34) => ap_CS_fsm_state103,
      Q(33) => ap_CS_fsm_state100,
      Q(32) => ap_CS_fsm_state99,
      Q(31) => ap_CS_fsm_state92,
      Q(30) => ap_CS_fsm_state91,
      Q(29) => ap_CS_fsm_state88,
      Q(28) => ap_CS_fsm_state87,
      Q(27) => ap_CS_fsm_state80,
      Q(26) => ap_CS_fsm_state79,
      Q(25) => ap_CS_fsm_state76,
      Q(24) => ap_CS_fsm_state75,
      Q(23) => ap_CS_fsm_state68,
      Q(22) => ap_CS_fsm_state67,
      Q(21) => ap_CS_fsm_state64,
      Q(20) => ap_CS_fsm_state63,
      Q(19) => ap_CS_fsm_state56,
      Q(18) => ap_CS_fsm_state55,
      Q(17) => ap_CS_fsm_state52,
      Q(16) => ap_CS_fsm_state51,
      Q(15) => ap_CS_fsm_state44,
      Q(14) => ap_CS_fsm_state43,
      Q(13) => ap_CS_fsm_state40,
      Q(12) => ap_CS_fsm_state39,
      Q(11) => ap_CS_fsm_state32,
      Q(10) => ap_CS_fsm_state31,
      Q(9) => ap_CS_fsm_state28,
      Q(8) => ap_CS_fsm_state27,
      Q(7) => ap_CS_fsm_state20,
      Q(6) => ap_CS_fsm_state19,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state15,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_0_[2]\,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]_0\(0) => grp_ClefiaF0Xor_2_fu_504_rk_ce0,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_2_fu_504_n_40,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_state6_12,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0_15,
      clefia_s1_ce0 => clefia_s1_ce0_14,
      \dst3_01_fu_42_reg[7]\(7 downto 0) => \grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      grp_ByteXor_fu_165_ap_start_reg_reg_0 => grp_ClefiaF0Xor_2_fu_504_n_49,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_504_ap_start_reg0 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg0,
      grp_ClefiaF0Xor_2_fu_504_dst_offset1 => grp_ClefiaF0Xor_2_fu_504_dst_offset1,
      grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_address0(3) => grp_ClefiaF0Xor_2_fu_504_src_address0(4),
      grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_ce0 => grp_ClefiaF0Xor_2_fu_504_src_ce0,
      \idx_fu_26_reg[0]\ => grp_ClefiaF0Xor_2_fu_504_n_42,
      \idx_fu_26_reg[1]\ => grp_ClefiaF0Xor_2_fu_504_n_43,
      \idx_fu_26_reg[2]\ => grp_ClefiaF0Xor_2_fu_504_n_44,
      \idx_fu_26_reg[3]\ => grp_ClefiaF0Xor_2_fu_504_n_45,
      \idx_fu_26_reg[4]\ => grp_ClefiaF0Xor_2_fu_504_n_46,
      \q0[7]_i_3__2\ => fout_3_U_n_1,
      q0_reg(7 downto 0) => \clefia_s0_U/q0_reg_11\(7 downto 0),
      q0_reg_0(7 downto 0) => q1_10(7 downto 0),
      q0_reg_1 => grp_ClefiaF1Xor_1_fu_543_n_0,
      \ram_reg_0_31_0_0_i_15__2\(4 downto 0) => grp_ByteCpy_114_fu_471_src_address0(4 downto 0),
      \ram_reg_0_31_0_0_i_6__0\(0) => grp_ByteCpy_115_fu_445_dst_address0(3),
      \tmp_reg_224_reg[7]\(7 downto 0) => \grp_ByteXor_fu_165/tmp_reg_224_9\(7 downto 0),
      \zext_ln117_reg_93_reg[3]\ => grp_ClefiaF0Xor_2_fu_504_n_47
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state63,
      I2 => ap_CS_fsm_state27,
      I3 => ap_CS_fsm_state43,
      I4 => ap_CS_fsm_state15,
      I5 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg0
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state115,
      I2 => ap_CS_fsm_state111,
      I3 => ap_CS_fsm_state67,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state31,
      I1 => ap_CS_fsm_state39,
      I2 => ap_CS_fsm_state75,
      I3 => ap_CS_fsm_state79,
      I4 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0,
      I5 => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state91,
      I1 => ap_CS_fsm_state19,
      I2 => ap_CS_fsm_state87,
      I3 => ap_CS_fsm_state55,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state103,
      I1 => ap_CS_fsm_state51,
      I2 => ap_CS_fsm_state99,
      I3 => ap_CS_fsm_state7,
      O => grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0
    );
grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_2_fu_504_n_49,
      Q => grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF1Xor_1_fu_543: entity work.design_1_clefia_0_0_clefia_ClefiaF1Xor_1
     port map (
      ADDRARDADDR(6) => grp_ClefiaF1Xor_1_fu_543_n_75,
      ADDRARDADDR(5) => grp_ClefiaF1Xor_1_fu_543_n_76,
      ADDRARDADDR(4) => grp_ClefiaF1Xor_1_fu_543_n_77,
      ADDRARDADDR(3) => grp_ClefiaF1Xor_1_fu_543_n_78,
      ADDRARDADDR(2) => grp_ClefiaF1Xor_1_fu_543_n_79,
      ADDRARDADDR(1) => grp_ClefiaF1Xor_1_fu_543_n_80,
      ADDRARDADDR(0) => grp_ClefiaF1Xor_1_fu_543_n_81,
      ADDRBWRADDR(7 downto 0) => sel_13(7 downto 0),
      D(39 downto 38) => ap_NS_fsm(118 downto 117),
      D(37 downto 36) => ap_NS_fsm(114 downto 113),
      D(35 downto 34) => ap_NS_fsm(106 downto 105),
      D(33 downto 32) => ap_NS_fsm(102 downto 101),
      D(31 downto 30) => ap_NS_fsm(94 downto 93),
      D(29 downto 28) => ap_NS_fsm(90 downto 89),
      D(27 downto 26) => ap_NS_fsm(82 downto 81),
      D(25 downto 24) => ap_NS_fsm(78 downto 77),
      D(23 downto 22) => ap_NS_fsm(70 downto 69),
      D(21 downto 20) => ap_NS_fsm(66 downto 65),
      D(19 downto 18) => ap_NS_fsm(58 downto 57),
      D(17 downto 16) => ap_NS_fsm(54 downto 53),
      D(15 downto 14) => ap_NS_fsm(46 downto 45),
      D(13 downto 12) => ap_NS_fsm(42 downto 41),
      D(11 downto 10) => ap_NS_fsm(34 downto 33),
      D(9 downto 8) => ap_NS_fsm(30 downto 29),
      D(7 downto 6) => ap_NS_fsm(22 downto 21),
      D(5 downto 4) => ap_NS_fsm(18 downto 17),
      D(3 downto 2) => ap_NS_fsm(10 downto 9),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      DOADO(2 downto 1) => clefia_s0_q0(7 downto 6),
      DOADO(0) => clefia_s0_q0(3),
      DOBDO(7 downto 0) => clefia_s1_q0(7 downto 0),
      E(0) => fin_3_ce0,
      Q(41) => ap_CS_fsm_state118,
      Q(40) => \ap_CS_fsm_reg_n_0_[116]\,
      Q(39) => ap_CS_fsm_state116,
      Q(38) => ap_CS_fsm_state114,
      Q(37) => ap_CS_fsm_state113,
      Q(36) => ap_CS_fsm_state106,
      Q(35) => ap_CS_fsm_state105,
      Q(34) => ap_CS_fsm_state102,
      Q(33) => ap_CS_fsm_state101,
      Q(32) => ap_CS_fsm_state94,
      Q(31) => ap_CS_fsm_state93,
      Q(30) => ap_CS_fsm_state90,
      Q(29) => ap_CS_fsm_state89,
      Q(28) => ap_CS_fsm_state82,
      Q(27) => ap_CS_fsm_state81,
      Q(26) => ap_CS_fsm_state78,
      Q(25) => ap_CS_fsm_state77,
      Q(24) => ap_CS_fsm_state70,
      Q(23) => ap_CS_fsm_state69,
      Q(22) => ap_CS_fsm_state66,
      Q(21) => ap_CS_fsm_state65,
      Q(20) => ap_CS_fsm_state58,
      Q(19) => ap_CS_fsm_state57,
      Q(18) => ap_CS_fsm_state54,
      Q(17) => ap_CS_fsm_state53,
      Q(16) => ap_CS_fsm_state46,
      Q(15) => ap_CS_fsm_state45,
      Q(14) => ap_CS_fsm_state42,
      Q(13) => ap_CS_fsm_state41,
      Q(12) => ap_CS_fsm_state34,
      Q(11) => ap_CS_fsm_state33,
      Q(10) => ap_CS_fsm_state30,
      Q(9) => ap_CS_fsm_state29,
      Q(8) => ap_CS_fsm_state22,
      Q(7) => ap_CS_fsm_state21,
      Q(6) => ap_CS_fsm_state18,
      Q(5) => ap_CS_fsm_state17,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_30_reg_219_reg[2]\ => grp_ClefiaF1Xor_1_fu_543_n_33,
      \add_ln124_30_reg_219_reg[4]\ => grp_ClefiaF1Xor_1_fu_543_n_34,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF1Xor_1_fu_543_n_15,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaF1Xor_1_fu_543_n_84,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0_15,
      clefia_s0_ce0_0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0_14,
      con256_address0(6 downto 4) => grp_ByteXor_113_fu_597_con256_address0(7 downto 5),
      con256_address0(3 downto 0) => grp_ByteXor_113_fu_597_con256_address0(3 downto 0),
      con256_ce0 => con256_ce0,
      d0(7) => grp_ClefiaF1Xor_1_fu_543_n_22,
      d0(6) => grp_ClefiaF1Xor_1_fu_543_n_23,
      d0(5) => grp_ClefiaF1Xor_1_fu_543_n_24,
      d0(4) => grp_ClefiaF1Xor_1_fu_543_n_25,
      d0(3) => grp_ClefiaF1Xor_1_fu_543_n_26,
      d0(2) => grp_ClefiaF1Xor_1_fu_543_n_27,
      d0(1) => grp_ClefiaF1Xor_1_fu_543_n_28,
      d0(0) => grp_ClefiaF1Xor_1_fu_543_n_29,
      dst2_02_fu_46_reg => grp_ClefiaF1Xor_1_fu_543_n_3,
      dst2_02_fu_46_reg_0 => grp_ClefiaF1Xor_1_fu_543_n_12,
      dst2_02_fu_46_reg_1(7) => grp_ClefiaF0Xor_1_fu_663_n_78,
      dst2_02_fu_46_reg_1(6) => grp_ClefiaF0Xor_1_fu_663_n_79,
      dst2_02_fu_46_reg_1(5) => grp_ClefiaF0Xor_1_fu_663_n_80,
      dst2_02_fu_46_reg_1(4) => grp_ClefiaF0Xor_1_fu_663_n_81,
      dst2_02_fu_46_reg_1(3) => grp_ClefiaF0Xor_1_fu_663_n_82,
      dst2_02_fu_46_reg_1(2) => grp_ClefiaF0Xor_1_fu_663_n_83,
      dst2_02_fu_46_reg_1(1) => grp_ClefiaF0Xor_1_fu_663_n_84,
      dst2_02_fu_46_reg_1(0) => grp_ClefiaF0Xor_1_fu_663_n_85,
      \dst3_01_fu_42_reg[7]\(7 downto 0) => \grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      fin_3_address0(4 downto 0) => fin_3_address0(4 downto 0),
      fout_3_address0(2 downto 0) => fout_3_address0(2 downto 0),
      grp_ByteCpy_118_fu_582_src_offset(0) => grp_ByteCpy_118_fu_582_src_offset(2),
      grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_rk_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_address0(3) => grp_ClefiaF0Xor_2_fu_504_src_address0(4),
      grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0) => grp_ClefiaF0Xor_2_fu_504_src_address0(2 downto 0),
      grp_ClefiaF0Xor_2_fu_504_src_ce0 => grp_ClefiaF0Xor_2_fu_504_src_ce0,
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      grp_ClefiaF1Xor_1_fu_543_ap_start_reg0 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg0,
      grp_ClefiaF1Xor_1_fu_543_dst_offset1 => grp_ClefiaF1Xor_1_fu_543_dst_offset1,
      \idx_fu_38_reg[2]\ => grp_ClefiaF1Xor_1_fu_543_n_86,
      p_0_in => p_0_in,
      \p_0_in__1\ => \p_0_in__1\,
      q0_reg => grp_ClefiaF1Xor_1_fu_543_n_13,
      \q0_reg[7]\ => fin_3_U_n_0,
      \q0_reg[7]_0\(1) => grp_ByteCpy_118_fu_582_dst_ce0,
      \q0_reg[7]_0\(0) => grp_ByteCpy_118_fu_582_src_ce0,
      \q0_reg[7]_1\(0) => grp_ByteCpy_115_fu_445_dst_we0,
      \q0_reg[7]_10\ => grp_ClefiaF0Xor_2_fu_504_n_44,
      \q0_reg[7]_11\ => grp_ClefiaF0Xor_2_fu_504_n_47,
      \q0_reg[7]_2\ => grp_ClefiaF0Xor_2_fu_504_n_40,
      \q0_reg[7]_3\(4 downto 0) => grp_ByteCpy_118_fu_582_dst_address0(4 downto 0),
      \q0_reg[7]_4\(7 downto 0) => \grp_ByteXor_fu_165/tmp_reg_224_9\(7 downto 0),
      \q0_reg[7]_5\(0) => ap_CS_fsm_state6_12,
      \q0_reg[7]_6\(7 downto 0) => fin_3_q0(7 downto 0),
      \q0_reg[7]_7\ => grp_ClefiaF0Xor_2_fu_504_n_42,
      \q0_reg[7]_8\(2) => idx_fu_32_reg(2),
      \q0_reg[7]_8\(1 downto 0) => grp_ByteCpy_118_fu_582_src_address0(1 downto 0),
      \q0_reg[7]_9\ => grp_ClefiaF0Xor_2_fu_504_n_43,
      q0_reg_0 => con256_U_n_19,
      q0_reg_1 => con256_U_n_11,
      q0_reg_10 => con256_U_n_14,
      q0_reg_11 => con256_U_n_12,
      q0_reg_12(0) => grp_ClefiaF0Xor_2_fu_504_rk_ce0,
      q0_reg_13(0) => grp_ByteXor_113_fu_597_con256_ce0,
      q0_reg_2 => con256_U_n_18,
      q0_reg_3 => con256_U_n_21,
      q0_reg_4 => con256_U_n_20,
      q0_reg_5 => fout_3_U_n_0,
      q0_reg_6 => fout_3_U_n_1,
      q0_reg_7 => \q0_reg_i_13__3_n_0\,
      q0_reg_8 => con256_U_n_9,
      q0_reg_9 => con256_U_n_13,
      ram_reg_0_31_0_0_i_6 => grp_ClefiaF0Xor_2_fu_504_n_45,
      ram_reg_0_31_0_0_i_7(3) => grp_ByteCpy_115_fu_445_dst_address0(4),
      ram_reg_0_31_0_0_i_7(2 downto 0) => grp_ByteCpy_115_fu_445_dst_address0(2 downto 0),
      \ram_reg_0_31_0_0_i_7__0\ => grp_ClefiaF0Xor_2_fu_504_n_46,
      \trunc_ln124_reg_273_reg[1]\ => grp_ClefiaF1Xor_1_fu_543_n_0,
      \z_19_reg_403_reg[7]_0\(7 downto 0) => \clefia_s0_U/q0_reg_11\(7 downto 0),
      \z_reg_380_reg[7]_0\(7 downto 0) => q1_10(7 downto 0)
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state101,
      I2 => ap_CS_fsm_state45,
      I3 => ap_CS_fsm_state89,
      I4 => ap_CS_fsm_state57,
      I5 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg0
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state69,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state105,
      I3 => ap_CS_fsm_state77,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state53,
      I2 => ap_CS_fsm_state93,
      I3 => ap_CS_fsm_state29,
      I4 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0,
      I5 => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[116]\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state81,
      I3 => ap_CS_fsm_state33,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state113,
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state65,
      I3 => ap_CS_fsm_state41,
      O => grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0
    );
grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_1_fu_543_n_84,
      Q => grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF1Xor_2_fu_802: entity work.design_1_clefia_0_0_clefia_ClefiaF1Xor_2
     port map (
      ADDRARDADDR(6) => grp_ClefiaF1Xor_2_fu_802_n_134,
      ADDRARDADDR(5) => grp_ClefiaF1Xor_2_fu_802_n_135,
      ADDRARDADDR(4) => grp_ClefiaF1Xor_2_fu_802_n_136,
      ADDRARDADDR(3) => grp_ClefiaF1Xor_2_fu_802_n_137,
      ADDRARDADDR(2) => grp_ClefiaF1Xor_2_fu_802_n_138,
      ADDRARDADDR(1) => grp_ClefiaF1Xor_2_fu_802_n_139,
      ADDRARDADDR(0) => grp_ClefiaF1Xor_2_fu_802_n_140,
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(23 downto 22) => ap_NS_fsm(434 downto 433),
      D(21 downto 20) => ap_NS_fsm(426 downto 425),
      D(19 downto 18) => ap_NS_fsm(418 downto 417),
      D(17 downto 16) => ap_NS_fsm(410 downto 409),
      D(15 downto 14) => ap_NS_fsm(402 downto 401),
      D(13 downto 12) => ap_NS_fsm(394 downto 393),
      D(11 downto 10) => ap_NS_fsm(386 downto 385),
      D(9 downto 8) => ap_NS_fsm(378 downto 377),
      D(7 downto 6) => ap_NS_fsm(370 downto 369),
      D(5 downto 4) => ap_NS_fsm(362 downto 361),
      D(3 downto 2) => ap_NS_fsm(354 downto 353),
      D(1 downto 0) => ap_NS_fsm(346 downto 345),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => fin_ce0,
      Q(3 downto 2) => Q(11 downto 10),
      Q(1 downto 0) => Q(5 downto 4),
      SR(0) => \^ap_rst_n_inv\,
      \add_ln124_2_reg_219_reg[0]\ => grp_ClefiaF1Xor_2_fu_802_n_106,
      \add_ln124_2_reg_219_reg[1]\ => grp_ClefiaF1Xor_2_fu_802_n_107,
      \add_ln124_2_reg_219_reg[2]\ => grp_ClefiaF1Xor_2_fu_802_n_108,
      \add_ln124_2_reg_219_reg[2]_0\ => grp_ClefiaF1Xor_2_fu_802_n_109,
      \ap_CS_fsm_reg[109]\(3 downto 0) => \ap_CS_fsm_reg[109]_0\(3 downto 0),
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF1Xor_2_fu_802_n_92,
      \ap_CS_fsm_reg[433]\(24) => ap_CS_fsm_state434,
      \ap_CS_fsm_reg[433]\(23) => \ap_CS_fsm_reg_n_0_[432]\,
      \ap_CS_fsm_reg[433]\(22) => ap_CS_fsm_state426,
      \ap_CS_fsm_reg[433]\(21) => ap_CS_fsm_state425,
      \ap_CS_fsm_reg[433]\(20) => ap_CS_fsm_state418,
      \ap_CS_fsm_reg[433]\(19) => ap_CS_fsm_state417,
      \ap_CS_fsm_reg[433]\(18) => ap_CS_fsm_state410,
      \ap_CS_fsm_reg[433]\(17) => ap_CS_fsm_state409,
      \ap_CS_fsm_reg[433]\(16) => ap_CS_fsm_state402,
      \ap_CS_fsm_reg[433]\(15) => ap_CS_fsm_state401,
      \ap_CS_fsm_reg[433]\(14) => ap_CS_fsm_state394,
      \ap_CS_fsm_reg[433]\(13) => ap_CS_fsm_state393,
      \ap_CS_fsm_reg[433]\(12) => ap_CS_fsm_state386,
      \ap_CS_fsm_reg[433]\(11) => ap_CS_fsm_state385,
      \ap_CS_fsm_reg[433]\(10) => ap_CS_fsm_state378,
      \ap_CS_fsm_reg[433]\(9) => ap_CS_fsm_state377,
      \ap_CS_fsm_reg[433]\(8) => ap_CS_fsm_state370,
      \ap_CS_fsm_reg[433]\(7) => ap_CS_fsm_state369,
      \ap_CS_fsm_reg[433]\(6) => ap_CS_fsm_state362,
      \ap_CS_fsm_reg[433]\(5) => ap_CS_fsm_state361,
      \ap_CS_fsm_reg[433]\(4) => ap_CS_fsm_state354,
      \ap_CS_fsm_reg[433]\(3) => ap_CS_fsm_state353,
      \ap_CS_fsm_reg[433]\(2) => ap_CS_fsm_state346,
      \ap_CS_fsm_reg[433]\(1) => ap_CS_fsm_state345,
      \ap_CS_fsm_reg[433]\(0) => ap_CS_fsm_state342,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0_18,
      clefia_s1_ce0 => clefia_s1_ce0,
      clefia_s1_ce0_0 => clefia_s1_ce0_17,
      con128_address0(6 downto 0) => grp_ByteXor_111_fu_848_con128_address0(6 downto 0),
      con128_ce0 => con128_ce0,
      dst2_02_fu_46_reg(5 downto 0) => dst2_02_fu_46_reg(5 downto 0),
      dst2_02_fu_46_reg_0 => dst2_02_fu_46_reg_0,
      dst2_02_fu_46_reg_1(4 downto 0) => dst2_02_fu_46_reg_1(4 downto 0),
      dst2_02_fu_46_reg_2 => dst2_02_fu_46_reg_2,
      dst2_02_fu_46_reg_3(7 downto 0) => dst2_02_fu_46_reg_3(7 downto 0),
      \dst3_01_fu_42_reg[7]\(7 downto 0) => \grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2\(7 downto 0),
      fin_address0(3 downto 0) => fin_address0(3 downto 0),
      grp_ByteXor_143_fu_176_ap_start_reg_reg_0 => grp_ClefiaF1Xor_2_fu_802_n_142,
      grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0) => grp_ClefiaF0Xor_125_fu_777_dst_address0(3 downto 0),
      grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_rk_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0) => grp_ClefiaF0Xor_125_fu_777_src_address0(2 downto 0),
      grp_ClefiaF0Xor_125_fu_777_src_ce0 => grp_ClefiaF0Xor_125_fu_777_src_ce0,
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      grp_ClefiaF1Xor_2_fu_802_ap_start_reg0 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg0,
      \p_0_in__5\ => \p_0_in__5\,
      q0_reg => con128_U_n_8,
      \q0_reg[7]\ => fin_U_n_0,
      \q0_reg[7]_0\(0) => grp_ByteCpy_119_fu_827_dst_ce0,
      \q0_reg[7]_1\(0) => grp_ByteCpy_121_fu_482_dst_we0,
      \q0_reg[7]_2\ => grp_ClefiaF0Xor_125_fu_777_n_25,
      \q0_reg[7]_3\(3 downto 0) => grp_ByteCpy_119_fu_827_dst_address0(3 downto 0),
      \q0_reg[7]_4\(7 downto 0) => \grp_ByteXor_143_fu_146/tmp_reg_224\(7 downto 0),
      \q0_reg[7]_5\(0) => ap_CS_fsm_state6_6,
      \q0_reg[7]_6\(7 downto 0) => fin_q0(7 downto 0),
      \q0_reg[7]_7\ => grp_ClefiaF0Xor_125_fu_777_n_27,
      q0_reg_0 => con128_U_n_9,
      q0_reg_1 => con128_U_n_11,
      q0_reg_10 => con128_U_n_13,
      q0_reg_11(0) => grp_ClefiaF0Xor_125_fu_777_rk_ce0,
      q0_reg_12(0) => grp_ByteXor_111_fu_848_con128_ce0,
      q0_reg_2 => fout_U_n_0,
      q0_reg_3 => fin_U_n_1,
      q0_reg_4 => con128_U_n_12,
      q0_reg_5 => con128_U_n_14,
      q0_reg_6 => \ram_reg_i_53__1_n_0\,
      q0_reg_7 => con128_U_n_16,
      q0_reg_8 => con128_U_n_10,
      q0_reg_9 => con128_U_n_15,
      ram_reg_0_15_0_0_i_5(2 downto 0) => grp_ByteCpy_121_fu_482_dst_address0(2 downto 0),
      \reg_581_reg[1]\ => \reg_581_reg[1]\,
      \reg_581_reg[2]\ => \reg_581_reg[2]\,
      \reg_581_reg[2]_0\ => \reg_581_reg[2]_0\,
      \reg_581_reg[7]\ => \reg_581_reg[7]\,
      \reg_581_reg[7]_0\(7 downto 0) => \reg_581_reg[7]_0\(7 downto 0),
      \reg_581_reg[7]_1\(5 downto 0) => \reg_581_reg[7]_1\(5 downto 0),
      \reg_588_reg[5]\(1 downto 0) => \reg_588_reg[5]\(1 downto 0),
      \reg_588_reg[6]\(7 downto 0) => \reg_588_reg[6]\(7 downto 0),
      \reg_588_reg[7]\(7 downto 0) => \reg_588_reg[7]\(7 downto 0),
      \reg_595_reg[2]\ => \reg_595_reg[2]\,
      \reg_595_reg[6]\(7 downto 0) => \reg_595_reg[6]\(7 downto 0),
      \reg_595_reg[6]_0\(7 downto 0) => \reg_595_reg[6]_0\(7 downto 0),
      \reg_600_reg[0]\ => \reg_600_reg[0]\,
      \reg_600_reg[5]\ => \reg_600_reg[5]\,
      \reg_600_reg[7]\ => \reg_600_reg[7]\,
      \tmp_reg_224_reg[7]\(7) => grp_ClefiaF1Xor_2_fu_802_n_98,
      \tmp_reg_224_reg[7]\(6) => grp_ClefiaF1Xor_2_fu_802_n_99,
      \tmp_reg_224_reg[7]\(5) => grp_ClefiaF1Xor_2_fu_802_n_100,
      \tmp_reg_224_reg[7]\(4) => grp_ClefiaF1Xor_2_fu_802_n_101,
      \tmp_reg_224_reg[7]\(3) => grp_ClefiaF1Xor_2_fu_802_n_102,
      \tmp_reg_224_reg[7]\(2) => grp_ClefiaF1Xor_2_fu_802_n_103,
      \tmp_reg_224_reg[7]\(1) => grp_ClefiaF1Xor_2_fu_802_n_104,
      \tmp_reg_224_reg[7]\(0) => grp_ClefiaF1Xor_2_fu_802_n_105,
      \trunc_ln124_reg_273_reg[1]\ => grp_ClefiaF1Xor_2_fu_802_n_89,
      \x_1_reg_322_reg[7]_0\(7 downto 0) => sel_16(7 downto 0),
      \y_0_3_reg_1475_reg[0]\ => \y_0_3_reg_1475_reg[0]\,
      \y_0_3_reg_1475_reg[2]\ => \y_0_3_reg_1475_reg[2]\,
      \y_0_3_reg_1475_reg[2]_0\ => \y_0_3_reg_1475_reg[2]_0\,
      \y_0_3_reg_1475_reg[5]\ => \y_0_3_reg_1475_reg[5]\,
      \y_1_1_reg_1324_reg[0]\(7 downto 0) => \y_1_1_reg_1324_reg[0]\(7 downto 0),
      \y_1_2_reg_1430_reg[5]\ => \y_1_2_reg_1430_reg[5]\,
      \y_1_3_reg_1480[3]_i_2\ => \y_1_3_reg_1480[3]_i_2\,
      \y_1_3_reg_1480_reg[4]\ => \y_1_3_reg_1480_reg[4]\,
      \y_1_3_reg_1480_reg[4]_0\ => \y_1_3_reg_1480_reg[4]_0\,
      \y_2_2_reg_1435_reg[5]\ => \y_2_2_reg_1435_reg[5]\,
      \y_2_2_reg_1435_reg[7]\(4 downto 0) => \y_2_2_reg_1435_reg[7]\(4 downto 0),
      \y_2_2_reg_1435_reg[7]_0\ => \y_2_2_reg_1435_reg[7]_0\,
      \y_2_3_reg_1485_reg[3]\ => \y_2_3_reg_1485_reg[3]\,
      \y_2_3_reg_1485_reg[4]\ => \y_2_3_reg_1485_reg[4]\,
      \y_3_1_reg_1334[5]_i_2\ => \y_3_1_reg_1334[5]_i_2\,
      \y_3_1_reg_1334_reg[1]\(7 downto 0) => \y_3_1_reg_1334_reg[1]\(7 downto 0),
      \y_3_1_reg_1334_reg[1]_0\ => \y_3_1_reg_1334_reg[1]_0\,
      \y_3_1_reg_1334_reg[3]\ => \y_3_1_reg_1334_reg[3]\,
      \y_3_1_reg_1334_reg[3]_0\ => \y_3_1_reg_1334_reg[3]_0\,
      \y_3_1_reg_1334_reg[3]_1\ => \y_3_1_reg_1334_reg[3]_1\,
      \y_3_1_reg_1334_reg[7]\(7 downto 0) => \y_3_1_reg_1334_reg[7]\(7 downto 0),
      \y_3_2_reg_1440_reg[0]\ => \y_3_2_reg_1440_reg[0]\,
      \y_3_2_reg_1440_reg[0]_0\ => \y_3_2_reg_1440_reg[0]_0\,
      \y_3_2_reg_1440_reg[0]_1\ => \y_3_2_reg_1440_reg[0]_1\,
      \y_3_2_reg_1440_reg[2]\ => \y_3_2_reg_1440_reg[2]\,
      \y_3_2_reg_1440_reg[2]_0\ => \y_3_2_reg_1440_reg[2]_0\,
      \y_3_2_reg_1440_reg[3]\ => \y_3_2_reg_1440_reg[3]\,
      \y_3_2_reg_1440_reg[4]\ => \y_3_2_reg_1440_reg[4]\,
      \y_3_2_reg_1440_reg[6]\ => \y_3_2_reg_1440_reg[6]\,
      \y_3_2_reg_1440_reg[6]_0\ => \y_3_2_reg_1440_reg[6]_0\,
      \y_3_2_reg_1440_reg[6]_1\ => \y_3_2_reg_1440_reg[6]_1\,
      \y_3_3_reg_1490_reg[0]\ => \y_3_3_reg_1490_reg[0]\,
      \y_3_3_reg_1490_reg[2]\ => \y_3_3_reg_1490_reg[2]\,
      \y_3_3_reg_1490_reg[4]\ => \y_3_3_reg_1490_reg[4]\,
      \y_3_3_reg_1490_reg[4]_0\ => \y_3_3_reg_1490_reg[4]_0\,
      \y_3_3_reg_1490_reg[5]\ => \y_3_3_reg_1490_reg[5]\,
      \y_3_3_reg_1490_reg[6]\ => \y_3_3_reg_1490_reg[6]\,
      \y_3_3_reg_1490_reg[7]\(7 downto 0) => \y_3_3_reg_1490_reg[7]\(7 downto 0),
      \y_3_3_reg_1490_reg[7]_0\ => \y_3_3_reg_1490_reg[7]_0\,
      \z_16_reg_365_reg[7]_0\(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      \z_reg_342_reg[7]_0\(7 downto 0) => q1(7 downto 0)
    );
grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state361,
      I1 => ap_CS_fsm_state417,
      I2 => ap_CS_fsm_state345,
      I3 => ap_CS_fsm_state353,
      I4 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0,
      I5 => grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF1Xor_2_fu_802_ap_start_reg0
    );
grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state385,
      I1 => ap_CS_fsm_state377,
      I2 => ap_CS_fsm_state425,
      I3 => ap_CS_fsm_state369,
      O => grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0
    );
grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state401,
      I1 => ap_CS_fsm_state393,
      I2 => \ap_CS_fsm_reg_n_0_[432]\,
      I3 => ap_CS_fsm_state409,
      O => grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0
    );
grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_2_fu_802_n_142,
      Q => grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaF1Xor_fu_702: entity work.design_1_clefia_0_0_clefia_ClefiaF1Xor
     port map (
      ADDRARDADDR(6 downto 4) => sel(7 downto 5),
      ADDRARDADDR(3 downto 0) => sel(3 downto 0),
      ADDRBWRADDR(7 downto 0) => sel_19(7 downto 0),
      D(39 downto 38) => ap_NS_fsm(295 downto 294),
      D(37 downto 36) => ap_NS_fsm(291 downto 290),
      D(35 downto 34) => ap_NS_fsm(283 downto 282),
      D(33 downto 32) => ap_NS_fsm(279 downto 278),
      D(31 downto 30) => ap_NS_fsm(271 downto 270),
      D(29 downto 28) => ap_NS_fsm(267 downto 266),
      D(27 downto 26) => ap_NS_fsm(259 downto 258),
      D(25 downto 24) => ap_NS_fsm(255 downto 254),
      D(23 downto 22) => ap_NS_fsm(247 downto 246),
      D(21 downto 20) => ap_NS_fsm(243 downto 242),
      D(19 downto 18) => ap_NS_fsm(235 downto 234),
      D(17 downto 16) => ap_NS_fsm(231 downto 230),
      D(15 downto 14) => ap_NS_fsm(223 downto 222),
      D(13 downto 12) => ap_NS_fsm(219 downto 218),
      D(11 downto 10) => ap_NS_fsm(211 downto 210),
      D(9 downto 8) => ap_NS_fsm(207 downto 206),
      D(7 downto 6) => ap_NS_fsm(199 downto 198),
      D(5 downto 4) => ap_NS_fsm(195 downto 194),
      D(3 downto 2) => ap_NS_fsm(187 downto 186),
      D(1 downto 0) => ap_NS_fsm(183 downto 182),
      E(0) => fout_2_ce0,
      Q(0) => ap_CS_fsm_state6_7,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[294]\(39) => ap_CS_fsm_state295,
      \ap_CS_fsm_reg[294]\(38) => ap_CS_fsm_state294,
      \ap_CS_fsm_reg[294]\(37) => ap_CS_fsm_state291,
      \ap_CS_fsm_reg[294]\(36) => ap_CS_fsm_state290,
      \ap_CS_fsm_reg[294]\(35) => ap_CS_fsm_state283,
      \ap_CS_fsm_reg[294]\(34) => ap_CS_fsm_state282,
      \ap_CS_fsm_reg[294]\(33) => ap_CS_fsm_state279,
      \ap_CS_fsm_reg[294]\(32) => ap_CS_fsm_state278,
      \ap_CS_fsm_reg[294]\(31) => ap_CS_fsm_state271,
      \ap_CS_fsm_reg[294]\(30) => ap_CS_fsm_state270,
      \ap_CS_fsm_reg[294]\(29) => ap_CS_fsm_state267,
      \ap_CS_fsm_reg[294]\(28) => ap_CS_fsm_state266,
      \ap_CS_fsm_reg[294]\(27) => ap_CS_fsm_state259,
      \ap_CS_fsm_reg[294]\(26) => ap_CS_fsm_state258,
      \ap_CS_fsm_reg[294]\(25) => ap_CS_fsm_state255,
      \ap_CS_fsm_reg[294]\(24) => ap_CS_fsm_state254,
      \ap_CS_fsm_reg[294]\(23) => ap_CS_fsm_state247,
      \ap_CS_fsm_reg[294]\(22) => ap_CS_fsm_state246,
      \ap_CS_fsm_reg[294]\(21) => ap_CS_fsm_state243,
      \ap_CS_fsm_reg[294]\(20) => ap_CS_fsm_state242,
      \ap_CS_fsm_reg[294]\(19) => ap_CS_fsm_state235,
      \ap_CS_fsm_reg[294]\(18) => ap_CS_fsm_state234,
      \ap_CS_fsm_reg[294]\(17) => ap_CS_fsm_state231,
      \ap_CS_fsm_reg[294]\(16) => ap_CS_fsm_state230,
      \ap_CS_fsm_reg[294]\(15) => ap_CS_fsm_state223,
      \ap_CS_fsm_reg[294]\(14) => ap_CS_fsm_state222,
      \ap_CS_fsm_reg[294]\(13) => ap_CS_fsm_state219,
      \ap_CS_fsm_reg[294]\(12) => ap_CS_fsm_state218,
      \ap_CS_fsm_reg[294]\(11) => ap_CS_fsm_state211,
      \ap_CS_fsm_reg[294]\(10) => ap_CS_fsm_state210,
      \ap_CS_fsm_reg[294]\(9) => ap_CS_fsm_state207,
      \ap_CS_fsm_reg[294]\(8) => ap_CS_fsm_state206,
      \ap_CS_fsm_reg[294]\(7) => ap_CS_fsm_state199,
      \ap_CS_fsm_reg[294]\(6) => ap_CS_fsm_state198,
      \ap_CS_fsm_reg[294]\(5) => ap_CS_fsm_state195,
      \ap_CS_fsm_reg[294]\(4) => \ap_CS_fsm_reg_n_0_[193]\,
      \ap_CS_fsm_reg[294]\(3) => ap_CS_fsm_state187,
      \ap_CS_fsm_reg[294]\(2) => ap_CS_fsm_state186,
      \ap_CS_fsm_reg[294]\(1) => ap_CS_fsm_state183,
      \ap_CS_fsm_reg[294]\(0) => ap_CS_fsm_state182,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaF1Xor_fu_702_n_67,
      ap_clk => ap_clk,
      clefia_s0_ce0 => clefia_s0_ce0_20,
      con192_address0(6 downto 4) => grp_ByteXor_114_fu_741_con192_address0(7 downto 5),
      con192_address0(3 downto 0) => grp_ByteXor_114_fu_741_con192_address0(3 downto 0),
      con192_ce0 => con192_ce0,
      dst_03_fu_50_reg(7 downto 0) => \grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2\(7 downto 0),
      fin_2_address0(0) => fin_2_address0(3),
      fout_2_address0(4 downto 0) => fout_2_address0(4 downto 0),
      grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0) => grp_ClefiaF0Xor_1_fu_663_rk_address0(2 downto 0),
      grp_ClefiaF1Xor_fu_702_ap_start_reg => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      grp_ClefiaF1Xor_fu_702_ap_start_reg0 => grp_ClefiaF1Xor_fu_702_ap_start_reg0,
      grp_ClefiaF1Xor_fu_702_dst_offset1 => grp_ClefiaF1Xor_fu_702_dst_offset1,
      grp_ClefiaF1Xor_fu_702_src_address0(3) => grp_ClefiaF1Xor_fu_702_src_address0(4),
      grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0) => grp_ClefiaF1Xor_fu_702_src_address0(2 downto 0),
      grp_ClefiaF1Xor_fu_702_src_ce0 => grp_ClefiaF1Xor_fu_702_src_ce0,
      \idx_fu_38_reg[2]\ => grp_ClefiaF1Xor_fu_702_n_0,
      \p_0_in__2\ => \p_0_in__2\,
      q0_reg => con192_U_n_13,
      \q0_reg[7]\ => grp_ByteCpy_118_fu_582_n_81,
      \q0_reg[7]_0\ => grp_ClefiaF0Xor_1_fu_663_n_12,
      \q0_reg[7]_1\ => grp_ClefiaF0Xor_1_fu_663_n_14,
      \q0_reg[7]_2\ => grp_ByteCpy_118_fu_582_n_97,
      \q0_reg[7]_3\ => grp_ClefiaF0Xor_1_fu_663_n_54,
      \q0_reg[7]_4\(7 downto 0) => \grp_ByteXor_fu_165/tmp_reg_224\(7 downto 0),
      \q0_reg[7]_5\(7 downto 0) => fin_2_q0(7 downto 0),
      \q0_reg[7]_6\ => grp_ByteCpy_118_fu_582_n_93,
      \q0_reg[7]_7\ => grp_ByteCpy_118_fu_582_n_94,
      \q0_reg[7]_8\ => grp_ByteCpy_118_fu_582_n_95,
      q0_reg_0 => con192_U_n_11,
      q0_reg_1 => con192_U_n_12,
      q0_reg_10 => con192_U_n_19,
      q0_reg_11(0) => grp_ClefiaF0Xor_1_fu_663_rk_ce0,
      q0_reg_12 => fout_2_U_n_32,
      q0_reg_13(0) => grp_ByteXor_114_fu_741_con192_ce0,
      q0_reg_2 => con192_U_n_14,
      q0_reg_3 => fout_2_U_n_34,
      q0_reg_4 => con192_U_n_10,
      q0_reg_5 => con192_U_n_8,
      q0_reg_6 => \ram_reg_i_69__0_n_0\,
      q0_reg_7 => con192_U_n_20,
      q0_reg_8 => con192_U_n_15,
      q0_reg_9 => con192_U_n_21,
      \tmp_reg_224_reg[7]\(7) => grp_ClefiaF1Xor_fu_702_n_9,
      \tmp_reg_224_reg[7]\(6) => grp_ClefiaF1Xor_fu_702_n_10,
      \tmp_reg_224_reg[7]\(5) => grp_ClefiaF1Xor_fu_702_n_11,
      \tmp_reg_224_reg[7]\(4) => grp_ClefiaF1Xor_fu_702_n_12,
      \tmp_reg_224_reg[7]\(3) => grp_ClefiaF1Xor_fu_702_n_13,
      \tmp_reg_224_reg[7]\(2) => grp_ClefiaF1Xor_fu_702_n_14,
      \tmp_reg_224_reg[7]\(1) => grp_ClefiaF1Xor_fu_702_n_15,
      \tmp_reg_224_reg[7]\(0) => grp_ClefiaF1Xor_fu_702_n_16,
      \z_22_reg_403_reg[7]_0\(7 downto 0) => \clefia_s0_U/q0_reg_8\(7 downto 0)
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0,
      I1 => ap_CS_fsm_state270,
      I2 => ap_CS_fsm_state254,
      I3 => ap_CS_fsm_state230,
      I4 => ap_CS_fsm_state218,
      I5 => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg0
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state278,
      I1 => ap_CS_fsm_state246,
      I2 => ap_CS_fsm_state182,
      I3 => ap_CS_fsm_state186,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state222,
      I1 => ap_CS_fsm_state258,
      I2 => ap_CS_fsm_state234,
      I3 => ap_CS_fsm_state242,
      I4 => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0,
      I5 => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state290,
      I1 => ap_CS_fsm_state206,
      I2 => ap_CS_fsm_state198,
      I3 => ap_CS_fsm_state210,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state294,
      I1 => ap_CS_fsm_state266,
      I2 => \ap_CS_fsm_reg_n_0_[193]\,
      I3 => ap_CS_fsm_state282,
      O => grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0
    );
grp_ClefiaF1Xor_fu_702_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_fu_702_n_67,
      Q => grp_ClefiaF1Xor_fu_702_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
\icmp_ln395_reg_900[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_2_n_0\,
      I1 => \icmp_ln395_reg_900[0]_i_3_n_0\,
      I2 => \icmp_ln395_reg_900[0]_i_4_n_0\,
      I3 => \icmp_ln395_reg_900[0]_i_5_n_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \icmp_ln395_reg_900_reg_n_0_[0]\,
      O => \icmp_ln395_reg_900[0]_i_1_n_0\
    );
\icmp_ln395_reg_900[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_6_n_0\,
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(17),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(16),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(19),
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(18),
      I5 => \icmp_ln395_reg_900[0]_i_7_n_0\,
      O => \icmp_ln395_reg_900[0]_i_2_n_0\
    );
\icmp_ln395_reg_900[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(11),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(10),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(9),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(8),
      O => \icmp_ln395_reg_900[0]_i_3_n_0\
    );
\icmp_ln395_reg_900[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(14),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(15),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(12),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(13),
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(6),
      I5 => \icmp_ln395_reg_900[0]_i_7_0\(1),
      O => \icmp_ln395_reg_900[0]_i_4_n_0\
    );
\icmp_ln395_reg_900[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(4),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(5),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(2),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(3),
      I4 => \icmp_ln395_reg_900[0]_i_7_0\(7),
      I5 => \icmp_ln395_reg_900[0]_i_7_0\(0),
      O => \icmp_ln395_reg_900[0]_i_5_n_0\
    );
\icmp_ln395_reg_900[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(21),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(20),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(23),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(22),
      O => \icmp_ln395_reg_900[0]_i_6_n_0\
    );
\icmp_ln395_reg_900[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(26),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(27),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(24),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(25),
      I4 => \icmp_ln395_reg_900[0]_i_8_n_0\,
      O => \icmp_ln395_reg_900[0]_i_7_n_0\
    );
\icmp_ln395_reg_900[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_900[0]_i_7_0\(30),
      I1 => \icmp_ln395_reg_900[0]_i_7_0\(31),
      I2 => \icmp_ln395_reg_900[0]_i_7_0\(29),
      I3 => \icmp_ln395_reg_900[0]_i_7_0\(28),
      O => \icmp_ln395_reg_900[0]_i_8_n_0\
    );
\icmp_ln395_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln395_reg_900[0]_i_1_n_0\,
      Q => \icmp_ln395_reg_900_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln398_reg_904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[341]_i_2_n_0\,
      I2 => icmp_ln398_fu_888_p2,
      I3 => \icmp_ln398_reg_904_reg_n_0_[0]\,
      O => \icmp_ln398_reg_904[0]_i_1_n_0\
    );
\icmp_ln398_reg_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln398_reg_904[0]_i_1_n_0\,
      Q => \icmp_ln398_reg_904_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln401_reg_908[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[341]_i_2_n_0\,
      I2 => icmp_ln401_fu_894_p2,
      I3 => icmp_ln398_fu_888_p2,
      I4 => icmp_ln401_reg_908,
      O => \icmp_ln401_reg_908[0]_i_1_n_0\
    );
\icmp_ln401_reg_908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln401_reg_908[0]_i_1_n_0\,
      Q => icmp_ln401_reg_908,
      R => '0'
    );
lk_1_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
     port map (
      E(0) => lk_1_ce1,
      Q(6) => ap_CS_fsm_state329,
      Q(5) => ap_CS_fsm_state168,
      Q(4) => ap_CS_fsm_state164,
      Q(3) => ap_CS_fsm_state152,
      Q(2) => ap_CS_fsm_state148,
      Q(1) => ap_CS_fsm_state136,
      Q(0) => ap_CS_fsm_state132,
      ap_clk => ap_clk,
      d0(7) => fout_2_U_n_0,
      d0(6) => fout_2_U_n_1,
      d0(5) => fout_2_U_n_2,
      d0(4) => fout_2_U_n_3,
      d0(3) => fout_2_U_n_4,
      d0(2) => fout_2_U_n_5,
      d0(1) => fout_2_U_n_6,
      d0(0) => fout_2_U_n_7,
      grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      lk_1_address0(4 downto 0) => lk_1_address0(4 downto 0),
      \p_0_in__4\ => \p_0_in__4\,
      \q0_reg[7]_0\(7 downto 0) => lk_1_q0(7 downto 0),
      \q0_reg[7]_1\(0) => lk_1_ce0,
      \q1_reg[7]_0\(7) => lk_1_U_n_1,
      \q1_reg[7]_0\(6) => lk_1_U_n_2,
      \q1_reg[7]_0\(5) => lk_1_U_n_3,
      \q1_reg[7]_0\(4) => lk_1_U_n_4,
      \q1_reg[7]_0\(3) => lk_1_U_n_5,
      \q1_reg[7]_0\(2) => lk_1_U_n_6,
      \q1_reg[7]_0\(1) => lk_1_U_n_7,
      \q1_reg[7]_0\(0) => lk_1_U_n_8,
      \q1_reg[7]_1\ => grp_ClefiaDoubleSwap_1_fu_637_n_80
    );
lk_2_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
     port map (
      E(0) => lk_2_ce1,
      Q(8) => ap_CS_fsm_state472,
      Q(7) => ap_CS_fsm_state468,
      Q(6) => ap_CS_fsm_state464,
      Q(5) => ap_CS_fsm_state460,
      Q(4) => ap_CS_fsm_state456,
      Q(3) => ap_CS_fsm_state452,
      Q(2) => ap_CS_fsm_state448,
      Q(1) => ap_CS_fsm_state444,
      Q(0) => ap_CS_fsm_state440,
      \ap_CS_fsm_reg[439]\ => lk_2_U_n_0,
      \ap_CS_fsm_reg[451]\ => lk_2_U_n_1,
      ap_clk => ap_clk,
      d0(7) => fout_U_n_1,
      d0(6) => fout_U_n_2,
      d0(5) => fout_U_n_3,
      d0(4) => fout_U_n_4,
      d0(3) => fout_U_n_5,
      d0(2) => fout_U_n_6,
      d0(1) => fout_U_n_7,
      d0(0) => fout_U_n_8,
      grp_ClefiaDoubleSwap_fu_877_lk_address1(3 downto 0) => grp_ClefiaDoubleSwap_fu_877_lk_address1(3 downto 0),
      lk_2_address0(3 downto 0) => lk_2_address0(3 downto 0),
      \p_0_in__7\ => \p_0_in__7\,
      \q0_reg[7]_0\(7 downto 0) => lk_2_q0(7 downto 0),
      \q0_reg[7]_1\(0) => lk_2_ce0,
      \q1_reg[7]_0\(7 downto 0) => lk_2_q1(7 downto 0)
    );
lk_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13
     port map (
      DIBDI(0) => lk_U_n_0,
      E(0) => lk_ce1,
      Q(7 downto 0) => lk_q0(7 downto 0),
      \ap_CS_fsm_reg[123]\ => lk_U_n_26,
      ap_clk => ap_clk,
      d0(7) => grp_ClefiaDoubleSwap_1_fu_637_n_72,
      d0(6) => grp_ClefiaDoubleSwap_1_fu_637_n_73,
      d0(5) => grp_ClefiaDoubleSwap_1_fu_637_n_74,
      d0(4) => grp_ClefiaDoubleSwap_1_fu_637_n_75,
      d0(3) => grp_ClefiaDoubleSwap_1_fu_637_n_76,
      d0(2) => grp_ClefiaDoubleSwap_1_fu_637_n_77,
      d0(1) => grp_ClefiaDoubleSwap_1_fu_637_n_78,
      d0(0) => grp_ClefiaDoubleSwap_1_fu_637_n_79,
      grp_ByteXor_113_fu_597_a_offset1 => grp_ByteXor_113_fu_597_a_offset1,
      grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_address1(3 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_offset1 => grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
      grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q0(7 downto 0),
      grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_637_lk_q1(7 downto 0),
      lk_address0(4 downto 0) => lk_address0(4 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      \q0_reg[1]_0\ => lk_U_n_17,
      \q0_reg[7]_0\ => skey_U_n_12,
      \q0_reg[7]_1\ => skey_U_n_14,
      \q0_reg[7]_2\(0) => lk_ce0,
      \q1_reg[7]_0\(1) => lk_U_n_27,
      \q1_reg[7]_0\(0) => lk_U_n_28,
      ram_reg(2) => ap_CS_fsm_state10_3,
      ram_reg(1) => ap_CS_fsm_state9_2,
      ram_reg(0) => ap_CS_fsm_state6_1,
      ram_reg_0 => grp_ClefiaDoubleSwap_1_fu_637_n_20,
      \ram_reg_0_31_0_0_i_7__2\(11) => ap_CS_fsm_state166,
      \ram_reg_0_31_0_0_i_7__2\(10) => ap_CS_fsm_state164,
      \ram_reg_0_31_0_0_i_7__2\(9) => ap_CS_fsm_state162,
      \ram_reg_0_31_0_0_i_7__2\(8) => ap_CS_fsm_state156,
      \ram_reg_0_31_0_0_i_7__2\(7) => ap_CS_fsm_state150,
      \ram_reg_0_31_0_0_i_7__2\(6) => ap_CS_fsm_state148,
      \ram_reg_0_31_0_0_i_7__2\(5) => ap_CS_fsm_state146,
      \ram_reg_0_31_0_0_i_7__2\(4) => ap_CS_fsm_state140,
      \ram_reg_0_31_0_0_i_7__2\(3) => ap_CS_fsm_state134,
      \ram_reg_0_31_0_0_i_7__2\(2) => ap_CS_fsm_state132,
      \ram_reg_0_31_0_0_i_7__2\(1) => ap_CS_fsm_state130,
      \ram_reg_0_31_0_0_i_7__2\(0) => ap_CS_fsm_state124,
      ram_reg_1 => grp_ClefiaDoubleSwap_1_fu_637_n_28,
      ram_reg_2 => grp_ClefiaDoubleSwap_1_fu_637_n_25,
      ram_reg_3(7) => lk_1_U_n_1,
      ram_reg_3(6) => lk_1_U_n_2,
      ram_reg_3(5) => lk_1_U_n_3,
      ram_reg_3(4) => lk_1_U_n_4,
      ram_reg_3(3) => lk_1_U_n_5,
      ram_reg_3(2) => lk_1_U_n_6,
      ram_reg_3(1) => lk_1_U_n_7,
      ram_reg_3(0) => lk_1_U_n_8,
      \tmp_8_reg_804_reg[6]\(7 downto 0) => lk_1_q0(7 downto 0),
      \trunc_ln259_reg_889_reg[0]\ => grp_ClefiaDoubleSwap_1_fu_637_n_19
    );
\q0_reg_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ap_CS_fsm_state170,
      I1 => ap_CS_fsm_state126,
      I2 => ap_CS_fsm_state122,
      I3 => \q0_reg_i_30__1_n_0\,
      I4 => q0_reg_i_31_n_0,
      I5 => \q0_reg_i_32__0_n_0\,
      O => \q0_reg_i_13__3_n_0\
    );
\q0_reg_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state138,
      I1 => ap_CS_fsm_state142,
      O => \q0_reg_i_30__1_n_0\
    );
q0_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state158,
      I1 => ap_CS_fsm_state154,
      I2 => ap_CS_fsm_state150,
      I3 => ap_CS_fsm_state146,
      O => q0_reg_i_31_n_0
    );
\q0_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state339,
      I1 => ap_CS_fsm_state327,
      I2 => ap_CS_fsm_state323,
      I3 => ap_CS_fsm_state335,
      I4 => ap_CS_fsm_state331,
      O => \q0_reg_i_31__0_n_0\
    );
\q0_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state166,
      I1 => ap_CS_fsm_state162,
      I2 => ap_CS_fsm_state134,
      I3 => ap_CS_fsm_state130,
      O => \q0_reg_i_32__0_n_0\
    );
\q0_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state158,
      I1 => ap_CS_fsm_state154,
      I2 => ap_CS_fsm_state150,
      I3 => ap_CS_fsm_state146,
      I4 => con256_U_n_8,
      O => \q0_reg_i_33__0_n_0\
    );
ram_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_i_133_n_0,
      I1 => lk_2_U_n_1,
      I2 => ap_CS_fsm_state160,
      I3 => ap_CS_fsm_state128,
      I4 => ap_CS_fsm_state305,
      I5 => ap_CS_fsm_state337,
      O => ram_reg_i_107_n_0
    );
ram_reg_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state458,
      I1 => ap_CS_fsm_state454,
      I2 => ap_CS_fsm_state466,
      I3 => ap_CS_fsm_state462,
      O => ram_reg_i_109_n_0
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFDF00000000"
    )
        port map (
      I0 => ap_CS_fsm_state172,
      I1 => \icmp_ln395_reg_900_reg_n_0_[0]\,
      I2 => icmp_ln401_reg_908,
      I3 => \icmp_ln398_reg_904_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => skey256_U_n_26,
      O => ram_reg_i_119_n_0
    );
ram_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ram_reg_i_69__0_n_0\,
      I1 => ap_CS_fsm_state337,
      I2 => ap_CS_fsm_state305,
      I3 => ram_reg_i_135_n_0,
      I4 => lk_2_U_n_1,
      I5 => ram_reg_i_133_n_0,
      O => ram_reg_i_123_n_0
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_ByteXor_112_1_fu_645_n_50,
      I1 => ap_CS_fsm_state168,
      I2 => ap_CS_fsm_state144,
      I3 => ap_CS_fsm_state321,
      I4 => ap_CS_fsm_state136,
      I5 => ap_CS_fsm_state313,
      O => ram_reg_i_133_n_0
    );
ram_reg_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55455555"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln398_reg_904_reg_n_0_[0]\,
      I2 => icmp_ln401_reg_908,
      I3 => \icmp_ln395_reg_900_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state172,
      O => ram_reg_i_134_n_0
    );
ram_reg_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state128,
      I1 => ap_CS_fsm_state160,
      O => ram_reg_i_135_n_0
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ram_reg_i_53__1_n_0\,
      I1 => ram_reg_i_107_n_0,
      I2 => \ram_reg_i_69__0_n_0\,
      O => \ram_reg_i_50__0_n_0\
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ram_reg_i_107_n_0,
      I1 => \ram_reg_i_69__0_n_0\,
      I2 => \ram_reg_i_53__1_n_0\,
      O => \ram_reg_i_51__1_n_0\
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ram_reg_i_109_n_0,
      I1 => ap_CS_fsm_state438,
      I2 => ap_CS_fsm_state470,
      I3 => ap_CS_fsm_state442,
      I4 => ap_CS_fsm_state446,
      I5 => ap_CS_fsm_state450,
      O => \ram_reg_i_53__1_n_0\
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => grp_ByteXor_114_fu_741_n_35,
      I1 => grp_ByteXor_114_fu_741_n_34,
      I2 => ap_CS_fsm_state303,
      I3 => ap_CS_fsm_state299,
      I4 => ap_CS_fsm_state315,
      I5 => ap_CS_fsm_state319,
      O => \ram_reg_i_69__0_n_0\
    );
ram_reg_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_i_107_n_0,
      I1 => \ram_reg_i_53__1_n_0\,
      O => ram_reg_i_70_n_0
    );
\retval_0_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_fu_453_n_12,
      Q => \retval_0_reg_425_reg_n_0_[2]\,
      R => '0'
    );
\retval_0_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_fu_453_n_13,
      Q => \retval_0_reg_425_reg_n_0_[3]\,
      R => '0'
    );
\retval_0_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_fu_453_n_14,
      Q => \retval_0_reg_425_reg_n_0_[4]\,
      R => '0'
    );
skey256_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
     port map (
      ADDRBWRADDR(4) => grp_ByteXor_112_1_fu_645_n_33,
      ADDRBWRADDR(3) => grp_ByteXor_112_1_fu_645_n_34,
      ADDRBWRADDR(2) => grp_ByteCpy_115_fu_445_n_11,
      ADDRBWRADDR(1) => grp_ByteXor_112_1_fu_645_n_35,
      ADDRBWRADDR(0) => grp_ByteXor_112_1_fu_645_n_36,
      DIBDI(7) => skey_U_n_0,
      DIBDI(6 downto 5) => skey256_d0(6 downto 5),
      DIBDI(4) => skey_U_n_1,
      DIBDI(3) => skey_U_n_2,
      DIBDI(2 downto 1) => skey256_d0(2 downto 1),
      DIBDI(0) => skey_U_n_3,
      DOADO(7 downto 0) => skey256_q1(7 downto 0),
      DOBDO(7 downto 0) => skey256_q0(7 downto 0),
      Q(11) => ap_CS_fsm_state341,
      Q(10) => ap_CS_fsm_state337,
      Q(9) => ap_CS_fsm_state329,
      Q(8) => ap_CS_fsm_state321,
      Q(7) => ap_CS_fsm_state313,
      Q(6) => ap_CS_fsm_state305,
      Q(5) => ap_CS_fsm_state181,
      Q(4) => ap_CS_fsm_state179,
      Q(3) => ap_CS_fsm_state177,
      Q(2) => ap_CS_fsm_state176,
      Q(1) => ap_CS_fsm_state175,
      Q(0) => ap_CS_fsm_state174,
      WEBWE(0) => skey256_we0,
      \ap_CS_fsm_reg[174]\ => skey256_U_n_17,
      \ap_CS_fsm_reg[336]\ => skey256_U_n_16,
      \ap_CS_fsm_reg[340]\ => skey256_U_n_26,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      \q0_reg[7]\ => fin_3_U_n_0,
      \q0_reg[7]_0\(7) => fout_2_U_n_24,
      \q0_reg[7]_0\(6) => fout_2_U_n_25,
      \q0_reg[7]_0\(5) => fout_2_U_n_26,
      \q0_reg[7]_0\(4) => fout_2_U_n_27,
      \q0_reg[7]_0\(3) => fout_2_U_n_28,
      \q0_reg[7]_0\(2) => fout_2_U_n_29,
      \q0_reg[7]_0\(1) => fout_2_U_n_30,
      \q0_reg[7]_0\(0) => fout_2_U_n_31,
      \q0_reg[7]_1\ => fin_2_U_n_0,
      \q0_reg[7]_2\(7) => fout_3_U_n_2,
      \q0_reg[7]_2\(6) => fout_3_U_n_3,
      \q0_reg[7]_2\(5) => fout_3_U_n_4,
      \q0_reg[7]_2\(4) => fout_3_U_n_5,
      \q0_reg[7]_2\(3) => fout_3_U_n_6,
      \q0_reg[7]_2\(2) => fout_3_U_n_7,
      \q0_reg[7]_2\(1) => fout_3_U_n_8,
      \q0_reg[7]_2\(0) => fout_3_U_n_9,
      ram_reg_0 => grp_ByteCpy_114_fu_471_n_26,
      \ram_reg_0_31_7_7_i_1__3_0\(7) => skey_U_n_4,
      \ram_reg_0_31_7_7_i_1__3_0\(6) => skey_U_n_5,
      \ram_reg_0_31_7_7_i_1__3_0\(5) => skey_U_n_6,
      \ram_reg_0_31_7_7_i_1__3_0\(4) => skey_U_n_7,
      \ram_reg_0_31_7_7_i_1__3_0\(3) => skey_U_n_8,
      \ram_reg_0_31_7_7_i_1__3_0\(2) => skey_U_n_9,
      \ram_reg_0_31_7_7_i_1__3_0\(1) => skey_U_n_10,
      \ram_reg_0_31_7_7_i_1__3_0\(0) => skey_U_n_11,
      ram_reg_1(3 downto 0) => skey256_address1(3 downto 0),
      skey256_ce1 => skey256_ce1
    );
skey_U: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R
     port map (
      D(7 downto 0) => p_0_out(7 downto 0),
      DIBDI(3) => skey_U_n_0,
      DIBDI(2) => skey_U_n_1,
      DIBDI(1) => skey_U_n_2,
      DIBDI(0) => skey_U_n_3,
      E(0) => skey_ce0,
      Q(7) => skey_U_n_4,
      Q(6) => skey_U_n_5,
      Q(5) => skey_U_n_6,
      Q(4) => skey_U_n_7,
      Q(3) => skey_U_n_8,
      Q(2) => skey_U_n_9,
      Q(1) => skey_U_n_10,
      Q(0) => skey_U_n_11,
      \ap_CS_fsm_reg[143]\ => skey_U_n_14,
      \ap_CS_fsm_reg[171]\ => skey_U_n_12,
      \ap_CS_fsm_reg[459]\ => skey_U_n_13,
      \ap_CS_fsm_reg[471]\ => skey_U_n_23,
      ap_clk => ap_clk,
      d0(7) => skey_U_n_15,
      d0(6) => skey_U_n_16,
      d0(5) => skey_U_n_17,
      d0(4) => skey_U_n_18,
      d0(3) => skey_U_n_19,
      d0(2) => skey_U_n_20,
      d0(1) => skey_U_n_21,
      d0(0) => skey_U_n_22,
      icmp_ln401_reg_908 => icmp_ln401_reg_908,
      \q0_reg[0]_0\ => fin_U_n_0,
      \q0_reg[7]_0\(14) => ap_CS_fsm_state472,
      \q0_reg[7]_0\(13) => ap_CS_fsm_state468,
      \q0_reg[7]_0\(12) => ap_CS_fsm_state460,
      \q0_reg[7]_0\(11) => ap_CS_fsm_state452,
      \q0_reg[7]_0\(10) => ap_CS_fsm_state444,
      \q0_reg[7]_0\(9) => ap_CS_fsm_state342,
      \q0_reg[7]_0\(8) => ap_CS_fsm_state297,
      \q0_reg[7]_0\(7) => ap_CS_fsm_state172,
      \q0_reg[7]_0\(6) => ap_CS_fsm_state168,
      \q0_reg[7]_0\(5) => ap_CS_fsm_state160,
      \q0_reg[7]_0\(4) => ap_CS_fsm_state152,
      \q0_reg[7]_0\(3) => ap_CS_fsm_state144,
      \q0_reg[7]_0\(2) => ap_CS_fsm_state136,
      \q0_reg[7]_0\(1) => ap_CS_fsm_state128,
      \q0_reg[7]_0\(0) => ap_CS_fsm_state120,
      \q0_reg[7]_1\(7 downto 0) => fout_q0(7 downto 0),
      \q1_reg[7]_0\(3) => skey_U_n_24,
      \q1_reg[7]_0\(2) => skey_U_n_25,
      \q1_reg[7]_0\(1) => skey_U_n_26,
      \q1_reg[7]_0\(0) => skey_U_n_27,
      \q1_reg[7]_1\(0) => skey_ce1,
      \q1_reg[7]_2\(3) => grp_ByteXor_112_fu_453_n_7,
      \q1_reg[7]_2\(2) => grp_ByteXor_112_fu_453_n_8,
      \q1_reg[7]_2\(1) => grp_ByteXor_112_fu_453_n_9,
      \q1_reg[7]_2\(0) => add_ln124_fu_108_p2(0),
      ram_reg(3) => fout_3_U_n_2,
      ram_reg(2) => fout_3_U_n_5,
      ram_reg(1) => fout_3_U_n_6,
      ram_reg(0) => fout_3_U_n_9,
      ram_reg_0(3) => fout_2_U_n_24,
      ram_reg_0(2) => fout_2_U_n_27,
      ram_reg_0(1) => fout_2_U_n_28,
      ram_reg_0(0) => fout_2_U_n_31,
      ram_reg_1 => skey256_U_n_17,
      \reg_569_reg[2]\ => \icmp_ln395_reg_900_reg_n_0_[0]\,
      \reg_569_reg[2]_0\ => \icmp_ln398_reg_904_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0_clefia is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of design_1_clefia_0_0_clefia : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of design_1_clefia_0_0_clefia : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of design_1_clefia_0_0_clefia : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_clefia_0_0_clefia : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_clefia_0_0_clefia : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_clefia_0_0_clefia : entity is "clefia";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state100 : string;
  attribute ap_ST_fsm_state100 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state101 : string;
  attribute ap_ST_fsm_state101 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state102 : string;
  attribute ap_ST_fsm_state102 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state103 : string;
  attribute ap_ST_fsm_state103 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state104 : string;
  attribute ap_ST_fsm_state104 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state105 : string;
  attribute ap_ST_fsm_state105 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state106 : string;
  attribute ap_ST_fsm_state106 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state107 : string;
  attribute ap_ST_fsm_state107 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state108 : string;
  attribute ap_ST_fsm_state108 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state109 : string;
  attribute ap_ST_fsm_state109 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state110 : string;
  attribute ap_ST_fsm_state110 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state111 : string;
  attribute ap_ST_fsm_state111 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state112 : string;
  attribute ap_ST_fsm_state112 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state113 : string;
  attribute ap_ST_fsm_state113 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state114 : string;
  attribute ap_ST_fsm_state114 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state115 : string;
  attribute ap_ST_fsm_state115 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state116 : string;
  attribute ap_ST_fsm_state116 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state117 : string;
  attribute ap_ST_fsm_state117 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state118 : string;
  attribute ap_ST_fsm_state118 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state119 : string;
  attribute ap_ST_fsm_state119 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state120 : string;
  attribute ap_ST_fsm_state120 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state121 : string;
  attribute ap_ST_fsm_state121 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state122 : string;
  attribute ap_ST_fsm_state122 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state123 : string;
  attribute ap_ST_fsm_state123 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state124 : string;
  attribute ap_ST_fsm_state124 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state125 : string;
  attribute ap_ST_fsm_state125 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state126 : string;
  attribute ap_ST_fsm_state126 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state127 : string;
  attribute ap_ST_fsm_state127 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state128 : string;
  attribute ap_ST_fsm_state128 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state129 : string;
  attribute ap_ST_fsm_state129 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state130 : string;
  attribute ap_ST_fsm_state130 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state131 : string;
  attribute ap_ST_fsm_state131 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state132 : string;
  attribute ap_ST_fsm_state132 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state133 : string;
  attribute ap_ST_fsm_state133 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state134 : string;
  attribute ap_ST_fsm_state134 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state135 : string;
  attribute ap_ST_fsm_state135 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state136 : string;
  attribute ap_ST_fsm_state136 of design_1_clefia_0_0_clefia : entity is "150'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state137 : string;
  attribute ap_ST_fsm_state137 of design_1_clefia_0_0_clefia : entity is "150'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state138 : string;
  attribute ap_ST_fsm_state138 of design_1_clefia_0_0_clefia : entity is "150'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state139 : string;
  attribute ap_ST_fsm_state139 of design_1_clefia_0_0_clefia : entity is "150'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state140 : string;
  attribute ap_ST_fsm_state140 of design_1_clefia_0_0_clefia : entity is "150'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state141 : string;
  attribute ap_ST_fsm_state141 of design_1_clefia_0_0_clefia : entity is "150'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state142 : string;
  attribute ap_ST_fsm_state142 of design_1_clefia_0_0_clefia : entity is "150'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state143 : string;
  attribute ap_ST_fsm_state143 of design_1_clefia_0_0_clefia : entity is "150'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state144 : string;
  attribute ap_ST_fsm_state144 of design_1_clefia_0_0_clefia : entity is "150'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state145 : string;
  attribute ap_ST_fsm_state145 of design_1_clefia_0_0_clefia : entity is "150'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state146 : string;
  attribute ap_ST_fsm_state146 of design_1_clefia_0_0_clefia : entity is "150'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state147 : string;
  attribute ap_ST_fsm_state147 of design_1_clefia_0_0_clefia : entity is "150'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state148 : string;
  attribute ap_ST_fsm_state148 of design_1_clefia_0_0_clefia : entity is "150'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state149 : string;
  attribute ap_ST_fsm_state149 of design_1_clefia_0_0_clefia : entity is "150'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state150 : string;
  attribute ap_ST_fsm_state150 of design_1_clefia_0_0_clefia : entity is "150'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state99 : string;
  attribute ap_ST_fsm_state99 of design_1_clefia_0_0_clefia : entity is "150'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute hls_module : string;
  attribute hls_module of design_1_clefia_0_0_clefia : entity is "yes";
end design_1_clefia_0_0_clefia;

architecture STRUCTURE of design_1_clefia_0_0_clefia is
  signal \<const0>\ : STD_LOGIC;
  signal Clefia_dec_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Clefia_dec_ce0 : STD_LOGIC;
  signal Clefia_dec_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Clefia_dec_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Clefia_enc_ce0 : STD_LOGIC;
  signal Clefia_enc_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Clefia_enc_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln188_1_fu_865_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln188_1_reg_1339 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln188_1_reg_1339[12]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[12]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[12]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[12]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[16]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[16]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[16]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[16]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[20]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[20]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[20]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[20]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[24]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[24]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[24]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[24]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[28]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[28]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[28]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[28]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[4]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[4]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[4]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[8]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[8]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[8]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339[8]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_reg_1339_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal add_ln188_cast_fu_633_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal add_ln188_cast_reg_1249 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln188_fu_871_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln188_reg_1345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln188_reg_1345[5]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_reg_1345_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_reg_1345_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln188_reg_1345_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln188_reg_1345_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln188_reg_1345_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln195_fu_748_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln195_reg_1294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln195_reg_1294[3]_i_1_n_0\ : STD_LOGIC;
  signal add_ln224_1_fu_1188_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln224_1_reg_1495 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln224_1_reg_1495[12]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[12]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[12]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[12]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[16]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[16]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[16]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[16]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[20]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[20]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[20]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[20]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[24]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[24]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[24]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[24]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[28]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[28]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[28]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[28]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[4]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[4]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[4]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[8]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[8]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[8]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495[8]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_reg_1495_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal add_ln224_fu_958_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal add_ln224_reg_1399 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln224_reg_1399[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_reg_1399[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_reg_1399[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_reg_1399[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln224_reg_1399__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \add_ln224_reg_1399_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln224_reg_1399_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln224_reg_1399_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln233_fu_1194_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln233_reg_1501 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln233_reg_1501[5]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501[5]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501[5]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln233_reg_1501_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln233_reg_1501_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln233_reg_1501_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln233_reg_1501_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln432_reg_1368[5]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln432_reg_1368[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln432_reg_1368[7]_i_1_n_0\ : STD_LOGIC;
  signal add_ln432_reg_1368_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal add_ln433_reg_1373 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \add_ln433_reg_1373[5]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln433_reg_1373[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln433_reg_1373[7]_i_1_n_0\ : STD_LOGIC;
  signal address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[115]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_38_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[115]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[39]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_13_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_22_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_22_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[115]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_12_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_12_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_21_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_21_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[113]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[124]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[126]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[144]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[146]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[67]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[72]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[75]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state100 : STD_LOGIC;
  signal ap_CS_fsm_state101 : STD_LOGIC;
  signal ap_CS_fsm_state102 : STD_LOGIC;
  signal ap_CS_fsm_state103 : STD_LOGIC;
  signal ap_CS_fsm_state104 : STD_LOGIC;
  signal ap_CS_fsm_state105 : STD_LOGIC;
  signal ap_CS_fsm_state106 : STD_LOGIC;
  signal ap_CS_fsm_state107 : STD_LOGIC;
  signal ap_CS_fsm_state108 : STD_LOGIC;
  signal ap_CS_fsm_state109 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state110 : STD_LOGIC;
  signal ap_CS_fsm_state111 : STD_LOGIC;
  signal ap_CS_fsm_state112 : STD_LOGIC;
  signal ap_CS_fsm_state113 : STD_LOGIC;
  signal ap_CS_fsm_state115 : STD_LOGIC;
  signal ap_CS_fsm_state116 : STD_LOGIC;
  signal ap_CS_fsm_state117 : STD_LOGIC;
  signal ap_CS_fsm_state118 : STD_LOGIC;
  signal ap_CS_fsm_state119 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state120 : STD_LOGIC;
  signal ap_CS_fsm_state121 : STD_LOGIC;
  signal ap_CS_fsm_state122 : STD_LOGIC;
  signal ap_CS_fsm_state123 : STD_LOGIC;
  signal ap_CS_fsm_state124 : STD_LOGIC;
  signal ap_CS_fsm_state126 : STD_LOGIC;
  signal ap_CS_fsm_state128 : STD_LOGIC;
  signal ap_CS_fsm_state129 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state130 : STD_LOGIC;
  signal ap_CS_fsm_state131 : STD_LOGIC;
  signal ap_CS_fsm_state132 : STD_LOGIC;
  signal ap_CS_fsm_state133 : STD_LOGIC;
  signal ap_CS_fsm_state134 : STD_LOGIC;
  signal ap_CS_fsm_state135 : STD_LOGIC;
  signal ap_CS_fsm_state136 : STD_LOGIC;
  signal ap_CS_fsm_state137 : STD_LOGIC;
  signal ap_CS_fsm_state138 : STD_LOGIC;
  signal ap_CS_fsm_state139 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state140 : STD_LOGIC;
  signal ap_CS_fsm_state141 : STD_LOGIC;
  signal ap_CS_fsm_state142 : STD_LOGIC;
  signal ap_CS_fsm_state143 : STD_LOGIC;
  signal ap_CS_fsm_state144 : STD_LOGIC;
  signal ap_CS_fsm_state146 : STD_LOGIC;
  signal ap_CS_fsm_state148 : STD_LOGIC;
  signal ap_CS_fsm_state149 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state150 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state54 : STD_LOGIC;
  signal ap_CS_fsm_state55 : STD_LOGIC;
  signal ap_CS_fsm_state57 : STD_LOGIC;
  signal ap_CS_fsm_state58 : STD_LOGIC;
  signal ap_CS_fsm_state59 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state60 : STD_LOGIC;
  signal ap_CS_fsm_state61 : STD_LOGIC;
  signal ap_CS_fsm_state62 : STD_LOGIC;
  signal ap_CS_fsm_state63 : STD_LOGIC;
  signal ap_CS_fsm_state64 : STD_LOGIC;
  signal ap_CS_fsm_state65 : STD_LOGIC;
  signal ap_CS_fsm_state66 : STD_LOGIC;
  signal ap_CS_fsm_state67 : STD_LOGIC;
  signal ap_CS_fsm_state69 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state70 : STD_LOGIC;
  signal ap_CS_fsm_state71 : STD_LOGIC;
  signal ap_CS_fsm_state72 : STD_LOGIC;
  signal ap_CS_fsm_state74 : STD_LOGIC;
  signal ap_CS_fsm_state75 : STD_LOGIC;
  signal ap_CS_fsm_state77 : STD_LOGIC;
  signal ap_CS_fsm_state78 : STD_LOGIC;
  signal ap_CS_fsm_state79 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state80 : STD_LOGIC;
  signal ap_CS_fsm_state81 : STD_LOGIC;
  signal ap_CS_fsm_state82 : STD_LOGIC;
  signal ap_CS_fsm_state83 : STD_LOGIC;
  signal ap_CS_fsm_state84 : STD_LOGIC;
  signal ap_CS_fsm_state85 : STD_LOGIC;
  signal ap_CS_fsm_state86 : STD_LOGIC;
  signal ap_CS_fsm_state87 : STD_LOGIC;
  signal ap_CS_fsm_state88 : STD_LOGIC;
  signal ap_CS_fsm_state89 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state90 : STD_LOGIC;
  signal ap_CS_fsm_state91 : STD_LOGIC;
  signal ap_CS_fsm_state92 : STD_LOGIC;
  signal ap_CS_fsm_state93 : STD_LOGIC;
  signal ap_CS_fsm_state94 : STD_LOGIC;
  signal ap_CS_fsm_state95 : STD_LOGIC;
  signal ap_CS_fsm_state96 : STD_LOGIC;
  signal ap_CS_fsm_state97 : STD_LOGIC;
  signal ap_CS_fsm_state98 : STD_LOGIC;
  signal ap_CS_fsm_state99 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 117 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm112_out : STD_LOGIC;
  signal ap_NS_fsm122_out : STD_LOGIC;
  signal ap_NS_fsm19_out : STD_LOGIC;
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal clefia_s0_U_n_12 : STD_LOGIC;
  signal clefia_s0_U_n_18 : STD_LOGIC;
  signal clefia_s0_U_n_25 : STD_LOGIC;
  signal clefia_s0_U_n_26 : STD_LOGIC;
  signal clefia_s0_U_n_27 : STD_LOGIC;
  signal clefia_s0_U_n_28 : STD_LOGIC;
  signal clefia_s0_U_n_29 : STD_LOGIC;
  signal clefia_s0_U_n_32 : STD_LOGIC;
  signal clefia_s0_U_n_33 : STD_LOGIC;
  signal clefia_s0_U_n_34 : STD_LOGIC;
  signal clefia_s0_U_n_35 : STD_LOGIC;
  signal clefia_s0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_ce0 : STD_LOGIC;
  signal clefia_s1_ce1 : STD_LOGIC;
  signal clefia_s1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal control_s_axi_U_n_0 : STD_LOGIC;
  signal control_s_axi_U_n_1 : STD_LOGIC;
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_107 : STD_LOGIC;
  signal control_s_axi_U_n_108 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_12 : STD_LOGIC;
  signal control_s_axi_U_n_13 : STD_LOGIC;
  signal control_s_axi_U_n_14 : STD_LOGIC;
  signal control_s_axi_U_n_15 : STD_LOGIC;
  signal control_s_axi_U_n_16 : STD_LOGIC;
  signal control_s_axi_U_n_17 : STD_LOGIC;
  signal control_s_axi_U_n_18 : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_35 : STD_LOGIC;
  signal control_s_axi_U_n_36 : STD_LOGIC;
  signal control_s_axi_U_n_37 : STD_LOGIC;
  signal control_s_axi_U_n_38 : STD_LOGIC;
  signal control_s_axi_U_n_39 : STD_LOGIC;
  signal control_s_axi_U_n_41 : STD_LOGIC;
  signal control_s_axi_U_n_42 : STD_LOGIC;
  signal ct_U_n_0 : STD_LOGIC;
  signal ct_U_n_1 : STD_LOGIC;
  signal ct_U_n_2 : STD_LOGIC;
  signal ct_U_n_3 : STD_LOGIC;
  signal ct_U_n_4 : STD_LOGIC;
  signal ct_U_n_5 : STD_LOGIC;
  signal ct_U_n_6 : STD_LOGIC;
  signal ct_U_n_7 : STD_LOGIC;
  signal ct_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ct_ce0 : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dec12_i_i14_in_fu_186 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec12_i_i_in_fu_178 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fin_1_U_n_0 : STD_LOGIC;
  signal fin_1_U_n_1 : STD_LOGIC;
  signal fin_1_U_n_10 : STD_LOGIC;
  signal fin_1_U_n_11 : STD_LOGIC;
  signal fin_1_U_n_12 : STD_LOGIC;
  signal fin_1_U_n_13 : STD_LOGIC;
  signal fin_1_U_n_2 : STD_LOGIC;
  signal fin_1_U_n_3 : STD_LOGIC;
  signal fin_1_U_n_4 : STD_LOGIC;
  signal fin_1_U_n_5 : STD_LOGIC;
  signal fin_1_U_n_6 : STD_LOGIC;
  signal fin_1_U_n_7 : STD_LOGIC;
  signal fin_1_U_n_8 : STD_LOGIC;
  signal fin_1_U_n_9 : STD_LOGIC;
  signal fin_U_n_0 : STD_LOGIC;
  signal fin_U_n_1 : STD_LOGIC;
  signal fin_U_n_10 : STD_LOGIC;
  signal fin_U_n_11 : STD_LOGIC;
  signal fin_U_n_12 : STD_LOGIC;
  signal fin_U_n_13 : STD_LOGIC;
  signal fin_U_n_14 : STD_LOGIC;
  signal fin_U_n_15 : STD_LOGIC;
  signal fin_U_n_16 : STD_LOGIC;
  signal fin_U_n_17 : STD_LOGIC;
  signal fin_U_n_18 : STD_LOGIC;
  signal fin_U_n_19 : STD_LOGIC;
  signal fin_U_n_2 : STD_LOGIC;
  signal fin_U_n_20 : STD_LOGIC;
  signal fin_U_n_21 : STD_LOGIC;
  signal fin_U_n_22 : STD_LOGIC;
  signal fin_U_n_23 : STD_LOGIC;
  signal fin_U_n_24 : STD_LOGIC;
  signal fin_U_n_25 : STD_LOGIC;
  signal fin_U_n_26 : STD_LOGIC;
  signal fin_U_n_27 : STD_LOGIC;
  signal fin_U_n_28 : STD_LOGIC;
  signal fin_U_n_29 : STD_LOGIC;
  signal fin_U_n_3 : STD_LOGIC;
  signal fin_U_n_30 : STD_LOGIC;
  signal fin_U_n_31 : STD_LOGIC;
  signal fin_U_n_32 : STD_LOGIC;
  signal fin_U_n_33 : STD_LOGIC;
  signal fin_U_n_34 : STD_LOGIC;
  signal fin_U_n_35 : STD_LOGIC;
  signal fin_U_n_36 : STD_LOGIC;
  signal fin_U_n_4 : STD_LOGIC;
  signal fin_U_n_5 : STD_LOGIC;
  signal fin_U_n_6 : STD_LOGIC;
  signal fin_U_n_7 : STD_LOGIC;
  signal fin_U_n_8 : STD_LOGIC;
  signal fin_U_n_9 : STD_LOGIC;
  signal fout_1_U_n_1 : STD_LOGIC;
  signal fout_1_U_n_2 : STD_LOGIC;
  signal fout_1_U_n_3 : STD_LOGIC;
  signal fout_1_U_n_4 : STD_LOGIC;
  signal fout_1_U_n_5 : STD_LOGIC;
  signal fout_1_U_n_6 : STD_LOGIC;
  signal fout_1_U_n_7 : STD_LOGIC;
  signal fout_1_U_n_8 : STD_LOGIC;
  signal fout_U_n_0 : STD_LOGIC;
  signal fout_U_n_1 : STD_LOGIC;
  signal fout_U_n_10 : STD_LOGIC;
  signal fout_U_n_11 : STD_LOGIC;
  signal fout_U_n_12 : STD_LOGIC;
  signal fout_U_n_13 : STD_LOGIC;
  signal fout_U_n_2 : STD_LOGIC;
  signal fout_U_n_22 : STD_LOGIC;
  signal fout_U_n_23 : STD_LOGIC;
  signal fout_U_n_24 : STD_LOGIC;
  signal fout_U_n_25 : STD_LOGIC;
  signal fout_U_n_26 : STD_LOGIC;
  signal fout_U_n_27 : STD_LOGIC;
  signal fout_U_n_28 : STD_LOGIC;
  signal fout_U_n_29 : STD_LOGIC;
  signal fout_U_n_3 : STD_LOGIC;
  signal fout_U_n_30 : STD_LOGIC;
  signal fout_U_n_4 : STD_LOGIC;
  signal fout_U_n_5 : STD_LOGIC;
  signal fout_U_n_6 : STD_LOGIC;
  signal fout_U_n_7 : STD_LOGIC;
  signal fout_U_n_8 : STD_LOGIC;
  signal fout_U_n_9 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_dst_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_ByteCpy_116_fu_510_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_n_11 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_n_18 : STD_LOGIC;
  signal grp_ByteCpy_116_fu_510_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_116_fu_510_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_14 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_15 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_16 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_17 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_18 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_20 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_21 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_22 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_23 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_24 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_26 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_27 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_28 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_29 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_30 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_31 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_32 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_33 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_34 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_n_36 : STD_LOGIC;
  signal grp_ByteCpy_11831_fu_378_src_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_11831_fu_378_src_ce0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_dst_offset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_ByteCpy_119_fu_491_n_18 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_20 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_21 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_22 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_23 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_24 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_25 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_30 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_31 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_34 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_35 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_36 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_37 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_4 : STD_LOGIC;
  signal grp_ByteCpy_119_fu_491_n_40 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_ap_ce : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_1_fu_338_dst_ce0 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_1 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_10 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_11 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_13 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_15 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_18 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_21 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_22 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_n_9 : STD_LOGIC;
  signal grp_ByteCpy_1_fu_338_pt_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_ByteCpy_1_fu_338_pt_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_2_fu_516_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_2_fu_516_Clefia_enc_ce0 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_14 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_33 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_35 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_38 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_39 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_n_40 : STD_LOGIC;
  signal grp_ByteCpy_2_fu_516_src_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_ByteCpy_2_fu_516_src_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ByteCpy_2_fu_516_src_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_2_fu_516_src_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteCpy_fu_394_ap_start_reg : STD_LOGIC;
  signal grp_ByteCpy_fu_394_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteCpy_fu_394_dst_we0 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_n_23 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_n_24 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_n_25 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_n_26 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_n_27 : STD_LOGIC;
  signal grp_ByteCpy_fu_394_src_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteCpy_fu_394_src_ce0 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_a_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ByteXor_11151_fu_384_ap_done : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_11151_fu_384_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_11151_fu_384_ap_return_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_11151_fu_384_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_b_address0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_ByteXor_11151_fu_384_b_ce0 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_b_offset : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_11151_fu_384_n_11 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_15 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_16 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_17 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_18 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_19 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_20 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_21 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_22 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_23 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_24 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_25 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_34 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_35 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_36 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_37 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_38 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_39 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_40 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_41 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_66 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_70 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_71 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_73 : STD_LOGIC;
  signal grp_ByteXor_11151_fu_384_n_74 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_a_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteXor_112_2_fu_366_a_we0 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_b_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_112_2_fu_366_b_ce0 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_b_offset : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal grp_ByteXor_112_2_fu_366_n_12 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_n_13 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_n_14 : STD_LOGIC;
  signal grp_ByteXor_112_2_fu_366_n_24 : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_a_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ByteXor_143_fu_475_a_ce0 : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_dst_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteXor_143_fu_475_dst_ce0 : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_143_fu_475_n_11 : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_n_8 : STD_LOGIC;
  signal grp_ByteXor_143_fu_475_n_9 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ByteXor_1_fu_524_Clefia_enc_ce0 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_Clefia_enc_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ByteXor_1_fu_524_Clefia_enc_we0 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_a_offset1 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_ap_start_reg : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_b_address0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_ByteXor_1_fu_524_b_offset : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_ByteXor_1_fu_524_n_13 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_n_14 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_n_8 : STD_LOGIC;
  signal grp_ByteXor_1_fu_524_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_106 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_39 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_53 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_64 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_65 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_75 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_76 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_77 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_81 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_83 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_88 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_89 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_90 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_94 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_95 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_n_97 : STD_LOGIC;
  signal grp_ClefiaKeySet_fu_347_rk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_606_p220_in : STD_LOGIC;
  signal icmp_ln193_1_fu_882_p2 : STD_LOGIC;
  signal \icmp_ln193_reg_1223[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_reg_1223_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln197_fu_876_p2 : STD_LOGIC;
  signal icmp_ln197_reg_1350 : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_1350[0]_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln230_1_fu_1205_p2 : STD_LOGIC;
  signal \icmp_ln230_reg_1378[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_reg_1378_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln234_fu_1199_p2 : STD_LOGIC;
  signal icmp_ln234_reg_1506 : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_1506[0]_i_9_n_0\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[4]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[5]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[6]\ : STD_LOGIC;
  signal \idx34_fu_182_reg_n_0_[7]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[4]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[5]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[6]\ : STD_LOGIC;
  signal \idx_fu_174_reg_n_0_[7]\ : STD_LOGIC;
  signal idx_fu_30 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal idx_fu_40 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal int_Clefia_dec_be0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal key_bitlen : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal key_bitlen_read_reg_1218 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or_ln232_reg_1445 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in0_1 : STD_LOGIC;
  signal p_0_in0_2 : STD_LOGIC;
  signal p_0_in0_3 : STD_LOGIC;
  signal p_0_in_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in_4 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal pt_ce0 : STD_LOGIC;
  signal q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3571 : STD_LOGIC;
  signal reg_3631 : STD_LOGIC;
  signal reg_573 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5730 : STD_LOGIC;
  signal reg_577 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5770 : STD_LOGIC;
  signal reg_581 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_581[7]_i_1_n_0\ : STD_LOGIC;
  signal reg_588 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_595 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_600 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_6000 : STD_LOGIC;
  signal rin_1_U_n_0 : STD_LOGIC;
  signal rin_1_U_n_1 : STD_LOGIC;
  signal rin_1_U_n_10 : STD_LOGIC;
  signal rin_1_U_n_11 : STD_LOGIC;
  signal rin_1_U_n_2 : STD_LOGIC;
  signal rin_1_U_n_3 : STD_LOGIC;
  signal rin_1_U_n_4 : STD_LOGIC;
  signal rin_1_U_n_5 : STD_LOGIC;
  signal rin_1_U_n_6 : STD_LOGIC;
  signal rin_1_U_n_7 : STD_LOGIC;
  signal rin_1_U_n_8 : STD_LOGIC;
  signal rin_1_U_n_9 : STD_LOGIC;
  signal rin_1_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rin_1_ce0 : STD_LOGIC;
  signal rin_U_n_0 : STD_LOGIC;
  signal rin_U_n_1 : STD_LOGIC;
  signal rin_U_n_10 : STD_LOGIC;
  signal rin_U_n_11 : STD_LOGIC;
  signal rin_U_n_12 : STD_LOGIC;
  signal rin_U_n_13 : STD_LOGIC;
  signal rin_U_n_14 : STD_LOGIC;
  signal rin_U_n_15 : STD_LOGIC;
  signal rin_U_n_16 : STD_LOGIC;
  signal rin_U_n_2 : STD_LOGIC;
  signal rin_U_n_3 : STD_LOGIC;
  signal rin_U_n_4 : STD_LOGIC;
  signal rin_U_n_5 : STD_LOGIC;
  signal rin_U_n_6 : STD_LOGIC;
  signal rin_U_n_7 : STD_LOGIC;
  signal rin_U_n_8 : STD_LOGIC;
  signal rin_U_n_9 : STD_LOGIC;
  signal rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rin_ce0 : STD_LOGIC;
  signal rk_U_n_16 : STD_LOGIC;
  signal rk_U_n_17 : STD_LOGIC;
  signal rk_U_n_19 : STD_LOGIC;
  signal rk_U_n_20 : STD_LOGIC;
  signal rk_U_n_29 : STD_LOGIC;
  signal rk_U_n_32 : STD_LOGIC;
  signal rk_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_ce0 : STD_LOGIC;
  signal rk_ce1 : STD_LOGIC;
  signal rk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_we0 : STD_LOGIC;
  signal rout_1_U_n_10 : STD_LOGIC;
  signal rout_1_U_n_11 : STD_LOGIC;
  signal rout_1_U_n_12 : STD_LOGIC;
  signal rout_1_U_n_13 : STD_LOGIC;
  signal rout_1_U_n_14 : STD_LOGIC;
  signal rout_1_U_n_15 : STD_LOGIC;
  signal rout_1_U_n_24 : STD_LOGIC;
  signal rout_1_U_n_25 : STD_LOGIC;
  signal rout_1_U_n_26 : STD_LOGIC;
  signal rout_1_U_n_27 : STD_LOGIC;
  signal rout_1_U_n_28 : STD_LOGIC;
  signal rout_1_U_n_29 : STD_LOGIC;
  signal rout_1_U_n_30 : STD_LOGIC;
  signal rout_1_U_n_31 : STD_LOGIC;
  signal rout_1_U_n_32 : STD_LOGIC;
  signal rout_1_U_n_8 : STD_LOGIC;
  signal rout_1_U_n_9 : STD_LOGIC;
  signal rout_1_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rout_1_ce0 : STD_LOGIC;
  signal rout_1_ce1 : STD_LOGIC;
  signal rout_U_n_0 : STD_LOGIC;
  signal rout_U_n_10 : STD_LOGIC;
  signal rout_U_n_11 : STD_LOGIC;
  signal rout_U_n_12 : STD_LOGIC;
  signal rout_U_n_13 : STD_LOGIC;
  signal rout_U_n_14 : STD_LOGIC;
  signal rout_U_n_15 : STD_LOGIC;
  signal rout_U_n_16 : STD_LOGIC;
  signal rout_U_n_9 : STD_LOGIC;
  signal rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rout_ce0 : STD_LOGIC;
  signal rout_ce1 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln1_fu_916_p3 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \shl_ln_reg_1357[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_1357[6]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_1357[7]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_1357_reg_n_0_[5]\ : STD_LOGIC;
  signal \shl_ln_reg_1357_reg_n_0_[6]\ : STD_LOGIC;
  signal \shl_ln_reg_1357_reg_n_0_[7]\ : STD_LOGIC;
  signal trunc_ln188_reg_1244 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal x_1_3_reg_1450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_1_fu_792_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_1_reg_1319 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_0_1_reg_1319[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[4]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_1_reg_1319[7]_i_2_n_0\ : STD_LOGIC;
  signal y_0_2_reg_1425 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_3_reg_1475 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_fu_678_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_0_reg_1274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_0_reg_1274[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[1]_i_5_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[4]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[6]_i_4_n_0\ : STD_LOGIC;
  signal \y_0_reg_1274[7]_i_5_n_0\ : STD_LOGIC;
  signal y_1_1_fu_811_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_1_reg_1324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_1_reg_1324[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[4]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_1_reg_1324[5]_i_4_n_0\ : STD_LOGIC;
  signal y_1_2_reg_1430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_3_fu_1134_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_3_reg_1480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_fu_703_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_1_reg_1279 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_1_reg_1279[0]_i_2_n_0\ : STD_LOGIC;
  signal y_2_1_fu_836_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_1_reg_1329 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_1_reg_1329[0]_i_2_n_0\ : STD_LOGIC;
  signal y_2_2_fu_1046_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_2_reg_1435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_3_reg_1485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_reg_1284 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_2_reg_1284[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_2_reg_1284[7]_i_2_n_0\ : STD_LOGIC;
  signal y_3_1_fu_855_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_1_reg_1334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_1_reg_1334[4]_i_2_n_0\ : STD_LOGIC;
  signal y_3_2_fu_1065_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_2_reg_1440 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_3_fu_1178_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_3_reg_1490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_3_reg_1289 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_3_reg_1289[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_3_reg_1289[7]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_add_ln188_1_reg_1339_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln188_1_reg_1339_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln188_reg_1345_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln188_reg_1345_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln224_1_reg_1495_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln224_1_reg_1495_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln224_reg_1399_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln233_reg_1501_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln233_reg_1501_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[115]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[115]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[115]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[39]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[39]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln188_1_reg_1339[0]_i_1\ : label is "soft_lutpair495";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_reg_1339_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln188_cast_reg_1249[4]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \add_ln188_cast_reg_1249[5]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \add_ln188_cast_reg_1249[6]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \add_ln188_cast_reg_1249[7]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \add_ln195_reg_1294[3]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \add_ln195_reg_1294[4]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \add_ln195_reg_1294[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \add_ln195_reg_1294[6]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \add_ln224_1_reg_1495[0]_i_1\ : label is "soft_lutpair496";
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_reg_1495_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_reg_1399_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln432_reg_1368[5]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \add_ln432_reg_1368[6]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \add_ln432_reg_1368[7]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \add_ln433_reg_1373[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \add_ln433_reg_1373[7]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \ap_CS_fsm[114]_i_2\ : label is "soft_lutpair494";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[100]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[101]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[102]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[103]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[104]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[105]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[106]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[107]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[108]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[109]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[110]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[111]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[112]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[113]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[114]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[115]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[115]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[115]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[115]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[115]_i_4\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[116]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[117]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[118]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[119]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[120]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[121]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[122]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[123]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[124]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[125]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[126]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[127]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[128]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[129]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[130]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[131]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[132]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[133]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[134]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[135]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[136]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[137]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[138]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[139]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[140]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[141]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[142]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[143]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[144]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[145]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[146]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[147]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[148]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[149]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[39]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[39]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[39]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[39]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[85]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[86]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[87]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[88]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[89]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[90]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[91]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[92]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[93]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[94]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[95]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[96]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[97]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[98]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[99]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ByteCpy_119_fu_491_ap_start_reg_i_3 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_1350[0]_i_9\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_1378[0]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \icmp_ln234_reg_1506[0]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \icmp_ln234_reg_1506[0]_i_9\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \shl_ln_reg_1357[5]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \shl_ln_reg_1357[6]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \shl_ln_reg_1357[7]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \y_0_1_reg_1319[5]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \y_0_reg_1274[0]_i_5\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \y_0_reg_1274[6]_i_3\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \y_1_1_reg_1324[3]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \y_1_reg_1279[0]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \y_2_1_reg_1329[0]_i_2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \y_2_reg_1284[0]_i_2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \y_3_reg_1289[6]_i_2\ : label is "soft_lutpair491";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln188_1_reg_1339[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(0),
      O => add_ln188_1_fu_865_p2(0)
    );
\add_ln188_1_reg_1339[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(12),
      O => \add_ln188_1_reg_1339[12]_i_2_n_0\
    );
\add_ln188_1_reg_1339[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(11),
      O => \add_ln188_1_reg_1339[12]_i_3_n_0\
    );
\add_ln188_1_reg_1339[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(10),
      O => \add_ln188_1_reg_1339[12]_i_4_n_0\
    );
\add_ln188_1_reg_1339[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(9),
      O => \add_ln188_1_reg_1339[12]_i_5_n_0\
    );
\add_ln188_1_reg_1339[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(16),
      O => \add_ln188_1_reg_1339[16]_i_2_n_0\
    );
\add_ln188_1_reg_1339[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(15),
      O => \add_ln188_1_reg_1339[16]_i_3_n_0\
    );
\add_ln188_1_reg_1339[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(14),
      O => \add_ln188_1_reg_1339[16]_i_4_n_0\
    );
\add_ln188_1_reg_1339[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(13),
      O => \add_ln188_1_reg_1339[16]_i_5_n_0\
    );
\add_ln188_1_reg_1339[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(20),
      O => \add_ln188_1_reg_1339[20]_i_2_n_0\
    );
\add_ln188_1_reg_1339[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(19),
      O => \add_ln188_1_reg_1339[20]_i_3_n_0\
    );
\add_ln188_1_reg_1339[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(18),
      O => \add_ln188_1_reg_1339[20]_i_4_n_0\
    );
\add_ln188_1_reg_1339[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(17),
      O => \add_ln188_1_reg_1339[20]_i_5_n_0\
    );
\add_ln188_1_reg_1339[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(24),
      O => \add_ln188_1_reg_1339[24]_i_2_n_0\
    );
\add_ln188_1_reg_1339[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(23),
      O => \add_ln188_1_reg_1339[24]_i_3_n_0\
    );
\add_ln188_1_reg_1339[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(22),
      O => \add_ln188_1_reg_1339[24]_i_4_n_0\
    );
\add_ln188_1_reg_1339[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(21),
      O => \add_ln188_1_reg_1339[24]_i_5_n_0\
    );
\add_ln188_1_reg_1339[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(28),
      O => \add_ln188_1_reg_1339[28]_i_2_n_0\
    );
\add_ln188_1_reg_1339[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(27),
      O => \add_ln188_1_reg_1339[28]_i_3_n_0\
    );
\add_ln188_1_reg_1339[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(26),
      O => \add_ln188_1_reg_1339[28]_i_4_n_0\
    );
\add_ln188_1_reg_1339[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(25),
      O => \add_ln188_1_reg_1339[28]_i_5_n_0\
    );
\add_ln188_1_reg_1339[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(31),
      O => \add_ln188_1_reg_1339[31]_i_2_n_0\
    );
\add_ln188_1_reg_1339[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(30),
      O => \add_ln188_1_reg_1339[31]_i_3_n_0\
    );
\add_ln188_1_reg_1339[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(29),
      O => \add_ln188_1_reg_1339[31]_i_4_n_0\
    );
\add_ln188_1_reg_1339[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(4),
      O => \add_ln188_1_reg_1339[4]_i_2_n_0\
    );
\add_ln188_1_reg_1339[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(3),
      O => \add_ln188_1_reg_1339[4]_i_3_n_0\
    );
\add_ln188_1_reg_1339[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(2),
      O => \add_ln188_1_reg_1339[4]_i_4_n_0\
    );
\add_ln188_1_reg_1339[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(1),
      O => \add_ln188_1_reg_1339[4]_i_5_n_0\
    );
\add_ln188_1_reg_1339[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(8),
      O => \add_ln188_1_reg_1339[8]_i_2_n_0\
    );
\add_ln188_1_reg_1339[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(7),
      O => \add_ln188_1_reg_1339[8]_i_3_n_0\
    );
\add_ln188_1_reg_1339[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(6),
      O => \add_ln188_1_reg_1339[8]_i_4_n_0\
    );
\add_ln188_1_reg_1339[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(5),
      O => \add_ln188_1_reg_1339[8]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(0),
      Q => add_ln188_1_reg_1339(0),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(10),
      Q => add_ln188_1_reg_1339(10),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(11),
      Q => add_ln188_1_reg_1339(11),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(12),
      Q => add_ln188_1_reg_1339(12),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[8]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[12]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[12]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[12]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(12 downto 9),
      O(3 downto 0) => add_ln188_1_fu_865_p2(12 downto 9),
      S(3) => \add_ln188_1_reg_1339[12]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[12]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[12]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[12]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(13),
      Q => add_ln188_1_reg_1339(13),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(14),
      Q => add_ln188_1_reg_1339(14),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(15),
      Q => add_ln188_1_reg_1339(15),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(16),
      Q => add_ln188_1_reg_1339(16),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[12]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[16]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[16]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[16]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(16 downto 13),
      O(3 downto 0) => add_ln188_1_fu_865_p2(16 downto 13),
      S(3) => \add_ln188_1_reg_1339[16]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[16]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[16]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[16]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(17),
      Q => add_ln188_1_reg_1339(17),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(18),
      Q => add_ln188_1_reg_1339(18),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(19),
      Q => add_ln188_1_reg_1339(19),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(1),
      Q => add_ln188_1_reg_1339(1),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(20),
      Q => add_ln188_1_reg_1339(20),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[16]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[20]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[20]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[20]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(20 downto 17),
      O(3 downto 0) => add_ln188_1_fu_865_p2(20 downto 17),
      S(3) => \add_ln188_1_reg_1339[20]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[20]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[20]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[20]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(21),
      Q => add_ln188_1_reg_1339(21),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(22),
      Q => add_ln188_1_reg_1339(22),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(23),
      Q => add_ln188_1_reg_1339(23),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(24),
      Q => add_ln188_1_reg_1339(24),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[20]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[24]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[24]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[24]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(24 downto 21),
      O(3 downto 0) => add_ln188_1_fu_865_p2(24 downto 21),
      S(3) => \add_ln188_1_reg_1339[24]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[24]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[24]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[24]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(25),
      Q => add_ln188_1_reg_1339(25),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(26),
      Q => add_ln188_1_reg_1339(26),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(27),
      Q => add_ln188_1_reg_1339(27),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(28),
      Q => add_ln188_1_reg_1339(28),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[24]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[28]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[28]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[28]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(28 downto 25),
      O(3 downto 0) => add_ln188_1_fu_865_p2(28 downto 25),
      S(3) => \add_ln188_1_reg_1339[28]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[28]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[28]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[28]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(29),
      Q => add_ln188_1_reg_1339(29),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(2),
      Q => add_ln188_1_reg_1339(2),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(30),
      Q => add_ln188_1_reg_1339(30),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(31),
      Q => add_ln188_1_reg_1339(31),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_add_ln188_1_reg_1339_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln188_1_reg_1339_reg[31]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_i_in_fu_178(30 downto 29),
      O(3) => \NLW_add_ln188_1_reg_1339_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln188_1_fu_865_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln188_1_reg_1339[31]_i_2_n_0\,
      S(1) => \add_ln188_1_reg_1339[31]_i_3_n_0\,
      S(0) => \add_ln188_1_reg_1339[31]_i_4_n_0\
    );
\add_ln188_1_reg_1339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(3),
      Q => add_ln188_1_reg_1339(3),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(4),
      Q => add_ln188_1_reg_1339(4),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln188_1_reg_1339_reg[4]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[4]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[4]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[4]_i_1_n_3\,
      CYINIT => dec12_i_i_in_fu_178(0),
      DI(3 downto 0) => dec12_i_i_in_fu_178(4 downto 1),
      O(3 downto 0) => add_ln188_1_fu_865_p2(4 downto 1),
      S(3) => \add_ln188_1_reg_1339[4]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[4]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[4]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[4]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(5),
      Q => add_ln188_1_reg_1339(5),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(6),
      Q => add_ln188_1_reg_1339(6),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(7),
      Q => add_ln188_1_reg_1339(7),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(8),
      Q => add_ln188_1_reg_1339(8),
      R => '0'
    );
\add_ln188_1_reg_1339_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_reg_1339_reg[4]_i_1_n_0\,
      CO(3) => \add_ln188_1_reg_1339_reg[8]_i_1_n_0\,
      CO(2) => \add_ln188_1_reg_1339_reg[8]_i_1_n_1\,
      CO(1) => \add_ln188_1_reg_1339_reg[8]_i_1_n_2\,
      CO(0) => \add_ln188_1_reg_1339_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i_in_fu_178(8 downto 5),
      O(3 downto 0) => add_ln188_1_fu_865_p2(8 downto 5),
      S(3) => \add_ln188_1_reg_1339[8]_i_2_n_0\,
      S(2) => \add_ln188_1_reg_1339[8]_i_3_n_0\,
      S(1) => \add_ln188_1_reg_1339[8]_i_4_n_0\,
      S(0) => \add_ln188_1_reg_1339[8]_i_5_n_0\
    );
\add_ln188_1_reg_1339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_1_fu_865_p2(9),
      Q => add_ln188_1_reg_1339(9),
      R => '0'
    );
\add_ln188_cast_reg_1249[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[3]\,
      O => add_ln188_cast_fu_633_p2(3)
    );
\add_ln188_cast_reg_1249[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[3]\,
      I1 => \idx_fu_174_reg_n_0_[4]\,
      O => add_ln188_cast_fu_633_p2(4)
    );
\add_ln188_cast_reg_1249[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[3]\,
      I1 => \idx_fu_174_reg_n_0_[4]\,
      I2 => \idx_fu_174_reg_n_0_[5]\,
      O => add_ln188_cast_fu_633_p2(5)
    );
\add_ln188_cast_reg_1249[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[4]\,
      I1 => \idx_fu_174_reg_n_0_[3]\,
      I2 => \idx_fu_174_reg_n_0_[5]\,
      I3 => \idx_fu_174_reg_n_0_[6]\,
      O => add_ln188_cast_fu_633_p2(6)
    );
\add_ln188_cast_reg_1249[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[5]\,
      I1 => \idx_fu_174_reg_n_0_[3]\,
      I2 => \idx_fu_174_reg_n_0_[4]\,
      I3 => \idx_fu_174_reg_n_0_[6]\,
      I4 => \idx_fu_174_reg_n_0_[7]\,
      O => add_ln188_cast_fu_633_p2(7)
    );
\add_ln188_cast_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[0]\,
      Q => add_ln188_cast_reg_1249(0),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[1]\,
      Q => add_ln188_cast_reg_1249(1),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[2]\,
      Q => add_ln188_cast_reg_1249(2),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => add_ln188_cast_fu_633_p2(3),
      Q => add_ln188_cast_reg_1249(3),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => add_ln188_cast_fu_633_p2(4),
      Q => add_ln188_cast_reg_1249(4),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => add_ln188_cast_fu_633_p2(5),
      Q => add_ln188_cast_reg_1249(5),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => add_ln188_cast_fu_633_p2(6),
      Q => add_ln188_cast_reg_1249(6),
      R => '0'
    );
\add_ln188_cast_reg_1249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => add_ln188_cast_fu_633_p2(7),
      Q => add_ln188_cast_reg_1249(7),
      R => '0'
    );
\add_ln188_reg_1345[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_fu_174_reg_n_0_[3]\,
      O => \add_ln188_reg_1345[5]_i_2_n_0\
    );
\add_ln188_reg_1345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => \idx_fu_174_reg_n_0_[0]\,
      Q => add_ln188_reg_1345(0),
      R => '0'
    );
\add_ln188_reg_1345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => \idx_fu_174_reg_n_0_[1]\,
      Q => add_ln188_reg_1345(1),
      R => '0'
    );
\add_ln188_reg_1345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(2),
      Q => add_ln188_reg_1345(2),
      R => '0'
    );
\add_ln188_reg_1345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(3),
      Q => add_ln188_reg_1345(3),
      R => '0'
    );
\add_ln188_reg_1345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(4),
      Q => add_ln188_reg_1345(4),
      R => '0'
    );
\add_ln188_reg_1345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(5),
      Q => add_ln188_reg_1345(5),
      R => '0'
    );
\add_ln188_reg_1345_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln188_reg_1345_reg[5]_i_1_n_0\,
      CO(2) => \add_ln188_reg_1345_reg[5]_i_1_n_1\,
      CO(1) => \add_ln188_reg_1345_reg[5]_i_1_n_2\,
      CO(0) => \add_ln188_reg_1345_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \idx_fu_174_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => add_ln188_fu_871_p2(5 downto 2),
      S(3) => \idx_fu_174_reg_n_0_[5]\,
      S(2) => \idx_fu_174_reg_n_0_[4]\,
      S(1) => \add_ln188_reg_1345[5]_i_2_n_0\,
      S(0) => \idx_fu_174_reg_n_0_[2]\
    );
\add_ln188_reg_1345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(6),
      Q => add_ln188_reg_1345(6),
      R => '0'
    );
\add_ln188_reg_1345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => add_ln188_fu_871_p2(7),
      Q => add_ln188_reg_1345(7),
      R => '0'
    );
\add_ln188_reg_1345_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_reg_1345_reg[5]_i_1_n_0\,
      CO(3 downto 1) => \NLW_add_ln188_reg_1345_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln188_reg_1345_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln188_reg_1345_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln188_fu_871_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \idx_fu_174_reg_n_0_[7]\,
      S(0) => \idx_fu_174_reg_n_0_[6]\
    );
\add_ln195_reg_1294[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_cast_reg_1249(2),
      O => add_ln195_fu_748_p2(2)
    );
\add_ln195_reg_1294[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln188_cast_reg_1249(2),
      I1 => trunc_ln188_reg_1244(3),
      O => \add_ln195_reg_1294[3]_i_1_n_0\
    );
\add_ln195_reg_1294[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => trunc_ln188_reg_1244(4),
      I1 => add_ln188_cast_reg_1249(2),
      I2 => trunc_ln188_reg_1244(3),
      O => add_ln195_fu_748_p2(4)
    );
\add_ln195_reg_1294[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln188_reg_1244(5),
      I1 => add_ln188_cast_reg_1249(2),
      I2 => trunc_ln188_reg_1244(3),
      I3 => trunc_ln188_reg_1244(4),
      O => add_ln195_fu_748_p2(5)
    );
\add_ln195_reg_1294[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => trunc_ln188_reg_1244(6),
      I1 => trunc_ln188_reg_1244(4),
      I2 => trunc_ln188_reg_1244(3),
      I3 => add_ln188_cast_reg_1249(2),
      I4 => trunc_ln188_reg_1244(5),
      O => add_ln195_fu_748_p2(6)
    );
\add_ln195_reg_1294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAAAAAA"
    )
        port map (
      I0 => trunc_ln188_reg_1244(7),
      I1 => trunc_ln188_reg_1244(5),
      I2 => add_ln188_cast_reg_1249(2),
      I3 => trunc_ln188_reg_1244(3),
      I4 => trunc_ln188_reg_1244(4),
      I5 => trunc_ln188_reg_1244(6),
      O => add_ln195_fu_748_p2(7)
    );
\add_ln195_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln188_cast_reg_1249(0),
      Q => add_ln195_reg_1294(0),
      R => '0'
    );
\add_ln195_reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln188_cast_reg_1249(1),
      Q => add_ln195_reg_1294(1),
      R => '0'
    );
\add_ln195_reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln195_fu_748_p2(2),
      Q => add_ln195_reg_1294(2),
      R => '0'
    );
\add_ln195_reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => \add_ln195_reg_1294[3]_i_1_n_0\,
      Q => add_ln195_reg_1294(3),
      R => '0'
    );
\add_ln195_reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln195_fu_748_p2(4),
      Q => add_ln195_reg_1294(4),
      R => '0'
    );
\add_ln195_reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln195_fu_748_p2(5),
      Q => add_ln195_reg_1294(5),
      R => '0'
    );
\add_ln195_reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln195_fu_748_p2(6),
      Q => add_ln195_reg_1294(6),
      R => '0'
    );
\add_ln195_reg_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => add_ln195_fu_748_p2(7),
      Q => add_ln195_reg_1294(7),
      R => '0'
    );
\add_ln224_1_reg_1495[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(0),
      O => add_ln224_1_fu_1188_p2(0)
    );
\add_ln224_1_reg_1495[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(12),
      O => \add_ln224_1_reg_1495[12]_i_2_n_0\
    );
\add_ln224_1_reg_1495[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(11),
      O => \add_ln224_1_reg_1495[12]_i_3_n_0\
    );
\add_ln224_1_reg_1495[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(10),
      O => \add_ln224_1_reg_1495[12]_i_4_n_0\
    );
\add_ln224_1_reg_1495[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(9),
      O => \add_ln224_1_reg_1495[12]_i_5_n_0\
    );
\add_ln224_1_reg_1495[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(16),
      O => \add_ln224_1_reg_1495[16]_i_2_n_0\
    );
\add_ln224_1_reg_1495[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(15),
      O => \add_ln224_1_reg_1495[16]_i_3_n_0\
    );
\add_ln224_1_reg_1495[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(14),
      O => \add_ln224_1_reg_1495[16]_i_4_n_0\
    );
\add_ln224_1_reg_1495[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(13),
      O => \add_ln224_1_reg_1495[16]_i_5_n_0\
    );
\add_ln224_1_reg_1495[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(20),
      O => \add_ln224_1_reg_1495[20]_i_2_n_0\
    );
\add_ln224_1_reg_1495[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(19),
      O => \add_ln224_1_reg_1495[20]_i_3_n_0\
    );
\add_ln224_1_reg_1495[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(18),
      O => \add_ln224_1_reg_1495[20]_i_4_n_0\
    );
\add_ln224_1_reg_1495[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(17),
      O => \add_ln224_1_reg_1495[20]_i_5_n_0\
    );
\add_ln224_1_reg_1495[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(24),
      O => \add_ln224_1_reg_1495[24]_i_2_n_0\
    );
\add_ln224_1_reg_1495[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(23),
      O => \add_ln224_1_reg_1495[24]_i_3_n_0\
    );
\add_ln224_1_reg_1495[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(22),
      O => \add_ln224_1_reg_1495[24]_i_4_n_0\
    );
\add_ln224_1_reg_1495[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(21),
      O => \add_ln224_1_reg_1495[24]_i_5_n_0\
    );
\add_ln224_1_reg_1495[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(28),
      O => \add_ln224_1_reg_1495[28]_i_2_n_0\
    );
\add_ln224_1_reg_1495[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(27),
      O => \add_ln224_1_reg_1495[28]_i_3_n_0\
    );
\add_ln224_1_reg_1495[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(26),
      O => \add_ln224_1_reg_1495[28]_i_4_n_0\
    );
\add_ln224_1_reg_1495[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(25),
      O => \add_ln224_1_reg_1495[28]_i_5_n_0\
    );
\add_ln224_1_reg_1495[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(31),
      O => \add_ln224_1_reg_1495[31]_i_2_n_0\
    );
\add_ln224_1_reg_1495[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(30),
      O => \add_ln224_1_reg_1495[31]_i_3_n_0\
    );
\add_ln224_1_reg_1495[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(29),
      O => \add_ln224_1_reg_1495[31]_i_4_n_0\
    );
\add_ln224_1_reg_1495[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(4),
      O => \add_ln224_1_reg_1495[4]_i_2_n_0\
    );
\add_ln224_1_reg_1495[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(3),
      O => \add_ln224_1_reg_1495[4]_i_3_n_0\
    );
\add_ln224_1_reg_1495[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(2),
      O => \add_ln224_1_reg_1495[4]_i_4_n_0\
    );
\add_ln224_1_reg_1495[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(1),
      O => \add_ln224_1_reg_1495[4]_i_5_n_0\
    );
\add_ln224_1_reg_1495[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(8),
      O => \add_ln224_1_reg_1495[8]_i_2_n_0\
    );
\add_ln224_1_reg_1495[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(7),
      O => \add_ln224_1_reg_1495[8]_i_3_n_0\
    );
\add_ln224_1_reg_1495[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(6),
      O => \add_ln224_1_reg_1495[8]_i_4_n_0\
    );
\add_ln224_1_reg_1495[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(5),
      O => \add_ln224_1_reg_1495[8]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(0),
      Q => add_ln224_1_reg_1495(0),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(10),
      Q => add_ln224_1_reg_1495(10),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(11),
      Q => add_ln224_1_reg_1495(11),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(12),
      Q => add_ln224_1_reg_1495(12),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[8]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[12]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[12]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[12]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(12 downto 9),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(12 downto 9),
      S(3) => \add_ln224_1_reg_1495[12]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[12]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[12]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[12]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(13),
      Q => add_ln224_1_reg_1495(13),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(14),
      Q => add_ln224_1_reg_1495(14),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(15),
      Q => add_ln224_1_reg_1495(15),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(16),
      Q => add_ln224_1_reg_1495(16),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[12]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[16]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[16]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[16]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(16 downto 13),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(16 downto 13),
      S(3) => \add_ln224_1_reg_1495[16]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[16]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[16]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[16]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(17),
      Q => add_ln224_1_reg_1495(17),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(18),
      Q => add_ln224_1_reg_1495(18),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(19),
      Q => add_ln224_1_reg_1495(19),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(1),
      Q => add_ln224_1_reg_1495(1),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(20),
      Q => add_ln224_1_reg_1495(20),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[16]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[20]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[20]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[20]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(20 downto 17),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(20 downto 17),
      S(3) => \add_ln224_1_reg_1495[20]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[20]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[20]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[20]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(21),
      Q => add_ln224_1_reg_1495(21),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(22),
      Q => add_ln224_1_reg_1495(22),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(23),
      Q => add_ln224_1_reg_1495(23),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(24),
      Q => add_ln224_1_reg_1495(24),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[20]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[24]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[24]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[24]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(24 downto 21),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(24 downto 21),
      S(3) => \add_ln224_1_reg_1495[24]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[24]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[24]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[24]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(25),
      Q => add_ln224_1_reg_1495(25),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(26),
      Q => add_ln224_1_reg_1495(26),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(27),
      Q => add_ln224_1_reg_1495(27),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(28),
      Q => add_ln224_1_reg_1495(28),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[24]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[28]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[28]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[28]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(28 downto 25),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(28 downto 25),
      S(3) => \add_ln224_1_reg_1495[28]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[28]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[28]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[28]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(29),
      Q => add_ln224_1_reg_1495(29),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(2),
      Q => add_ln224_1_reg_1495(2),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(30),
      Q => add_ln224_1_reg_1495(30),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(31),
      Q => add_ln224_1_reg_1495(31),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_add_ln224_1_reg_1495_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln224_1_reg_1495_reg[31]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_i14_in_fu_186(30 downto 29),
      O(3) => \NLW_add_ln224_1_reg_1495_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln224_1_fu_1188_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln224_1_reg_1495[31]_i_2_n_0\,
      S(1) => \add_ln224_1_reg_1495[31]_i_3_n_0\,
      S(0) => \add_ln224_1_reg_1495[31]_i_4_n_0\
    );
\add_ln224_1_reg_1495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(3),
      Q => add_ln224_1_reg_1495(3),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(4),
      Q => add_ln224_1_reg_1495(4),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln224_1_reg_1495_reg[4]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[4]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[4]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[4]_i_1_n_3\,
      CYINIT => dec12_i_i14_in_fu_186(0),
      DI(3 downto 0) => dec12_i_i14_in_fu_186(4 downto 1),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(4 downto 1),
      S(3) => \add_ln224_1_reg_1495[4]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[4]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[4]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[4]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(5),
      Q => add_ln224_1_reg_1495(5),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(6),
      Q => add_ln224_1_reg_1495(6),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(7),
      Q => add_ln224_1_reg_1495(7),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(8),
      Q => add_ln224_1_reg_1495(8),
      R => '0'
    );
\add_ln224_1_reg_1495_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_reg_1495_reg[4]_i_1_n_0\,
      CO(3) => \add_ln224_1_reg_1495_reg[8]_i_1_n_0\,
      CO(2) => \add_ln224_1_reg_1495_reg[8]_i_1_n_1\,
      CO(1) => \add_ln224_1_reg_1495_reg[8]_i_1_n_2\,
      CO(0) => \add_ln224_1_reg_1495_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_i14_in_fu_186(8 downto 5),
      O(3 downto 0) => add_ln224_1_fu_1188_p2(8 downto 5),
      S(3) => \add_ln224_1_reg_1495[8]_i_2_n_0\,
      S(2) => \add_ln224_1_reg_1495[8]_i_3_n_0\,
      S(1) => \add_ln224_1_reg_1495[8]_i_4_n_0\,
      S(0) => \add_ln224_1_reg_1495[8]_i_5_n_0\
    );
\add_ln224_1_reg_1495_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln224_1_fu_1188_p2(9),
      Q => add_ln224_1_reg_1495(9),
      R => '0'
    );
\add_ln224_reg_1399[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[7]\,
      I1 => add_ln432_reg_1368_reg(4),
      O => \add_ln224_reg_1399[7]_i_2_n_0\
    );
\add_ln224_reg_1399[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(3),
      I1 => \idx34_fu_182_reg_n_0_[6]\,
      O => \add_ln224_reg_1399[7]_i_3_n_0\
    );
\add_ln224_reg_1399[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(2),
      I1 => \idx34_fu_182_reg_n_0_[5]\,
      O => \add_ln224_reg_1399[7]_i_4_n_0\
    );
\add_ln224_reg_1399[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(4),
      I1 => \idx34_fu_182_reg_n_0_[4]\,
      O => \add_ln224_reg_1399[7]_i_5_n_0\
    );
\add_ln224_reg_1399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => \idx34_fu_182_reg_n_0_[0]\,
      Q => add_ln224_reg_1399(0),
      R => '0'
    );
\add_ln224_reg_1399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => \idx34_fu_182_reg_n_0_[1]\,
      Q => add_ln224_reg_1399(1),
      R => '0'
    );
\add_ln224_reg_1399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => \idx34_fu_182_reg_n_0_[2]\,
      Q => \add_ln224_reg_1399__0\(2),
      R => '0'
    );
\add_ln224_reg_1399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => \idx34_fu_182_reg_n_0_[3]\,
      Q => add_ln224_reg_1399(3),
      R => '0'
    );
\add_ln224_reg_1399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => add_ln224_fu_958_p2(4),
      Q => add_ln224_reg_1399(4),
      R => '0'
    );
\add_ln224_reg_1399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => add_ln224_fu_958_p2(5),
      Q => add_ln224_reg_1399(5),
      R => '0'
    );
\add_ln224_reg_1399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => add_ln224_fu_958_p2(6),
      Q => add_ln224_reg_1399(6),
      R => '0'
    );
\add_ln224_reg_1399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state100,
      D => add_ln224_fu_958_p2(7),
      Q => add_ln224_reg_1399(7),
      R => '0'
    );
\add_ln224_reg_1399_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln224_reg_1399_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln224_reg_1399_reg[7]_i_1_n_1\,
      CO(1) => \add_ln224_reg_1399_reg[7]_i_1_n_2\,
      CO(0) => \add_ln224_reg_1399_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => add_ln432_reg_1368_reg(3 downto 2),
      DI(0) => add_ln432_reg_1368_reg(4),
      O(3 downto 0) => add_ln224_fu_958_p2(7 downto 4),
      S(3) => \add_ln224_reg_1399[7]_i_2_n_0\,
      S(2) => \add_ln224_reg_1399[7]_i_3_n_0\,
      S(1) => \add_ln224_reg_1399[7]_i_4_n_0\,
      S(0) => \add_ln224_reg_1399[7]_i_5_n_0\
    );
\add_ln233_reg_1501[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[5]\,
      O => \add_ln233_reg_1501[5]_i_2_n_0\
    );
\add_ln233_reg_1501[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[4]\,
      O => \add_ln233_reg_1501[5]_i_3_n_0\
    );
\add_ln233_reg_1501[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[3]\,
      O => \add_ln233_reg_1501[5]_i_4_n_0\
    );
\add_ln233_reg_1501[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[7]\,
      O => \add_ln233_reg_1501[7]_i_2_n_0\
    );
\add_ln233_reg_1501[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx34_fu_182_reg_n_0_[6]\,
      O => \add_ln233_reg_1501[7]_i_3_n_0\
    );
\add_ln233_reg_1501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => \idx34_fu_182_reg_n_0_[0]\,
      Q => add_ln233_reg_1501(0),
      R => '0'
    );
\add_ln233_reg_1501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => \idx34_fu_182_reg_n_0_[1]\,
      Q => add_ln233_reg_1501(1),
      R => '0'
    );
\add_ln233_reg_1501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(2),
      Q => add_ln233_reg_1501(2),
      R => '0'
    );
\add_ln233_reg_1501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(3),
      Q => add_ln233_reg_1501(3),
      R => '0'
    );
\add_ln233_reg_1501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(4),
      Q => add_ln233_reg_1501(4),
      R => '0'
    );
\add_ln233_reg_1501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(5),
      Q => add_ln233_reg_1501(5),
      R => '0'
    );
\add_ln233_reg_1501_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln233_reg_1501_reg[5]_i_1_n_0\,
      CO(2) => \add_ln233_reg_1501_reg[5]_i_1_n_1\,
      CO(1) => \add_ln233_reg_1501_reg[5]_i_1_n_2\,
      CO(0) => \add_ln233_reg_1501_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \idx34_fu_182_reg_n_0_[5]\,
      DI(2) => \idx34_fu_182_reg_n_0_[4]\,
      DI(1) => \idx34_fu_182_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => add_ln233_fu_1194_p2(5 downto 2),
      S(3) => \add_ln233_reg_1501[5]_i_2_n_0\,
      S(2) => \add_ln233_reg_1501[5]_i_3_n_0\,
      S(1) => \add_ln233_reg_1501[5]_i_4_n_0\,
      S(0) => \idx34_fu_182_reg_n_0_[2]\
    );
\add_ln233_reg_1501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(6),
      Q => add_ln233_reg_1501(6),
      R => '0'
    );
\add_ln233_reg_1501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => add_ln233_fu_1194_p2(7),
      Q => add_ln233_reg_1501(7),
      R => '0'
    );
\add_ln233_reg_1501_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln233_reg_1501_reg[5]_i_1_n_0\,
      CO(3 downto 1) => \NLW_add_ln233_reg_1501_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln233_reg_1501_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \idx34_fu_182_reg_n_0_[6]\,
      O(3 downto 2) => \NLW_add_ln233_reg_1501_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln233_fu_1194_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \add_ln233_reg_1501[7]_i_2_n_0\,
      S(0) => \add_ln233_reg_1501[7]_i_3_n_0\
    );
\add_ln432_reg_1368[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(5),
      I1 => ap_CS_fsm_state94,
      I2 => add_ln432_reg_1368_reg(2),
      O => \add_ln432_reg_1368[5]_i_1_n_0\
    );
\add_ln432_reg_1368[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(6),
      I1 => ap_CS_fsm_state94,
      I2 => add_ln432_reg_1368_reg(3),
      O => \add_ln432_reg_1368[6]_i_1_n_0\
    );
\add_ln432_reg_1368[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(7),
      I1 => ap_CS_fsm_state94,
      I2 => add_ln432_reg_1368_reg(4),
      O => \add_ln432_reg_1368[7]_i_1_n_0\
    );
\add_ln432_reg_1368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln432_reg_1368[5]_i_1_n_0\,
      Q => add_ln432_reg_1368_reg(2),
      R => '0'
    );
\add_ln432_reg_1368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln432_reg_1368[6]_i_1_n_0\,
      Q => add_ln432_reg_1368_reg(3),
      R => '0'
    );
\add_ln432_reg_1368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln432_reg_1368[7]_i_1_n_0\,
      Q => add_ln432_reg_1368_reg(4),
      R => '0'
    );
\add_ln433_reg_1373[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(2),
      I1 => ap_CS_fsm_state96,
      I2 => add_ln433_reg_1373(5),
      O => \add_ln433_reg_1373[5]_i_1_n_0\
    );
\add_ln433_reg_1373[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(3),
      I1 => ap_CS_fsm_state96,
      I2 => add_ln433_reg_1373(6),
      O => \add_ln433_reg_1373[6]_i_1_n_0\
    );
\add_ln433_reg_1373[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln432_reg_1368_reg(4),
      I1 => ap_CS_fsm_state96,
      I2 => add_ln433_reg_1373(7),
      O => \add_ln433_reg_1373[7]_i_1_n_0\
    );
\add_ln433_reg_1373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln433_reg_1373[5]_i_1_n_0\,
      Q => add_ln433_reg_1373(5),
      R => '0'
    );
\add_ln433_reg_1373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln433_reg_1373[6]_i_1_n_0\,
      Q => add_ln433_reg_1373(6),
      R => '0'
    );
\add_ln433_reg_1373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln433_reg_1373[7]_i_1_n_0\,
      Q => add_ln433_reg_1373(7),
      R => '0'
    );
\ap_CS_fsm[114]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(6),
      I1 => shl_ln1_fu_916_p3(5),
      I2 => shl_ln1_fu_916_p3(7),
      O => grp_fu_606_p220_in
    );
\ap_CS_fsm[115]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(28),
      I1 => add_ln224_1_reg_1495(29),
      O => \ap_CS_fsm[115]_i_10_n_0\
    );
\ap_CS_fsm[115]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(26),
      I1 => add_ln224_1_reg_1495(27),
      O => \ap_CS_fsm[115]_i_11_n_0\
    );
\ap_CS_fsm[115]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(24),
      I1 => add_ln224_1_reg_1495(25),
      O => \ap_CS_fsm[115]_i_12_n_0\
    );
\ap_CS_fsm[115]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(23),
      I1 => add_ln224_1_reg_1495(22),
      O => \ap_CS_fsm[115]_i_14_n_0\
    );
\ap_CS_fsm[115]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(21),
      I1 => add_ln224_1_reg_1495(20),
      O => \ap_CS_fsm[115]_i_15_n_0\
    );
\ap_CS_fsm[115]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(19),
      I1 => add_ln224_1_reg_1495(18),
      O => \ap_CS_fsm[115]_i_16_n_0\
    );
\ap_CS_fsm[115]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(17),
      I1 => add_ln224_1_reg_1495(16),
      O => \ap_CS_fsm[115]_i_17_n_0\
    );
\ap_CS_fsm[115]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(22),
      I1 => add_ln224_1_reg_1495(23),
      O => \ap_CS_fsm[115]_i_18_n_0\
    );
\ap_CS_fsm[115]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(20),
      I1 => add_ln224_1_reg_1495(21),
      O => \ap_CS_fsm[115]_i_19_n_0\
    );
\ap_CS_fsm[115]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(18),
      I1 => add_ln224_1_reg_1495(19),
      O => \ap_CS_fsm[115]_i_20_n_0\
    );
\ap_CS_fsm[115]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(16),
      I1 => add_ln224_1_reg_1495(17),
      O => \ap_CS_fsm[115]_i_21_n_0\
    );
\ap_CS_fsm[115]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(15),
      I1 => add_ln224_1_reg_1495(14),
      O => \ap_CS_fsm[115]_i_23_n_0\
    );
\ap_CS_fsm[115]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(13),
      I1 => add_ln224_1_reg_1495(12),
      O => \ap_CS_fsm[115]_i_24_n_0\
    );
\ap_CS_fsm[115]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(11),
      I1 => add_ln224_1_reg_1495(10),
      O => \ap_CS_fsm[115]_i_25_n_0\
    );
\ap_CS_fsm[115]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(9),
      I1 => add_ln224_1_reg_1495(8),
      O => \ap_CS_fsm[115]_i_26_n_0\
    );
\ap_CS_fsm[115]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(14),
      I1 => add_ln224_1_reg_1495(15),
      O => \ap_CS_fsm[115]_i_27_n_0\
    );
\ap_CS_fsm[115]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(12),
      I1 => add_ln224_1_reg_1495(13),
      O => \ap_CS_fsm[115]_i_28_n_0\
    );
\ap_CS_fsm[115]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(10),
      I1 => add_ln224_1_reg_1495(11),
      O => \ap_CS_fsm[115]_i_29_n_0\
    );
\ap_CS_fsm[115]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(8),
      I1 => add_ln224_1_reg_1495(9),
      O => \ap_CS_fsm[115]_i_30_n_0\
    );
\ap_CS_fsm[115]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(7),
      I1 => add_ln224_1_reg_1495(6),
      O => \ap_CS_fsm[115]_i_31_n_0\
    );
\ap_CS_fsm[115]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(5),
      I1 => add_ln224_1_reg_1495(4),
      O => \ap_CS_fsm[115]_i_32_n_0\
    );
\ap_CS_fsm[115]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(3),
      I1 => add_ln224_1_reg_1495(2),
      O => \ap_CS_fsm[115]_i_33_n_0\
    );
\ap_CS_fsm[115]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(1),
      I1 => add_ln224_1_reg_1495(0),
      O => \ap_CS_fsm[115]_i_34_n_0\
    );
\ap_CS_fsm[115]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(6),
      I1 => add_ln224_1_reg_1495(7),
      O => \ap_CS_fsm[115]_i_35_n_0\
    );
\ap_CS_fsm[115]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(4),
      I1 => add_ln224_1_reg_1495(5),
      O => \ap_CS_fsm[115]_i_36_n_0\
    );
\ap_CS_fsm[115]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(2),
      I1 => add_ln224_1_reg_1495(3),
      O => \ap_CS_fsm[115]_i_37_n_0\
    );
\ap_CS_fsm[115]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(0),
      I1 => add_ln224_1_reg_1495(1),
      O => \ap_CS_fsm[115]_i_38_n_0\
    );
\ap_CS_fsm[115]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln224_1_reg_1495(30),
      I1 => add_ln224_1_reg_1495(31),
      O => \ap_CS_fsm[115]_i_5_n_0\
    );
\ap_CS_fsm[115]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(29),
      I1 => add_ln224_1_reg_1495(28),
      O => \ap_CS_fsm[115]_i_6_n_0\
    );
\ap_CS_fsm[115]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(27),
      I1 => add_ln224_1_reg_1495(26),
      O => \ap_CS_fsm[115]_i_7_n_0\
    );
\ap_CS_fsm[115]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_reg_1495(25),
      I1 => add_ln224_1_reg_1495(24),
      O => \ap_CS_fsm[115]_i_8_n_0\
    );
\ap_CS_fsm[115]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_reg_1495(30),
      I1 => add_ln224_1_reg_1495(31),
      O => \ap_CS_fsm[115]_i_9_n_0\
    );
\ap_CS_fsm[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(26),
      I1 => add_ln188_1_reg_1339(27),
      O => \ap_CS_fsm[39]_i_10_n_0\
    );
\ap_CS_fsm[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(24),
      I1 => add_ln188_1_reg_1339(25),
      O => \ap_CS_fsm[39]_i_11_n_0\
    );
\ap_CS_fsm[39]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(23),
      I1 => add_ln188_1_reg_1339(22),
      O => \ap_CS_fsm[39]_i_13_n_0\
    );
\ap_CS_fsm[39]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(21),
      I1 => add_ln188_1_reg_1339(20),
      O => \ap_CS_fsm[39]_i_14_n_0\
    );
\ap_CS_fsm[39]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(19),
      I1 => add_ln188_1_reg_1339(18),
      O => \ap_CS_fsm[39]_i_15_n_0\
    );
\ap_CS_fsm[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(17),
      I1 => add_ln188_1_reg_1339(16),
      O => \ap_CS_fsm[39]_i_16_n_0\
    );
\ap_CS_fsm[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(22),
      I1 => add_ln188_1_reg_1339(23),
      O => \ap_CS_fsm[39]_i_17_n_0\
    );
\ap_CS_fsm[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(20),
      I1 => add_ln188_1_reg_1339(21),
      O => \ap_CS_fsm[39]_i_18_n_0\
    );
\ap_CS_fsm[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(18),
      I1 => add_ln188_1_reg_1339(19),
      O => \ap_CS_fsm[39]_i_19_n_0\
    );
\ap_CS_fsm[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(16),
      I1 => add_ln188_1_reg_1339(17),
      O => \ap_CS_fsm[39]_i_20_n_0\
    );
\ap_CS_fsm[39]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(15),
      I1 => add_ln188_1_reg_1339(14),
      O => \ap_CS_fsm[39]_i_22_n_0\
    );
\ap_CS_fsm[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(13),
      I1 => add_ln188_1_reg_1339(12),
      O => \ap_CS_fsm[39]_i_23_n_0\
    );
\ap_CS_fsm[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(11),
      I1 => add_ln188_1_reg_1339(10),
      O => \ap_CS_fsm[39]_i_24_n_0\
    );
\ap_CS_fsm[39]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(9),
      I1 => add_ln188_1_reg_1339(8),
      O => \ap_CS_fsm[39]_i_25_n_0\
    );
\ap_CS_fsm[39]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(14),
      I1 => add_ln188_1_reg_1339(15),
      O => \ap_CS_fsm[39]_i_26_n_0\
    );
\ap_CS_fsm[39]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(12),
      I1 => add_ln188_1_reg_1339(13),
      O => \ap_CS_fsm[39]_i_27_n_0\
    );
\ap_CS_fsm[39]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(10),
      I1 => add_ln188_1_reg_1339(11),
      O => \ap_CS_fsm[39]_i_28_n_0\
    );
\ap_CS_fsm[39]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(8),
      I1 => add_ln188_1_reg_1339(9),
      O => \ap_CS_fsm[39]_i_29_n_0\
    );
\ap_CS_fsm[39]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(7),
      I1 => add_ln188_1_reg_1339(6),
      O => \ap_CS_fsm[39]_i_30_n_0\
    );
\ap_CS_fsm[39]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(5),
      I1 => add_ln188_1_reg_1339(4),
      O => \ap_CS_fsm[39]_i_31_n_0\
    );
\ap_CS_fsm[39]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(3),
      I1 => add_ln188_1_reg_1339(2),
      O => \ap_CS_fsm[39]_i_32_n_0\
    );
\ap_CS_fsm[39]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(1),
      I1 => add_ln188_1_reg_1339(0),
      O => \ap_CS_fsm[39]_i_33_n_0\
    );
\ap_CS_fsm[39]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(6),
      I1 => add_ln188_1_reg_1339(7),
      O => \ap_CS_fsm[39]_i_34_n_0\
    );
\ap_CS_fsm[39]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(4),
      I1 => add_ln188_1_reg_1339(5),
      O => \ap_CS_fsm[39]_i_35_n_0\
    );
\ap_CS_fsm[39]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(2),
      I1 => add_ln188_1_reg_1339(3),
      O => \ap_CS_fsm[39]_i_36_n_0\
    );
\ap_CS_fsm[39]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(0),
      I1 => add_ln188_1_reg_1339(1),
      O => \ap_CS_fsm[39]_i_37_n_0\
    );
\ap_CS_fsm[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln188_1_reg_1339(30),
      I1 => add_ln188_1_reg_1339(31),
      O => \ap_CS_fsm[39]_i_4_n_0\
    );
\ap_CS_fsm[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(29),
      I1 => add_ln188_1_reg_1339(28),
      O => \ap_CS_fsm[39]_i_5_n_0\
    );
\ap_CS_fsm[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(27),
      I1 => add_ln188_1_reg_1339(26),
      O => \ap_CS_fsm[39]_i_6_n_0\
    );
\ap_CS_fsm[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_reg_1339(25),
      I1 => add_ln188_1_reg_1339(24),
      O => \ap_CS_fsm[39]_i_7_n_0\
    );
\ap_CS_fsm[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(30),
      I1 => add_ln188_1_reg_1339(31),
      O => \ap_CS_fsm[39]_i_8_n_0\
    );
\ap_CS_fsm[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_reg_1339(28),
      I1 => add_ln188_1_reg_1339(29),
      O => \ap_CS_fsm[39]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(100),
      Q => ap_CS_fsm_state101,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(101),
      Q => ap_CS_fsm_state102,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(102),
      Q => ap_CS_fsm_state103,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(103),
      Q => ap_CS_fsm_state104,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(104),
      Q => ap_CS_fsm_state105,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(105),
      Q => ap_CS_fsm_state106,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(106),
      Q => ap_CS_fsm_state107,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(107),
      Q => ap_CS_fsm_state108,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(108),
      Q => ap_CS_fsm_state109,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(109),
      Q => ap_CS_fsm_state110,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(110),
      Q => ap_CS_fsm_state111,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(111),
      Q => ap_CS_fsm_state112,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(112),
      Q => ap_CS_fsm_state113,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(113),
      Q => \ap_CS_fsm_reg_n_0_[113]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(114),
      Q => ap_CS_fsm_state115,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(115),
      Q => ap_CS_fsm_state116,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[115]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[115]_i_22_n_0\,
      CO(3) => \ap_CS_fsm_reg[115]_i_13_n_0\,
      CO(2) => \ap_CS_fsm_reg[115]_i_13_n_1\,
      CO(1) => \ap_CS_fsm_reg[115]_i_13_n_2\,
      CO(0) => \ap_CS_fsm_reg[115]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[115]_i_23_n_0\,
      DI(2) => \ap_CS_fsm[115]_i_24_n_0\,
      DI(1) => \ap_CS_fsm[115]_i_25_n_0\,
      DI(0) => \ap_CS_fsm[115]_i_26_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[115]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[115]_i_27_n_0\,
      S(2) => \ap_CS_fsm[115]_i_28_n_0\,
      S(1) => \ap_CS_fsm[115]_i_29_n_0\,
      S(0) => \ap_CS_fsm[115]_i_30_n_0\
    );
\ap_CS_fsm_reg[115]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[115]_i_4_n_0\,
      CO(3) => icmp_ln230_1_fu_1205_p2,
      CO(2) => \ap_CS_fsm_reg[115]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[115]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[115]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[115]_i_5_n_0\,
      DI(2) => \ap_CS_fsm[115]_i_6_n_0\,
      DI(1) => \ap_CS_fsm[115]_i_7_n_0\,
      DI(0) => \ap_CS_fsm[115]_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[115]_i_9_n_0\,
      S(2) => \ap_CS_fsm[115]_i_10_n_0\,
      S(1) => \ap_CS_fsm[115]_i_11_n_0\,
      S(0) => \ap_CS_fsm[115]_i_12_n_0\
    );
\ap_CS_fsm_reg[115]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[115]_i_22_n_0\,
      CO(2) => \ap_CS_fsm_reg[115]_i_22_n_1\,
      CO(1) => \ap_CS_fsm_reg[115]_i_22_n_2\,
      CO(0) => \ap_CS_fsm_reg[115]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[115]_i_31_n_0\,
      DI(2) => \ap_CS_fsm[115]_i_32_n_0\,
      DI(1) => \ap_CS_fsm[115]_i_33_n_0\,
      DI(0) => \ap_CS_fsm[115]_i_34_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[115]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[115]_i_35_n_0\,
      S(2) => \ap_CS_fsm[115]_i_36_n_0\,
      S(1) => \ap_CS_fsm[115]_i_37_n_0\,
      S(0) => \ap_CS_fsm[115]_i_38_n_0\
    );
\ap_CS_fsm_reg[115]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[115]_i_13_n_0\,
      CO(3) => \ap_CS_fsm_reg[115]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[115]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[115]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[115]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[115]_i_14_n_0\,
      DI(2) => \ap_CS_fsm[115]_i_15_n_0\,
      DI(1) => \ap_CS_fsm[115]_i_16_n_0\,
      DI(0) => \ap_CS_fsm[115]_i_17_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[115]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[115]_i_18_n_0\,
      S(2) => \ap_CS_fsm[115]_i_19_n_0\,
      S(1) => \ap_CS_fsm[115]_i_20_n_0\,
      S(0) => \ap_CS_fsm[115]_i_21_n_0\
    );
\ap_CS_fsm_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(116),
      Q => ap_CS_fsm_state117,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(117),
      Q => ap_CS_fsm_state118,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state118,
      Q => ap_CS_fsm_state119,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state119,
      Q => ap_CS_fsm_state120,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state120,
      Q => ap_CS_fsm_state121,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state121,
      Q => ap_CS_fsm_state122,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state122,
      Q => ap_CS_fsm_state123,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state123,
      Q => ap_CS_fsm_state124,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state124,
      Q => \ap_CS_fsm_reg_n_0_[124]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[124]\,
      Q => ap_CS_fsm_state126,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state126,
      Q => \ap_CS_fsm_reg_n_0_[126]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[126]\,
      Q => ap_CS_fsm_state128,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state128,
      Q => ap_CS_fsm_state129,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state129,
      Q => ap_CS_fsm_state130,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state130,
      Q => ap_CS_fsm_state131,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state131,
      Q => ap_CS_fsm_state132,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state132,
      Q => ap_CS_fsm_state133,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state133,
      Q => ap_CS_fsm_state134,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state134,
      Q => ap_CS_fsm_state135,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state135,
      Q => ap_CS_fsm_state136,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state136,
      Q => ap_CS_fsm_state137,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state137,
      Q => ap_CS_fsm_state138,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state138,
      Q => ap_CS_fsm_state139,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state139,
      Q => ap_CS_fsm_state140,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state13,
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state140,
      Q => ap_CS_fsm_state141,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state141,
      Q => ap_CS_fsm_state142,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state142,
      Q => ap_CS_fsm_state143,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state143,
      Q => ap_CS_fsm_state144,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state144,
      Q => \ap_CS_fsm_reg_n_0_[144]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[144]\,
      Q => ap_CS_fsm_state146,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state146,
      Q => \ap_CS_fsm_reg_n_0_[146]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[146]\,
      Q => ap_CS_fsm_state148,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state148,
      Q => ap_CS_fsm_state149,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state149,
      Q => ap_CS_fsm_state150,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state15,
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[39]_i_21_n_0\,
      CO(3) => \ap_CS_fsm_reg[39]_i_12_n_0\,
      CO(2) => \ap_CS_fsm_reg[39]_i_12_n_1\,
      CO(1) => \ap_CS_fsm_reg[39]_i_12_n_2\,
      CO(0) => \ap_CS_fsm_reg[39]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[39]_i_22_n_0\,
      DI(2) => \ap_CS_fsm[39]_i_23_n_0\,
      DI(1) => \ap_CS_fsm[39]_i_24_n_0\,
      DI(0) => \ap_CS_fsm[39]_i_25_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[39]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[39]_i_26_n_0\,
      S(2) => \ap_CS_fsm[39]_i_27_n_0\,
      S(1) => \ap_CS_fsm[39]_i_28_n_0\,
      S(0) => \ap_CS_fsm[39]_i_29_n_0\
    );
\ap_CS_fsm_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[39]_i_3_n_0\,
      CO(3) => icmp_ln193_1_fu_882_p2,
      CO(2) => \ap_CS_fsm_reg[39]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[39]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[39]_i_4_n_0\,
      DI(2) => \ap_CS_fsm[39]_i_5_n_0\,
      DI(1) => \ap_CS_fsm[39]_i_6_n_0\,
      DI(0) => \ap_CS_fsm[39]_i_7_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[39]_i_8_n_0\,
      S(2) => \ap_CS_fsm[39]_i_9_n_0\,
      S(1) => \ap_CS_fsm[39]_i_10_n_0\,
      S(0) => \ap_CS_fsm[39]_i_11_n_0\
    );
\ap_CS_fsm_reg[39]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[39]_i_21_n_0\,
      CO(2) => \ap_CS_fsm_reg[39]_i_21_n_1\,
      CO(1) => \ap_CS_fsm_reg[39]_i_21_n_2\,
      CO(0) => \ap_CS_fsm_reg[39]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[39]_i_30_n_0\,
      DI(2) => \ap_CS_fsm[39]_i_31_n_0\,
      DI(1) => \ap_CS_fsm[39]_i_32_n_0\,
      DI(0) => \ap_CS_fsm[39]_i_33_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[39]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[39]_i_34_n_0\,
      S(2) => \ap_CS_fsm[39]_i_35_n_0\,
      S(1) => \ap_CS_fsm[39]_i_36_n_0\,
      S(0) => \ap_CS_fsm[39]_i_37_n_0\
    );
\ap_CS_fsm_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[39]_i_12_n_0\,
      CO(3) => \ap_CS_fsm_reg[39]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[39]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[39]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[39]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[39]_i_13_n_0\,
      DI(2) => \ap_CS_fsm[39]_i_14_n_0\,
      DI(1) => \ap_CS_fsm[39]_i_15_n_0\,
      DI(0) => \ap_CS_fsm[39]_i_16_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[39]_i_17_n_0\,
      S(2) => \ap_CS_fsm[39]_i_18_n_0\,
      S(1) => \ap_CS_fsm[39]_i_19_n_0\,
      S(0) => \ap_CS_fsm[39]_i_20_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_state41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state42,
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state43,
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state44,
      Q => ap_CS_fsm_state45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state45,
      Q => ap_CS_fsm_state46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state46,
      Q => ap_CS_fsm_state47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state47,
      Q => ap_CS_fsm_state48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state48,
      Q => \ap_CS_fsm_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[48]\,
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state50,
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state51,
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state52,
      Q => ap_CS_fsm_state53,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state53,
      Q => ap_CS_fsm_state54,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state54,
      Q => ap_CS_fsm_state55,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state55,
      Q => \ap_CS_fsm_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[55]\,
      Q => ap_CS_fsm_state57,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state57,
      Q => ap_CS_fsm_state58,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state58,
      Q => ap_CS_fsm_state59,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state59,
      Q => ap_CS_fsm_state60,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state60,
      Q => ap_CS_fsm_state61,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state61,
      Q => ap_CS_fsm_state62,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state62,
      Q => ap_CS_fsm_state63,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state63,
      Q => ap_CS_fsm_state64,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state64,
      Q => ap_CS_fsm_state65,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state65,
      Q => ap_CS_fsm_state66,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state66,
      Q => ap_CS_fsm_state67,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state67,
      Q => \ap_CS_fsm_reg_n_0_[67]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[67]\,
      Q => ap_CS_fsm_state69,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state69,
      Q => ap_CS_fsm_state70,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state70,
      Q => ap_CS_fsm_state71,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state71,
      Q => ap_CS_fsm_state72,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state72,
      Q => \ap_CS_fsm_reg_n_0_[72]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[72]\,
      Q => ap_CS_fsm_state74,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state74,
      Q => ap_CS_fsm_state75,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state75,
      Q => \ap_CS_fsm_reg_n_0_[75]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[75]\,
      Q => ap_CS_fsm_state77,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state77,
      Q => ap_CS_fsm_state78,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state78,
      Q => ap_CS_fsm_state79,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state79,
      Q => ap_CS_fsm_state80,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state80,
      Q => ap_CS_fsm_state81,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state81,
      Q => ap_CS_fsm_state82,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state82,
      Q => ap_CS_fsm_state83,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state83,
      Q => ap_CS_fsm_state84,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state84,
      Q => ap_CS_fsm_state85,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state85,
      Q => ap_CS_fsm_state86,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state86,
      Q => ap_CS_fsm_state87,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state87,
      Q => ap_CS_fsm_state88,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state88,
      Q => ap_CS_fsm_state89,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state89,
      Q => ap_CS_fsm_state90,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state90,
      Q => ap_CS_fsm_state91,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state91,
      Q => ap_CS_fsm_state92,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(92),
      Q => ap_CS_fsm_state93,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet_fu_347_n_3,
      Q => ap_CS_fsm_state94,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(94),
      Q => ap_CS_fsm_state95,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(95),
      Q => ap_CS_fsm_state96,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(96),
      Q => ap_CS_fsm_state97,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(97),
      Q => ap_CS_fsm_state98,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(98),
      Q => ap_CS_fsm_state99,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(99),
      Q => ap_CS_fsm_state100,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
clefia_s0_U: entity work.design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7) => grp_ByteXor_11151_fu_384_n_34,
      ADDRARDADDR(6) => grp_ByteXor_11151_fu_384_n_35,
      ADDRARDADDR(5) => grp_ByteXor_11151_fu_384_n_36,
      ADDRARDADDR(4) => grp_ByteXor_11151_fu_384_n_37,
      ADDRARDADDR(3) => grp_ByteXor_11151_fu_384_n_38,
      ADDRARDADDR(2) => grp_ByteXor_11151_fu_384_n_39,
      ADDRARDADDR(1) => grp_ByteXor_11151_fu_384_n_40,
      ADDRARDADDR(0) => grp_ByteXor_11151_fu_384_n_41,
      D(7 downto 0) => clefia_s0_q0(7 downto 0),
      DOBDO(4) => clefia_s1_q0(7),
      DOBDO(3 downto 2) => clefia_s1_q0(5 downto 4),
      DOBDO(1 downto 0) => clefia_s1_q0(1 downto 0),
      Q(4) => reg_595(7),
      Q(3) => reg_595(5),
      Q(2 downto 0) => reg_595(2 downto 0),
      \ap_CS_fsm_reg[107]\ => clefia_s0_U_n_33,
      \ap_CS_fsm_reg[109]\(3) => y_2_1_fu_836_p2(7),
      \ap_CS_fsm_reg[109]\(2 downto 0) => y_2_1_fu_836_p2(2 downto 0),
      \ap_CS_fsm_reg[109]_0\ => clefia_s0_U_n_27,
      \ap_CS_fsm_reg[109]_1\ => clefia_s0_U_n_32,
      \ap_CS_fsm_reg[109]_2\ => clefia_s0_U_n_34,
      ap_clk => ap_clk,
      dst2_02_fu_46_reg(1) => y_3_2_fu_1065_p2(7),
      dst2_02_fu_46_reg(0) => y_3_2_fu_1065_p2(1),
      q0_reg_0 => clefia_s0_U_n_12,
      q0_reg_1(2 downto 0) => y_2_2_fu_1046_p2(2 downto 0),
      q0_reg_2 => clefia_s0_U_n_25,
      q0_reg_3 => clefia_s0_U_n_26,
      q0_reg_4 => clefia_s0_U_n_28,
      q0_reg_5 => clefia_s0_U_n_35,
      q0_reg_6 => grp_ByteCpy_fu_394_n_26,
      \reg_581_reg[5]\ => clefia_s0_U_n_18,
      \reg_588_reg[7]\(5 downto 4) => y_1_fu_703_p2(7 downto 6),
      \reg_588_reg[7]\(3 downto 0) => y_1_fu_703_p2(3 downto 0),
      \reg_595_reg[5]\(1) => y_0_fu_678_p2(6),
      \reg_595_reg[5]\(0) => y_0_fu_678_p2(3),
      \reg_600_reg[4]\ => clefia_s0_U_n_29,
      \y_0_2_reg_1425_reg[3]\ => grp_ClefiaKeySet_fu_347_n_65,
      \y_0_2_reg_1425_reg[3]_0\ => \y_0_reg_1274[3]_i_4_n_0\,
      \y_0_2_reg_1425_reg[6]\ => \y_0_reg_1274[6]_i_4_n_0\,
      \y_1_2_reg_1430_reg[0]\ => grp_ClefiaKeySet_fu_347_n_90,
      \y_1_2_reg_1430_reg[1]\ => grp_ClefiaKeySet_fu_347_n_76,
      \y_1_2_reg_1430_reg[2]\ => grp_ClefiaKeySet_fu_347_n_75,
      \y_1_2_reg_1430_reg[2]_0\ => grp_ClefiaKeySet_fu_347_n_39,
      \y_1_2_reg_1430_reg[3]\ => grp_ClefiaKeySet_fu_347_n_89,
      \y_1_2_reg_1430_reg[3]_0\ => grp_ClefiaKeySet_fu_347_n_77,
      \y_1_2_reg_1430_reg[6]\ => grp_ClefiaKeySet_fu_347_n_97,
      \y_1_2_reg_1430_reg[6]_0\ => \y_0_reg_1274[4]_i_3_n_0\,
      \y_1_2_reg_1430_reg[7]\ => grp_ClefiaKeySet_fu_347_n_88,
      \y_2_2_reg_1435_reg[0]\ => \y_2_reg_1284[0]_i_2_n_0\,
      \y_2_2_reg_1435_reg[0]_0\ => \y_0_reg_1274[0]_i_5_n_0\,
      \y_2_2_reg_1435_reg[0]_1\ => \y_0_reg_1274[6]_i_3_n_0\,
      \y_2_2_reg_1435_reg[2]\ => grp_ClefiaKeySet_fu_347_n_64,
      \y_2_3_reg_1485_reg[0]\ => \y_2_1_reg_1329[0]_i_2_n_0\,
      \y_2_3_reg_1485_reg[1]\ => \y_2_reg_1284[1]_i_2_n_0\,
      \y_2_3_reg_1485_reg[1]_0\ => \y_0_reg_1274[1]_i_5_n_0\,
      \y_2_3_reg_1485_reg[2]\ => \y_2_reg_1284[2]_i_2_n_0\,
      \y_2_3_reg_1485_reg[2]_0\ => \y_0_reg_1274[2]_i_2_n_0\,
      \y_2_3_reg_1485_reg[2]_1\(5 downto 1) => reg_581(7 downto 3),
      \y_2_3_reg_1485_reg[2]_1\(0) => reg_581(0),
      \y_2_3_reg_1485_reg[2]_2\(3 downto 0) => reg_600(7 downto 4),
      \y_2_3_reg_1485_reg[7]\ => \y_2_reg_1284[7]_i_2_n_0\,
      \y_2_3_reg_1485_reg[7]_0\ => \y_0_reg_1274[5]_i_2_n_0\,
      \y_2_3_reg_1485_reg[7]_1\(3) => ap_CS_fsm_state110,
      \y_2_3_reg_1485_reg[7]_1\(2) => ap_CS_fsm_state108,
      \y_2_3_reg_1485_reg[7]_1\(1) => ap_CS_fsm_state34,
      \y_2_3_reg_1485_reg[7]_1\(0) => ap_CS_fsm_state32,
      \y_3_2_reg_1440_reg[1]\(5 downto 4) => reg_588(7 downto 6),
      \y_3_2_reg_1440_reg[1]\(3 downto 0) => reg_588(3 downto 0),
      \y_3_2_reg_1440_reg[1]_0\ => \y_1_reg_1279[0]_i_2_n_0\,
      \y_3_2_reg_1440_reg[7]\ => \y_0_1_reg_1319[4]_i_3_n_0\,
      \y_3_2_reg_1440_reg[7]_0\ => \y_0_1_reg_1319[7]_i_2_n_0\,
      \y_3_2_reg_1440_reg[7]_1\ => \y_3_reg_1289[7]_i_2_n_0\
    );
clefia_s1_U: entity work.design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      DOADO(7 downto 0) => q1_reg(7 downto 0),
      ap_clk => ap_clk,
      clefia_s1_ce1 => clefia_s1_ce1
    );
control_s_axi_U: entity work.design_1_clefia_0_0_clefia_control_s_axi
     port map (
      ADDRBWRADDR(1) => Clefia_enc_address0(3),
      ADDRBWRADDR(0) => grp_ByteCpy_2_fu_516_n_38,
      Clefia_dec_ce0 => Clefia_dec_ce0,
      Clefia_dec_q0(7 downto 0) => Clefia_dec_q0(7 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      Clefia_enc_q0(7 downto 0) => Clefia_enc_q0(7 downto 0),
      D(0) => ap_NS_fsm_0(1),
      DIBDI(7 downto 0) => Clefia_enc_d0(7 downto 0),
      DOADO(7 downto 0) => rk_q0(7 downto 0),
      E(0) => pt_ce0,
      Q(76) => ap_CS_fsm_state150,
      Q(75) => ap_CS_fsm_state149,
      Q(74) => ap_CS_fsm_state148,
      Q(73) => \ap_CS_fsm_reg_n_0_[146]\,
      Q(72) => ap_CS_fsm_state146,
      Q(71) => \ap_CS_fsm_reg_n_0_[144]\,
      Q(70) => ap_CS_fsm_state144,
      Q(69) => ap_CS_fsm_state143,
      Q(68) => ap_CS_fsm_state142,
      Q(67) => ap_CS_fsm_state141,
      Q(66) => ap_CS_fsm_state140,
      Q(65) => ap_CS_fsm_state139,
      Q(64) => ap_CS_fsm_state138,
      Q(63) => ap_CS_fsm_state137,
      Q(62) => ap_CS_fsm_state136,
      Q(61) => ap_CS_fsm_state135,
      Q(60) => ap_CS_fsm_state134,
      Q(59) => ap_CS_fsm_state133,
      Q(58) => ap_CS_fsm_state132,
      Q(57) => ap_CS_fsm_state131,
      Q(56) => ap_CS_fsm_state130,
      Q(55) => ap_CS_fsm_state129,
      Q(54) => ap_CS_fsm_state128,
      Q(53) => \ap_CS_fsm_reg_n_0_[126]\,
      Q(52) => ap_CS_fsm_state90,
      Q(51) => ap_CS_fsm_state89,
      Q(50) => ap_CS_fsm_state85,
      Q(49) => ap_CS_fsm_state81,
      Q(48) => ap_CS_fsm_state80,
      Q(47) => ap_CS_fsm_state79,
      Q(46) => ap_CS_fsm_state77,
      Q(45) => \ap_CS_fsm_reg_n_0_[75]\,
      Q(44) => ap_CS_fsm_state75,
      Q(43) => ap_CS_fsm_state74,
      Q(42) => \ap_CS_fsm_reg_n_0_[72]\,
      Q(41) => ap_CS_fsm_state72,
      Q(40) => ap_CS_fsm_state71,
      Q(39) => ap_CS_fsm_state70,
      Q(38) => ap_CS_fsm_state67,
      Q(37) => ap_CS_fsm_state66,
      Q(36) => ap_CS_fsm_state65,
      Q(35) => ap_CS_fsm_state64,
      Q(34) => ap_CS_fsm_state63,
      Q(33) => ap_CS_fsm_state62,
      Q(32) => ap_CS_fsm_state58,
      Q(31) => ap_CS_fsm_state57,
      Q(30) => \ap_CS_fsm_reg_n_0_[55]\,
      Q(29) => ap_CS_fsm_state55,
      Q(28) => ap_CS_fsm_state54,
      Q(27) => ap_CS_fsm_state53,
      Q(26) => ap_CS_fsm_state52,
      Q(25) => ap_CS_fsm_state51,
      Q(24) => ap_CS_fsm_state50,
      Q(23) => \ap_CS_fsm_reg_n_0_[48]\,
      Q(22) => ap_CS_fsm_state48,
      Q(21) => ap_CS_fsm_state47,
      Q(20) => ap_CS_fsm_state46,
      Q(19) => ap_CS_fsm_state45,
      Q(18) => ap_CS_fsm_state44,
      Q(17) => ap_CS_fsm_state43,
      Q(16) => ap_CS_fsm_state17,
      Q(15) => ap_CS_fsm_state16,
      Q(14) => ap_CS_fsm_state15,
      Q(13) => ap_CS_fsm_state14,
      Q(12) => ap_CS_fsm_state13,
      Q(11) => ap_CS_fsm_state12,
      Q(10) => ap_CS_fsm_state11,
      Q(9) => ap_CS_fsm_state10,
      Q(8) => ap_CS_fsm_state9,
      Q(7) => ap_CS_fsm_state8,
      Q(6) => ap_CS_fsm_state7,
      Q(5) => ap_CS_fsm_state6,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \ap_CS_fsm_reg_n_0_[1]\,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      WEBWE(3) => p_2_out,
      WEBWE(2) => p_2_in_4,
      WEBWE(1) => grp_ByteCpy_1_fu_338_n_21,
      WEBWE(0) => grp_ByteCpy_1_fu_338_n_22,
      \ap_CS_fsm_reg[10]\ => control_s_axi_U_n_10,
      \ap_CS_fsm_reg[128]\ => control_s_axi_U_n_39,
      \ap_CS_fsm_reg[140]\ => control_s_axi_U_n_38,
      \ap_CS_fsm_reg[15]\ => rin_1_U_n_0,
      \ap_CS_fsm_reg[15]_0\(0) => grp_ClefiaKeySet_fu_347_ap_done,
      \ap_CS_fsm_reg[16]\ => control_s_axi_U_n_42,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[1]\(0) => grp_ByteCpy_1_fu_338_n_1,
      \ap_CS_fsm_reg[45]\ => control_s_axi_U_n_37,
      \ap_CS_fsm_reg[52]\ => control_s_axi_U_n_36,
      \ap_CS_fsm_reg[69]\ => control_s_axi_U_n_35,
      \ap_CS_fsm_reg[74]\ => control_s_axi_U_n_41,
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      d0(7) => control_s_axi_U_n_11,
      d0(6) => control_s_axi_U_n_12,
      d0(5) => control_s_axi_U_n_13,
      d0(4) => control_s_axi_U_n_14,
      d0(3) => control_s_axi_U_n_15,
      d0(2) => control_s_axi_U_n_16,
      d0(1) => control_s_axi_U_n_17,
      d0(0) => control_s_axi_U_n_18,
      dst_d0(7 downto 0) => grp_ByteCpy_1_fu_338_pt_q0(7 downto 0),
      grp_ByteCpy_1_fu_338_ap_ce => grp_ByteCpy_1_fu_338_ap_ce,
      grp_ByteCpy_1_fu_338_ap_start_reg => grp_ByteCpy_1_fu_338_ap_start_reg,
      grp_ByteCpy_1_fu_338_pt_address0(1 downto 0) => grp_ByteCpy_1_fu_338_pt_address0(3 downto 2),
      grp_ByteXor_1_fu_524_a_offset1 => grp_ByteXor_1_fu_524_a_offset1,
      \int_Clefia_dec_shift0_reg[0]_0\ => control_s_axi_U_n_108,
      \int_Clefia_dec_shift0_reg[0]_1\ => grp_ByteCpy_2_fu_516_n_40,
      \int_Clefia_dec_shift0_reg[1]_0\ => control_s_axi_U_n_107,
      \int_Clefia_dec_shift0_reg[1]_1\ => grp_ByteXor_1_fu_524_n_9,
      \int_Clefia_enc_shift0_reg[0]_0\ => control_s_axi_U_n_3,
      \int_Clefia_enc_shift0_reg[0]_1\ => grp_ByteCpy_1_fu_338_n_13,
      \int_Clefia_enc_shift0_reg[1]_0\ => control_s_axi_U_n_2,
      \int_Clefia_enc_shift0_reg[1]_1\ => grp_ByteCpy_1_fu_338_n_11,
      \int_key_bitlen_reg[31]_0\(31 downto 0) => key_bitlen(31 downto 0),
      \int_pt_shift0_reg[0]_0\ => control_s_axi_U_n_1,
      \int_pt_shift0_reg[0]_1\ => grp_ByteCpy_1_fu_338_n_10,
      \int_pt_shift0_reg[1]_0\ => control_s_axi_U_n_0,
      \int_pt_shift0_reg[1]_1\ => grp_ByteCpy_1_fu_338_n_9,
      interrupt => interrupt,
      mem_reg(1) => Clefia_dec_address0(3),
      mem_reg(0) => grp_ByteCpy_2_fu_516_n_35,
      mem_reg_0(7 downto 0) => Clefia_dec_d0(7 downto 0),
      mem_reg_1(3 downto 2) => int_Clefia_dec_be0(3 downto 2),
      mem_reg_1(1) => grp_ByteXor_1_fu_524_n_13,
      mem_reg_1(0) => grp_ByteXor_1_fu_524_n_14,
      mem_reg_2 => rk_U_n_17,
      mem_reg_3 => rin_1_U_n_2,
      mem_reg_4 => rin_1_U_n_1,
      mem_reg_i_29 => grp_ByteCpy_2_fu_516_n_33,
      \q0_reg[7]\ => rin_1_U_n_3,
      \q0_reg[7]_0\(7) => rin_U_n_8,
      \q0_reg[7]_0\(6) => rin_U_n_9,
      \q0_reg[7]_0\(5) => rin_U_n_10,
      \q0_reg[7]_0\(4) => rin_U_n_11,
      \q0_reg[7]_0\(3) => rin_U_n_12,
      \q0_reg[7]_0\(2) => rin_U_n_13,
      \q0_reg[7]_0\(1) => rin_U_n_14,
      \q0_reg[7]_0\(0) => rin_U_n_15,
      \q0_reg[7]_1\ => rin_U_n_16,
      \q0_reg[7]_2\(7) => rin_1_U_n_4,
      \q0_reg[7]_2\(6) => rin_1_U_n_5,
      \q0_reg[7]_2\(5) => rin_1_U_n_6,
      \q0_reg[7]_2\(4) => rin_1_U_n_7,
      \q0_reg[7]_2\(3) => rin_1_U_n_8,
      \q0_reg[7]_2\(2) => rin_1_U_n_9,
      \q0_reg[7]_2\(1) => rin_1_U_n_10,
      \q0_reg[7]_2\(0) => rin_1_U_n_11,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
ct_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W
     port map (
      E(0) => ct_ce0,
      ap_clk => ap_clk,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      dst_d0(7 downto 0) => grp_ByteCpy_1_fu_338_pt_q0(7 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      q0(7) => ct_U_n_0,
      q0(6) => ct_U_n_1,
      q0(5) => ct_U_n_2,
      q0(4) => ct_U_n_3,
      q0(3) => ct_U_n_4,
      q0(2) => ct_U_n_5,
      q0(1) => ct_U_n_6,
      q0(0) => ct_U_n_7
    );
\dec12_i_i14_in_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(99),
      D => grp_ByteCpy_11831_fu_378_n_18,
      Q => dec12_i_i14_in_fu_186(0),
      R => '0'
    );
\dec12_i_i14_in_fu_186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(10),
      Q => dec12_i_i14_in_fu_186(10),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(11),
      Q => dec12_i_i14_in_fu_186(11),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(12),
      Q => dec12_i_i14_in_fu_186(12),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(13),
      Q => dec12_i_i14_in_fu_186(13),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(14),
      Q => dec12_i_i14_in_fu_186(14),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(15),
      Q => dec12_i_i14_in_fu_186(15),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(16),
      Q => dec12_i_i14_in_fu_186(16),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(17),
      Q => dec12_i_i14_in_fu_186(17),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(18),
      Q => dec12_i_i14_in_fu_186(18),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(19),
      Q => dec12_i_i14_in_fu_186(19),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(99),
      D => grp_ByteCpy_11831_fu_378_n_17,
      Q => dec12_i_i14_in_fu_186(1),
      R => '0'
    );
\dec12_i_i14_in_fu_186_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(20),
      Q => dec12_i_i14_in_fu_186(20),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(21),
      Q => dec12_i_i14_in_fu_186(21),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(22),
      Q => dec12_i_i14_in_fu_186(22),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(23),
      Q => dec12_i_i14_in_fu_186(23),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(24),
      Q => dec12_i_i14_in_fu_186(24),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(25),
      Q => dec12_i_i14_in_fu_186(25),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(26),
      Q => dec12_i_i14_in_fu_186(26),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(27),
      Q => dec12_i_i14_in_fu_186(27),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(28),
      Q => dec12_i_i14_in_fu_186(28),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(29),
      Q => dec12_i_i14_in_fu_186(29),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(99),
      D => grp_ByteCpy_11831_fu_378_n_16,
      Q => dec12_i_i14_in_fu_186(2),
      R => '0'
    );
\dec12_i_i14_in_fu_186_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(30),
      Q => dec12_i_i14_in_fu_186(30),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(31),
      Q => dec12_i_i14_in_fu_186(31),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(99),
      D => grp_ByteCpy_11831_fu_378_n_15,
      Q => dec12_i_i14_in_fu_186(3),
      R => '0'
    );
\dec12_i_i14_in_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(99),
      D => grp_ByteCpy_11831_fu_378_n_14,
      Q => dec12_i_i14_in_fu_186(4),
      R => '0'
    );
\dec12_i_i14_in_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(5),
      Q => dec12_i_i14_in_fu_186(5),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(6),
      Q => dec12_i_i14_in_fu_186(6),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(7),
      Q => dec12_i_i14_in_fu_186(7),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(8),
      Q => dec12_i_i14_in_fu_186(8),
      R => ap_NS_fsm19_out
    );
\dec12_i_i14_in_fu_186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln224_1_reg_1495(9),
      Q => dec12_i_i14_in_fu_186(9),
      R => ap_NS_fsm19_out
    );
\dec12_i_i_in_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => grp_ByteCpy_11831_fu_378_n_24,
      Q => dec12_i_i_in_fu_178(0),
      R => '0'
    );
\dec12_i_i_in_fu_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(10),
      Q => dec12_i_i_in_fu_178(10),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(11),
      Q => dec12_i_i_in_fu_178(11),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(12),
      Q => dec12_i_i_in_fu_178(12),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(13),
      Q => dec12_i_i_in_fu_178(13),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(14),
      Q => dec12_i_i_in_fu_178(14),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(15),
      Q => dec12_i_i_in_fu_178(15),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(16),
      Q => dec12_i_i_in_fu_178(16),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(17),
      Q => dec12_i_i_in_fu_178(17),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(18),
      Q => dec12_i_i_in_fu_178(18),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(19),
      Q => dec12_i_i_in_fu_178(19),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => grp_ByteCpy_11831_fu_378_n_23,
      Q => dec12_i_i_in_fu_178(1),
      R => '0'
    );
\dec12_i_i_in_fu_178_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(20),
      Q => dec12_i_i_in_fu_178(20),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(21),
      Q => dec12_i_i_in_fu_178(21),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(22),
      Q => dec12_i_i_in_fu_178(22),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(23),
      Q => dec12_i_i_in_fu_178(23),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(24),
      Q => dec12_i_i_in_fu_178(24),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(25),
      Q => dec12_i_i_in_fu_178(25),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(26),
      Q => dec12_i_i_in_fu_178(26),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(27),
      Q => dec12_i_i_in_fu_178(27),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(28),
      Q => dec12_i_i_in_fu_178(28),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(29),
      Q => dec12_i_i_in_fu_178(29),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => grp_ByteCpy_11831_fu_378_n_22,
      Q => dec12_i_i_in_fu_178(2),
      R => '0'
    );
\dec12_i_i_in_fu_178_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(30),
      Q => dec12_i_i_in_fu_178(30),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(31),
      Q => dec12_i_i_in_fu_178(31),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => grp_ByteCpy_11831_fu_378_n_21,
      Q => dec12_i_i_in_fu_178(3),
      R => '0'
    );
\dec12_i_i_in_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => grp_ByteCpy_11831_fu_378_n_20,
      Q => dec12_i_i_in_fu_178(4),
      R => '0'
    );
\dec12_i_i_in_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(5),
      Q => dec12_i_i_in_fu_178(5),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(6),
      Q => dec12_i_i_in_fu_178(6),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(7),
      Q => dec12_i_i_in_fu_178(7),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(8),
      Q => dec12_i_i_in_fu_178(8),
      R => ap_NS_fsm122_out
    );
\dec12_i_i_in_fu_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_1_reg_1339(9),
      Q => dec12_i_i_in_fu_178(9),
      R => ap_NS_fsm122_out
    );
fin_1_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0
     port map (
      E(0) => p_0_in0_3,
      Q(0) => fin_U_n_31,
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[112]\ => fin_1_U_n_1,
      \ap_CS_fsm_reg[24]\ => fin_1_U_n_10,
      \ap_CS_fsm_reg[28]\ => fin_1_U_n_11,
      \ap_CS_fsm_reg[32]\ => fin_1_U_n_12,
      \ap_CS_fsm_reg[36]\ => fin_1_U_n_13,
      ap_clk => ap_clk,
      d0(7) => rin_U_n_0,
      d0(6) => rin_U_n_1,
      d0(5) => rin_U_n_2,
      d0(4) => rin_U_n_3,
      d0(3) => rin_U_n_4,
      d0(2) => rin_U_n_5,
      d0(1) => rin_U_n_6,
      d0(0) => rin_U_n_7,
      icmp_ln197_reg_1350 => icmp_ln197_reg_1350,
      icmp_ln234_reg_1506 => icmp_ln234_reg_1506,
      \p_0_in__1\ => \p_0_in__1\,
      q0(7) => fin_1_U_n_2,
      q0(6) => fin_1_U_n_3,
      q0(5) => fin_1_U_n_4,
      q0(4) => fin_1_U_n_5,
      q0(3) => fin_1_U_n_6,
      q0(2) => fin_1_U_n_7,
      q0(1) => fin_1_U_n_8,
      q0(0) => fin_1_U_n_9,
      \q0_reg[3]_0\ => fin_1_U_n_0,
      \q0_reg[7]_0\(9) => ap_CS_fsm_state115,
      \q0_reg[7]_0\(8) => ap_CS_fsm_state113,
      \q0_reg[7]_0\(7) => ap_CS_fsm_state109,
      \q0_reg[7]_0\(6) => ap_CS_fsm_state39,
      \q0_reg[7]_0\(5) => ap_CS_fsm_state37,
      \q0_reg[7]_0\(4) => ap_CS_fsm_state35,
      \q0_reg[7]_0\(3) => ap_CS_fsm_state33,
      \q0_reg[7]_0\(2) => ap_CS_fsm_state31,
      \q0_reg[7]_0\(1) => ap_CS_fsm_state29,
      \q0_reg[7]_0\(0) => ap_CS_fsm_state25,
      \q0_reg[7]_1\ => \icmp_ln193_reg_1223_reg_n_0_[0]\,
      \q0_reg[7]_2\ => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      \ram_reg_0_15_3_3_i_1__5\(0) => fout_U_n_22,
      ram_reg_0_15_3_3_i_2_0(0) => fout_1_U_n_5
    );
fin_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1
     port map (
      DOADO(7 downto 0) => rk_q0(7 downto 0),
      E(0) => p_0_in0_1,
      Q(12) => ap_CS_fsm_state115,
      Q(11) => ap_CS_fsm_state113,
      Q(10) => ap_CS_fsm_state111,
      Q(9) => ap_CS_fsm_state109,
      Q(8) => ap_CS_fsm_state107,
      Q(7) => ap_CS_fsm_state105,
      Q(6) => ap_CS_fsm_state103,
      Q(5) => ap_CS_fsm_state101,
      Q(4) => ap_CS_fsm_state93,
      Q(3) => ap_CS_fsm_state35,
      Q(2) => ap_CS_fsm_state33,
      Q(1) => ap_CS_fsm_state31,
      Q(0) => ap_CS_fsm_state29,
      \ap_CS_fsm_reg[100]\ => fin_U_n_24,
      \ap_CS_fsm_reg[104]\ => fin_U_n_25,
      \ap_CS_fsm_reg[108]\(7) => fin_U_n_8,
      \ap_CS_fsm_reg[108]\(6) => fin_U_n_9,
      \ap_CS_fsm_reg[108]\(5) => fin_U_n_10,
      \ap_CS_fsm_reg[108]\(4) => fin_U_n_11,
      \ap_CS_fsm_reg[108]\(3) => fin_U_n_12,
      \ap_CS_fsm_reg[108]\(2) => fin_U_n_13,
      \ap_CS_fsm_reg[108]\(1) => fin_U_n_14,
      \ap_CS_fsm_reg[108]\(0) => fin_U_n_15,
      \ap_CS_fsm_reg[108]_0\ => fin_U_n_36,
      \ap_CS_fsm_reg[112]\ => fin_U_n_35,
      \ap_CS_fsm_reg[30]\ => fin_U_n_26,
      \ap_CS_fsm_reg[32]\(7) => fin_U_n_16,
      \ap_CS_fsm_reg[32]\(6) => fin_U_n_17,
      \ap_CS_fsm_reg[32]\(5) => fin_U_n_18,
      \ap_CS_fsm_reg[32]\(4) => fin_U_n_19,
      \ap_CS_fsm_reg[32]\(3) => fin_U_n_20,
      \ap_CS_fsm_reg[32]\(2) => fin_U_n_21,
      \ap_CS_fsm_reg[32]\(1) => fin_U_n_22,
      \ap_CS_fsm_reg[32]\(0) => fin_U_n_23,
      ap_clk => ap_clk,
      d0(7) => fin_U_n_0,
      d0(6) => fin_U_n_1,
      d0(5) => fin_U_n_2,
      d0(4) => fin_U_n_3,
      d0(3) => fin_U_n_4,
      d0(2) => fin_U_n_5,
      d0(1) => fin_U_n_6,
      d0(0) => fin_U_n_7,
      grp_ByteXor_143_fu_475_dst_d0(7 downto 0) => grp_ByteXor_143_fu_475_dst_d0(7 downto 0),
      icmp_ln234_reg_1506 => icmp_ln234_reg_1506,
      \p_0_in__3\ => \p_0_in__3\,
      q0(7) => fin_U_n_27,
      q0(6) => fin_U_n_28,
      q0(5) => fin_U_n_29,
      q0(4) => fin_U_n_30,
      q0(3) => fin_U_n_31,
      q0(2) => fin_U_n_32,
      q0(1) => fin_U_n_33,
      q0(0) => fin_U_n_34,
      \q0_reg[0]_0\ => rin_U_n_16,
      \q0_reg[0]_1\ => fout_U_n_13,
      \q0_reg[0]_2\ => fout_U_n_12,
      \q0_reg[1]_0\ => fout_U_n_11,
      \q0_reg[1]_1\ => fout_U_n_10,
      \q0_reg[2]_0\ => fout_U_n_9,
      \q0_reg[2]_1\ => fout_U_n_8,
      \q0_reg[3]_0\ => fin_1_U_n_0,
      \q0_reg[4]_0\ => fout_U_n_7,
      \q0_reg[4]_1\ => fout_U_n_6,
      \q0_reg[5]_0\ => fout_U_n_5,
      \q0_reg[5]_1\ => fout_U_n_4,
      \q0_reg[6]_0\ => fout_U_n_3,
      \q0_reg[6]_1\ => fout_U_n_2,
      \q0_reg[7]_0\(7) => rin_U_n_8,
      \q0_reg[7]_0\(6) => rin_U_n_9,
      \q0_reg[7]_0\(5) => rin_U_n_10,
      \q0_reg[7]_0\(4) => rin_U_n_11,
      \q0_reg[7]_0\(3) => rin_U_n_12,
      \q0_reg[7]_0\(2) => rin_U_n_13,
      \q0_reg[7]_0\(1) => rin_U_n_14,
      \q0_reg[7]_0\(0) => rin_U_n_15,
      \q0_reg[7]_1\(7) => rin_1_U_n_4,
      \q0_reg[7]_1\(6) => rin_1_U_n_5,
      \q0_reg[7]_1\(5) => rin_1_U_n_6,
      \q0_reg[7]_1\(4) => rin_1_U_n_7,
      \q0_reg[7]_1\(3) => rin_1_U_n_8,
      \q0_reg[7]_1\(2) => rin_1_U_n_9,
      \q0_reg[7]_1\(1) => rin_1_U_n_10,
      \q0_reg[7]_1\(0) => rin_1_U_n_11,
      \q0_reg[7]_2\ => fout_U_n_1,
      \q0_reg[7]_3\ => fout_U_n_0,
      \q0_reg[7]_4\(7 downto 0) => d0(7 downto 0),
      \q0_reg[7]_5\ => grp_ByteCpy_119_fu_491_n_35,
      \q0_reg[7]_6\ => grp_ByteCpy_119_fu_491_n_34,
      \q0_reg[7]_7\ => grp_ByteCpy_119_fu_491_n_21,
      \q0_reg[7]_8\ => grp_ByteCpy_119_fu_491_n_4,
      \ram_reg_0_15_0_0_i_3__8\ => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      \ram_reg_0_15_7_7_i_1__3_0\(7) => ct_U_n_0,
      \ram_reg_0_15_7_7_i_1__3_0\(6) => ct_U_n_1,
      \ram_reg_0_15_7_7_i_1__3_0\(5) => ct_U_n_2,
      \ram_reg_0_15_7_7_i_1__3_0\(4) => ct_U_n_3,
      \ram_reg_0_15_7_7_i_1__3_0\(3) => ct_U_n_4,
      \ram_reg_0_15_7_7_i_1__3_0\(2) => ct_U_n_5,
      \ram_reg_0_15_7_7_i_1__3_0\(1) => ct_U_n_6,
      \ram_reg_0_15_7_7_i_1__3_0\(0) => ct_U_n_7,
      \ram_reg_0_15_7_7_i_1__3_1\(7) => fin_1_U_n_2,
      \ram_reg_0_15_7_7_i_1__3_1\(6) => fin_1_U_n_3,
      \ram_reg_0_15_7_7_i_1__3_1\(5) => fin_1_U_n_4,
      \ram_reg_0_15_7_7_i_1__3_1\(4) => fin_1_U_n_5,
      \ram_reg_0_15_7_7_i_1__3_1\(3) => fin_1_U_n_6,
      \ram_reg_0_15_7_7_i_1__3_1\(2) => fin_1_U_n_7,
      \ram_reg_0_15_7_7_i_1__3_1\(1) => fin_1_U_n_8,
      \ram_reg_0_15_7_7_i_1__3_1\(0) => fin_1_U_n_9
    );
fout_1_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2
     port map (
      E(0) => p_0_in0_2,
      Q(1) => ap_CS_fsm_state115,
      Q(0) => ap_CS_fsm_state39,
      \add_ln117_4_reg_152_reg[2]\ => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      \add_ln117_4_reg_152_reg[2]_0\ => \icmp_ln193_reg_1223_reg_n_0_[0]\,
      ap_clk => ap_clk,
      d0(7) => fin_U_n_16,
      d0(6) => fin_U_n_17,
      d0(5) => fin_U_n_18,
      d0(4) => fin_U_n_19,
      d0(3) => fin_U_n_20,
      d0(2) => fin_U_n_21,
      d0(1) => fin_U_n_22,
      d0(0) => fin_U_n_23,
      grp_ByteCpy_119_fu_491_dst_offset(0) => grp_ByteCpy_119_fu_491_dst_offset(2),
      icmp_ln197_reg_1350 => icmp_ln197_reg_1350,
      icmp_ln234_reg_1506 => icmp_ln234_reg_1506,
      \p_0_in__4\ => \p_0_in__4\,
      q0(7) => fout_1_U_n_1,
      q0(6) => fout_1_U_n_2,
      q0(5) => fout_1_U_n_3,
      q0(4) => fout_1_U_n_4,
      q0(3) => fout_1_U_n_5,
      q0(2) => fout_1_U_n_6,
      q0(1) => fout_1_U_n_7,
      q0(0) => fout_1_U_n_8,
      \q0_reg[7]_0\ => grp_ByteCpy_119_fu_491_n_30,
      \q0_reg[7]_1\ => grp_ByteCpy_119_fu_491_n_31,
      \q0_reg[7]_2\ => grp_ByteCpy_119_fu_491_n_22,
      \q0_reg[7]_3\ => grp_ByteCpy_119_fu_491_n_25
    );
fout_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3
     port map (
      E(0) => p_0_in0,
      Q(2) => ap_CS_fsm_state117,
      Q(1) => ap_CS_fsm_state109,
      Q(0) => ap_CS_fsm_state99,
      ap_clk => ap_clk,
      d0(7) => fout_U_n_23,
      d0(6) => fout_U_n_24,
      d0(5) => fout_U_n_25,
      d0(4) => fout_U_n_26,
      d0(3) => fout_U_n_27,
      d0(2) => fout_U_n_28,
      d0(1) => fout_U_n_29,
      d0(0) => fout_U_n_30,
      \p_0_in__5\ => \p_0_in__5\,
      q0(6) => fin_1_U_n_2,
      q0(5) => fin_1_U_n_3,
      q0(4) => fin_1_U_n_4,
      q0(3) => fin_1_U_n_5,
      q0(2) => fin_1_U_n_7,
      q0(1) => fin_1_U_n_8,
      q0(0) => fin_1_U_n_9,
      \q0_reg[0]_0\ => fout_U_n_12,
      \q0_reg[0]_1\ => fout_U_n_13,
      \q0_reg[0]_2\ => fin_1_U_n_1,
      \q0_reg[1]_0\ => fout_U_n_10,
      \q0_reg[1]_1\ => fout_U_n_11,
      \q0_reg[2]_0\ => fout_U_n_8,
      \q0_reg[2]_1\ => fout_U_n_9,
      \q0_reg[3]_0\(0) => fout_U_n_22,
      \q0_reg[4]_0\ => fout_U_n_6,
      \q0_reg[4]_1\ => fout_U_n_7,
      \q0_reg[5]_0\ => fout_U_n_4,
      \q0_reg[5]_1\ => fout_U_n_5,
      \q0_reg[6]_0\ => fout_U_n_2,
      \q0_reg[6]_1\ => fout_U_n_3,
      \q0_reg[7]_0\ => fout_U_n_0,
      \q0_reg[7]_1\ => fout_U_n_1,
      \q0_reg[7]_2\(7 downto 0) => d0(7 downto 0),
      \q0_reg[7]_3\(7) => rin_U_n_8,
      \q0_reg[7]_3\(6) => rin_U_n_9,
      \q0_reg[7]_3\(5) => rin_U_n_10,
      \q0_reg[7]_3\(4) => rin_U_n_11,
      \q0_reg[7]_3\(3) => rin_U_n_12,
      \q0_reg[7]_3\(2) => rin_U_n_13,
      \q0_reg[7]_3\(1) => rin_U_n_14,
      \q0_reg[7]_3\(0) => rin_U_n_15,
      \q0_reg[7]_4\(7) => rin_1_U_n_4,
      \q0_reg[7]_4\(6) => rin_1_U_n_5,
      \q0_reg[7]_4\(5) => rin_1_U_n_6,
      \q0_reg[7]_4\(4) => rin_1_U_n_7,
      \q0_reg[7]_4\(3) => rin_1_U_n_8,
      \q0_reg[7]_4\(2) => rin_1_U_n_9,
      \q0_reg[7]_4\(1) => rin_1_U_n_10,
      \q0_reg[7]_4\(0) => rin_1_U_n_11,
      \q0_reg[7]_5\(7) => fin_U_n_8,
      \q0_reg[7]_5\(6) => fin_U_n_9,
      \q0_reg[7]_5\(5) => fin_U_n_10,
      \q0_reg[7]_5\(4) => fin_U_n_11,
      \q0_reg[7]_5\(3) => fin_U_n_12,
      \q0_reg[7]_5\(2) => fin_U_n_13,
      \q0_reg[7]_5\(1) => fin_U_n_14,
      \q0_reg[7]_5\(0) => fin_U_n_15,
      \q0_reg[7]_6\ => grp_ByteCpy_119_fu_491_n_36,
      \q0_reg[7]_7\ => grp_ByteCpy_119_fu_491_n_37,
      \q0_reg[7]_8\ => grp_ByteCpy_119_fu_491_n_23,
      \q0_reg[7]_9\ => grp_ByteCpy_119_fu_491_n_24,
      \q1_reg[7]\(7) => fout_1_U_n_1,
      \q1_reg[7]\(6) => fout_1_U_n_2,
      \q1_reg[7]\(5) => fout_1_U_n_3,
      \q1_reg[7]\(4) => fout_1_U_n_4,
      \q1_reg[7]\(3) => fout_1_U_n_5,
      \q1_reg[7]\(2) => fout_1_U_n_6,
      \q1_reg[7]\(1) => fout_1_U_n_7,
      \q1_reg[7]\(0) => fout_1_U_n_8,
      \ram_reg_0_15_0_0_i_1__5\ => fin_1_U_n_13,
      \ram_reg_0_15_7_7_i_1__4\(6) => fin_U_n_27,
      \ram_reg_0_15_7_7_i_1__4\(5) => fin_U_n_28,
      \ram_reg_0_15_7_7_i_1__4\(4) => fin_U_n_29,
      \ram_reg_0_15_7_7_i_1__4\(3) => fin_U_n_30,
      \ram_reg_0_15_7_7_i_1__4\(2) => fin_U_n_32,
      \ram_reg_0_15_7_7_i_1__4\(1) => fin_U_n_33,
      \ram_reg_0_15_7_7_i_1__4\(0) => fin_U_n_34
    );
grp_ByteCpy_116_fu_510: entity work.design_1_clefia_0_0_clefia_ByteCpy_116
     port map (
      D(3 downto 2) => ap_NS_fsm(117 downto 116),
      D(1 downto 0) => ap_NS_fsm(41 downto 40),
      Q(0) => grp_ByteCpy_116_fu_510_dst_address0(3),
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteCpy_116_fu_510_dst_we0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_116_fu_510_src_ce0,
      \ap_CS_fsm_reg[39]\ => grp_ByteCpy_116_fu_510_n_18,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ByteCpy_116_fu_510_ap_start_reg => grp_ByteCpy_116_fu_510_ap_start_reg,
      grp_ByteCpy_116_fu_510_ap_start_reg_reg => grp_ByteCpy_116_fu_510_n_11,
      grp_ByteCpy_2_fu_516_src_address0(1 downto 0) => grp_ByteCpy_2_fu_516_src_address0(2 downto 1),
      \idx_fu_22_reg[3]_0\(3 downto 0) => grp_ByteCpy_116_fu_510_src_address0(3 downto 0),
      \q1_reg[7]\ => rout_1_U_n_32,
      \q1_reg[7]_0\ => grp_ByteCpy_2_fu_516_n_33,
      \q1_reg[7]_1\(4) => ap_CS_fsm_state118,
      \q1_reg[7]_1\(3) => ap_CS_fsm_state117,
      \q1_reg[7]_1\(2) => ap_CS_fsm_state116,
      \q1_reg[7]_1\(1) => ap_CS_fsm_state41,
      \q1_reg[7]_1\(0) => \ap_CS_fsm_reg_n_0_[39]\,
      \q1_reg[7]_2\ => rout_U_n_0,
      rout_1_address0(2 downto 0) => rout_1_address0(2 downto 0),
      rout_address0(2 downto 0) => rout_address0(2 downto 0)
    );
grp_ByteCpy_116_fu_510_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_116_fu_510_n_18,
      Q => grp_ByteCpy_116_fu_510_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteCpy_11831_fu_378: entity work.design_1_clefia_0_0_clefia_ByteCpy_11831
     port map (
      D(3) => ap_NS_fsm(114),
      D(2) => ap_NS_fsm(98),
      D(1) => ap_NS_fsm(38),
      D(0) => ap_NS_fsm(22),
      Q(3 downto 0) => grp_ByteCpy_11831_fu_378_src_address0(3 downto 0),
      \ap_CS_fsm_reg[114]\(13) => ap_CS_fsm_state112,
      \ap_CS_fsm_reg[114]\(12) => ap_CS_fsm_state107,
      \ap_CS_fsm_reg[114]\(11) => ap_CS_fsm_state103,
      \ap_CS_fsm_reg[114]\(10) => ap_CS_fsm_state101,
      \ap_CS_fsm_reg[114]\(9) => ap_CS_fsm_state99,
      \ap_CS_fsm_reg[114]\(8) => ap_CS_fsm_state98,
      \ap_CS_fsm_reg[114]\(7) => ap_CS_fsm_state36,
      \ap_CS_fsm_reg[114]\(6) => ap_CS_fsm_state31,
      \ap_CS_fsm_reg[114]\(5) => ap_CS_fsm_state27,
      \ap_CS_fsm_reg[114]\(4) => ap_CS_fsm_state25,
      \ap_CS_fsm_reg[114]\(3) => ap_CS_fsm_state23,
      \ap_CS_fsm_reg[114]\(2) => \ap_CS_fsm_reg_n_0_[21]\,
      \ap_CS_fsm_reg[114]\(1) => ap_CS_fsm_state21,
      \ap_CS_fsm_reg[114]\(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[114]_0\ => grp_ByteCpy_119_fu_491_n_20,
      \ap_CS_fsm_reg[21]\ => grp_ByteCpy_11831_fu_378_n_36,
      \ap_CS_fsm_reg[22]\ => grp_ByteCpy_11831_fu_378_n_34,
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteCpy_11831_fu_378_dst_we0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteCpy_11831_fu_378_src_ce0,
      \ap_CS_fsm_reg[38]\ => grp_ByteCpy_119_fu_491_n_18,
      \ap_CS_fsm_reg[98]\ => grp_ByteCpy_11831_fu_378_n_31,
      ap_NS_fsm122_out => ap_NS_fsm122_out,
      ap_NS_fsm19_out => ap_NS_fsm19_out,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dec12_i_i14_in_fu_186_reg[4]\(4 downto 0) => add_ln224_1_reg_1495(4 downto 0),
      \dec12_i_i_in_fu_178_reg[4]\(4 downto 0) => add_ln188_1_reg_1339(4 downto 0),
      grp_ByteCpy_11831_fu_378_ap_start_reg => grp_ByteCpy_11831_fu_378_ap_start_reg,
      grp_ByteCpy_1_fu_338_dst_address0(3 downto 0) => grp_ByteCpy_1_fu_338_dst_address0(3 downto 0),
      grp_ByteXor_11151_fu_384_a_address0(2 downto 0) => grp_ByteXor_11151_fu_384_a_address0(2 downto 0),
      grp_ByteXor_112_2_fu_366_a_address0(3 downto 0) => grp_ByteXor_112_2_fu_366_a_address0(3 downto 0),
      grp_fu_606_p220_in => grp_fu_606_p220_in,
      icmp_ln197_fu_876_p2 => icmp_ln197_fu_876_p2,
      icmp_ln234_fu_1199_p2 => icmp_ln234_fu_1199_p2,
      p_0_in => p_0_in,
      \q0_reg[7]\ => fin_U_n_24,
      \q0_reg[7]_0\(0) => grp_ByteXor_11151_fu_384_b_ce0,
      \q0_reg[7]_1\(0) => grp_ByteCpy_fu_394_src_ce0,
      \q0_reg[7]_2\ => fin_1_U_n_10,
      \q0_reg[7]_3\ => rin_1_U_n_3,
      \q0_reg[7]_4\(0) => grp_ByteXor_112_2_fu_366_a_we0,
      \q0_reg[7]_5\ => grp_ByteCpy_1_fu_338_n_15,
      \ram_reg_0_15_0_0_i_5__5\(2 downto 0) => grp_ByteCpy_fu_394_src_address0(2 downto 0),
      \reg_569_reg[4]\(4) => grp_ByteCpy_11831_fu_378_n_14,
      \reg_569_reg[4]\(3) => grp_ByteCpy_11831_fu_378_n_15,
      \reg_569_reg[4]\(2) => grp_ByteCpy_11831_fu_378_n_16,
      \reg_569_reg[4]\(1) => grp_ByteCpy_11831_fu_378_n_17,
      \reg_569_reg[4]\(0) => grp_ByteCpy_11831_fu_378_n_18,
      \reg_569_reg[4]_0\(4) => grp_ByteCpy_11831_fu_378_n_20,
      \reg_569_reg[4]_0\(3) => grp_ByteCpy_11831_fu_378_n_21,
      \reg_569_reg[4]_0\(2) => grp_ByteCpy_11831_fu_378_n_22,
      \reg_569_reg[4]_0\(1) => grp_ByteCpy_11831_fu_378_n_23,
      \reg_569_reg[4]_0\(0) => grp_ByteCpy_11831_fu_378_n_24,
      rin_1_address0(3 downto 0) => rin_1_address0(3 downto 0),
      shl_ln1_fu_916_p3(2 downto 0) => shl_ln1_fu_916_p3(7 downto 5),
      \zext_ln117_reg_93_reg[0]_0\ => grp_ByteCpy_11831_fu_378_n_26,
      \zext_ln117_reg_93_reg[1]_0\ => grp_ByteCpy_11831_fu_378_n_32,
      \zext_ln117_reg_93_reg[2]_0\ => grp_ByteCpy_11831_fu_378_n_33,
      \zext_ln117_reg_93_reg[3]_0\(3) => grp_ByteCpy_11831_fu_378_n_27,
      \zext_ln117_reg_93_reg[3]_0\(2) => grp_ByteCpy_11831_fu_378_n_28,
      \zext_ln117_reg_93_reg[3]_0\(1) => grp_ByteCpy_11831_fu_378_n_29,
      \zext_ln117_reg_93_reg[3]_0\(0) => grp_ByteCpy_11831_fu_378_n_30
    );
grp_ByteCpy_11831_fu_378_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_11831_fu_378_n_36,
      Q => grp_ByteCpy_11831_fu_378_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteCpy_119_fu_491: entity work.design_1_clefia_0_0_clefia_ByteCpy_119
     port map (
      CO(0) => icmp_ln193_1_fu_882_p2,
      D(10) => ap_NS_fsm(115),
      D(9 downto 8) => ap_NS_fsm(113 downto 112),
      D(7 downto 6) => ap_NS_fsm(109 downto 108),
      D(5) => ap_NS_fsm(99),
      D(4) => ap_NS_fsm(39),
      D(3 downto 2) => ap_NS_fsm(37 downto 36),
      D(1 downto 0) => ap_NS_fsm(33 downto 32),
      E(1) => ap_NS_fsm112_out,
      E(0) => ap_NS_fsm(23),
      Q(21) => ap_CS_fsm_state117,
      Q(20) => ap_CS_fsm_state115,
      Q(19) => \ap_CS_fsm_reg_n_0_[113]\,
      Q(18) => ap_CS_fsm_state113,
      Q(17) => ap_CS_fsm_state112,
      Q(16) => ap_CS_fsm_state111,
      Q(15) => ap_CS_fsm_state109,
      Q(14) => ap_CS_fsm_state108,
      Q(13) => ap_CS_fsm_state105,
      Q(12) => ap_CS_fsm_state103,
      Q(11) => ap_CS_fsm_state99,
      Q(10) => ap_CS_fsm_state41,
      Q(9) => ap_CS_fsm_state39,
      Q(8) => ap_CS_fsm_state38,
      Q(7) => ap_CS_fsm_state37,
      Q(6) => ap_CS_fsm_state36,
      Q(5) => ap_CS_fsm_state35,
      Q(4) => ap_CS_fsm_state33,
      Q(3) => ap_CS_fsm_state32,
      Q(2) => ap_CS_fsm_state29,
      Q(1) => ap_CS_fsm_state27,
      Q(0) => ap_CS_fsm_state23,
      SR(0) => ap_NS_fsm122_out,
      \add_ln117_4_reg_152_reg[3]_0\ => grp_ByteCpy_119_fu_491_n_4,
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[113]\ => grp_ByteCpy_119_fu_491_n_20,
      \ap_CS_fsm_reg[114]\(0) => ap_NS_fsm1,
      \ap_CS_fsm_reg[116]\ => grp_ByteCpy_119_fu_491_n_23,
      \ap_CS_fsm_reg[116]_0\ => grp_ByteCpy_119_fu_491_n_24,
      \ap_CS_fsm_reg[116]_1\ => grp_ByteCpy_119_fu_491_n_36,
      \ap_CS_fsm_reg[116]_2\ => grp_ByteCpy_119_fu_491_n_37,
      \ap_CS_fsm_reg[1]_0\(0) => p_0_in0_3,
      \ap_CS_fsm_reg[1]_1\(0) => p_0_in0_2,
      \ap_CS_fsm_reg[1]_2\(0) => p_0_in0_1,
      \ap_CS_fsm_reg[1]_3\(0) => p_0_in0,
      \ap_CS_fsm_reg[35]\ => grp_ByteCpy_119_fu_491_n_40,
      \ap_CS_fsm_reg[37]\ => grp_ByteCpy_119_fu_491_n_18,
      \ap_CS_fsm_reg[40]\ => grp_ByteCpy_119_fu_491_n_22,
      \ap_CS_fsm_reg[40]_0\ => grp_ByteCpy_119_fu_491_n_25,
      \ap_CS_fsm_reg[40]_1\ => grp_ByteCpy_119_fu_491_n_30,
      \ap_CS_fsm_reg[40]_2\ => grp_ByteCpy_119_fu_491_n_31,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dec12_i_i14_in_fu_186_reg[0]\(0) => ap_NS_fsm19_out,
      \dec12_i_i14_in_fu_186_reg[31]\(0) => icmp_ln230_1_fu_1205_p2,
      \dec12_i_i14_in_fu_186_reg[31]_0\ => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      \dec12_i_i_in_fu_178_reg[31]\ => \icmp_ln193_reg_1223_reg_n_0_[0]\,
      grp_ByteCpy_119_fu_491_ap_start_reg => grp_ByteCpy_119_fu_491_ap_start_reg,
      grp_ByteCpy_119_fu_491_ap_start_reg_reg => grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0,
      grp_ByteCpy_119_fu_491_ap_start_reg_reg_0 => grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0,
      grp_ByteCpy_119_fu_491_dst_offset(0) => grp_ByteCpy_119_fu_491_dst_offset(2),
      grp_ByteXor_143_fu_475_a_address0(1 downto 0) => grp_ByteXor_143_fu_475_a_address0(1 downto 0),
      icmp_ln197_fu_876_p2 => icmp_ln197_fu_876_p2,
      icmp_ln197_reg_1350 => icmp_ln197_reg_1350,
      icmp_ln234_fu_1199_p2 => icmp_ln234_fu_1199_p2,
      icmp_ln234_reg_1506 => icmp_ln234_reg_1506,
      idx_fu_40(0) => idx_fu_40(2),
      \idx_fu_40_reg[0]\ => grp_ByteCpy_119_fu_491_n_35,
      \idx_fu_40_reg[1]\ => grp_ByteCpy_119_fu_491_n_34,
      \idx_fu_40_reg[2]\ => grp_ByteCpy_119_fu_491_n_21,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__3\ => \p_0_in__3\,
      \p_0_in__4\ => \p_0_in__4\,
      \p_0_in__5\ => \p_0_in__5\,
      \q0_reg[7]\ => fin_1_U_n_13,
      \q0_reg[7]_0\ => grp_ByteXor_143_fu_475_n_9,
      \q0_reg[7]_1\ => grp_ByteCpy_fu_394_n_24,
      \q0_reg[7]_10\(0) => grp_ByteCpy_11831_fu_378_dst_we0,
      \q0_reg[7]_11\ => grp_ByteCpy_11831_fu_378_n_34,
      \q0_reg[7]_12\ => fin_1_U_n_11,
      \q0_reg[7]_13\ => grp_ByteCpy_11831_fu_378_n_32,
      \q0_reg[7]_14\ => grp_ByteXor_11151_fu_384_n_25,
      \q0_reg[7]_15\(1) => grp_ByteXor_143_fu_475_dst_ce0,
      \q0_reg[7]_15\(0) => grp_ByteXor_143_fu_475_a_ce0,
      \q0_reg[7]_16\(0) => grp_ByteCpy_116_fu_510_src_ce0,
      \q0_reg[7]_17\ => grp_ByteCpy_11831_fu_378_n_31,
      \q0_reg[7]_18\ => fin_U_n_25,
      \q0_reg[7]_19\ => grp_ByteXor_11151_fu_384_n_15,
      \q0_reg[7]_2\ => grp_ByteXor_143_fu_475_n_11,
      \q0_reg[7]_20\ => grp_ByteCpy_11831_fu_378_n_26,
      \q0_reg[7]_21\(0) => grp_ByteCpy_fu_394_dst_we0,
      \q0_reg[7]_3\ => fin_1_U_n_1,
      \q0_reg[7]_4\ => grp_ByteCpy_fu_394_n_25,
      \q0_reg[7]_5\ => fin_1_U_n_12,
      \q0_reg[7]_6\ => grp_ByteCpy_11831_fu_378_n_33,
      \q0_reg[7]_7\ => grp_ByteXor_11151_fu_384_n_16,
      \q0_reg[7]_8\ => fin_U_n_36,
      \q0_reg[7]_9\(3 downto 0) => grp_ByteCpy_116_fu_510_src_address0(3 downto 0),
      \ram_reg_0_15_0_0_i_6__7_0\(3 downto 0) => grp_ByteCpy_fu_394_dst_address0(3 downto 0),
      \ram_reg_0_15_0_0_i_6__7_1\(3 downto 0) => grp_ByteXor_143_fu_475_dst_address0(3 downto 0)
    );
grp_ByteCpy_119_fu_491_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state32,
      I1 => ap_CS_fsm_state108,
      I2 => \ap_CS_fsm_reg_n_0_[113]\,
      I3 => ap_CS_fsm_state38,
      O => grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0
    );
grp_ByteCpy_119_fu_491_ap_start_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state112,
      I1 => \icmp_ln234_reg_1506[0]_i_5_n_0\,
      I2 => \icmp_ln234_reg_1506[0]_i_4_n_0\,
      I3 => \icmp_ln234_reg_1506[0]_i_3_n_0\,
      I4 => \icmp_ln234_reg_1506[0]_i_2_n_0\,
      O => grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0
    );
grp_ByteCpy_119_fu_491_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_119_fu_491_n_40,
      Q => grp_ByteCpy_119_fu_491_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteCpy_1_fu_338: entity work.design_1_clefia_0_0_clefia_ByteCpy_1
     port map (
      ADDRBWRADDR(0) => Clefia_enc_address0(3),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      D(0) => ap_NS_fsm_0(1),
      E(0) => pt_ce0,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => grp_ByteCpy_1_fu_338_n_1,
      WEBWE(3) => p_2_out,
      WEBWE(2) => p_2_in_4,
      WEBWE(1) => grp_ByteCpy_1_fu_338_n_21,
      WEBWE(0) => grp_ByteCpy_1_fu_338_n_22,
      \ap_CS_fsm_reg[0]_0\ => grp_ByteCpy_1_fu_338_n_9,
      \ap_CS_fsm_reg[0]_1\ => grp_ByteCpy_1_fu_338_n_10,
      \ap_CS_fsm_reg[15]_0\ => grp_ByteCpy_1_fu_338_n_18,
      \ap_CS_fsm_reg[18]\ => grp_ByteCpy_1_fu_338_n_15,
      \ap_CS_fsm_reg[8]_0\(1 downto 0) => grp_ByteCpy_1_fu_338_pt_address0(3 downto 2),
      ap_NS_fsm(1) => ap_NS_fsm(17),
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ByteCpy_1_fu_338_ap_ce => grp_ByteCpy_1_fu_338_ap_ce,
      grp_ByteCpy_1_fu_338_ap_start_reg => grp_ByteCpy_1_fu_338_ap_start_reg,
      grp_ByteCpy_1_fu_338_dst_address0(3 downto 0) => grp_ByteCpy_1_fu_338_dst_address0(3 downto 0),
      grp_ByteCpy_1_fu_338_dst_ce0 => grp_ByteCpy_1_fu_338_dst_ce0,
      grp_ByteCpy_2_fu_516_Clefia_enc_address0(2) => grp_ByteCpy_2_fu_516_Clefia_enc_address0(3),
      grp_ByteCpy_2_fu_516_Clefia_enc_address0(1 downto 0) => grp_ByteCpy_2_fu_516_Clefia_enc_address0(1 downto 0),
      grp_ByteCpy_2_fu_516_Clefia_enc_ce0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      grp_ByteXor_1_fu_524_Clefia_enc_address0(2) => grp_ByteXor_1_fu_524_Clefia_enc_address0(3),
      grp_ByteXor_1_fu_524_Clefia_enc_address0(1 downto 0) => grp_ByteXor_1_fu_524_Clefia_enc_address0(1 downto 0),
      grp_ByteXor_1_fu_524_Clefia_enc_ce0 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      grp_ByteXor_1_fu_524_Clefia_enc_we0 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      \int_Clefia_enc_shift0[1]_i_2_0\ => control_s_axi_U_n_10,
      \int_Clefia_enc_shift0_reg[0]\ => grp_ByteCpy_1_fu_338_n_13,
      \int_Clefia_enc_shift0_reg[0]_0\ => control_s_axi_U_n_3,
      \int_Clefia_enc_shift0_reg[1]\ => grp_ByteCpy_1_fu_338_n_11,
      \int_Clefia_enc_shift0_reg[1]_0\ => control_s_axi_U_n_35,
      \int_Clefia_enc_shift0_reg[1]_1\ => control_s_axi_U_n_2,
      \int_pt_shift0_reg[0]\ => control_s_axi_U_n_1,
      \int_pt_shift0_reg[1]\ => control_s_axi_U_n_42,
      \int_pt_shift0_reg[1]_0\ => control_s_axi_U_n_0,
      mem_reg => control_s_axi_U_n_41,
      mem_reg_0 => control_s_axi_U_n_36,
      \p_0_in__2\ => \p_0_in__2\,
      \q0_reg[7]\(2) => ap_CS_fsm_state93,
      \q0_reg[7]\(1) => ap_CS_fsm_state74,
      \q0_reg[7]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \q0_reg[7]_0\ => rin_1_U_n_0,
      \q0_reg[7]_1\(0) => grp_ByteCpy_fu_394_src_ce0,
      \q0_reg[7]_2\ => rin_1_U_n_3
    );
grp_ByteCpy_1_fu_338_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_1_fu_338_n_18,
      Q => grp_ByteCpy_1_fu_338_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteCpy_2_fu_516: entity work.design_1_clefia_0_0_clefia_ByteCpy_2
     port map (
      ADDRBWRADDR(0) => grp_ByteCpy_2_fu_516_n_38,
      Clefia_dec_ce0 => Clefia_dec_ce0,
      D(7 downto 0) => grp_ByteCpy_2_fu_516_src_q0(7 downto 0),
      DIBDI(7 downto 0) => Clefia_enc_d0(7 downto 0),
      E(0) => rout_1_ce1,
      Q(1) => ap_CS_fsm_pp0_stage8,
      Q(0) => ap_CS_fsm_pp0_stage6,
      \ap_CS_fsm_reg[117]\(0) => rout_ce1,
      \ap_CS_fsm_reg[117]_0\(0) => rout_ce0,
      \ap_CS_fsm_reg[123]\ => grp_ByteCpy_2_fu_516_n_33,
      \ap_CS_fsm_reg[128]\ => grp_ByteCpy_2_fu_516_n_14,
      \ap_CS_fsm_reg[12]_0\(2) => grp_ByteCpy_2_fu_516_Clefia_enc_address0(3),
      \ap_CS_fsm_reg[12]_0\(1 downto 0) => grp_ByteCpy_2_fu_516_Clefia_enc_address0(1 downto 0),
      \ap_CS_fsm_reg[12]_1\(1) => Clefia_dec_address0(3),
      \ap_CS_fsm_reg[12]_1\(0) => grp_ByteCpy_2_fu_516_n_35,
      \ap_CS_fsm_reg[140]\(7 downto 0) => Clefia_dec_d0(7 downto 0),
      \ap_CS_fsm_reg[15]_0\ => grp_ByteCpy_2_fu_516_n_39,
      \ap_CS_fsm_reg[2]_0\(0) => rout_1_ce0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ByteCpy_2_fu_516_Clefia_enc_ce0 => grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
      grp_ByteCpy_2_fu_516_ap_start_reg => grp_ByteCpy_2_fu_516_ap_start_reg,
      grp_ByteCpy_2_fu_516_ap_start_reg_reg => grp_ByteCpy_116_fu_510_n_11,
      grp_ByteCpy_2_fu_516_src_address0(1 downto 0) => grp_ByteCpy_2_fu_516_src_address0(2 downto 1),
      grp_ByteCpy_2_fu_516_src_address1(2 downto 0) => grp_ByteCpy_2_fu_516_src_address1(3 downto 1),
      grp_ByteCpy_2_fu_516_src_q1(7 downto 0) => grp_ByteCpy_2_fu_516_src_q1(7 downto 0),
      grp_ByteXor_1_fu_524_Clefia_enc_address0(1) => grp_ByteXor_1_fu_524_Clefia_enc_address0(3),
      grp_ByteXor_1_fu_524_Clefia_enc_address0(0) => grp_ByteXor_1_fu_524_Clefia_enc_address0(0),
      grp_ByteXor_1_fu_524_Clefia_enc_ce0 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      grp_ByteXor_1_fu_524_Clefia_enc_d0(7 downto 0) => grp_ByteXor_1_fu_524_Clefia_enc_d0(7 downto 0),
      \int_Clefia_dec_shift0_reg[0]\ => grp_ByteCpy_2_fu_516_n_40,
      \int_Clefia_dec_shift0_reg[0]_0\ => control_s_axi_U_n_108,
      mem_reg => control_s_axi_U_n_38,
      mem_reg_0 => control_s_axi_U_n_39,
      mem_reg_1 => control_s_axi_U_n_35,
      mem_reg_2 => control_s_axi_U_n_36,
      mem_reg_3(0) => grp_ByteCpy_1_fu_338_pt_address0(2),
      \p_0_in__6\ => \p_0_in__6\,
      \p_0_in__7\ => \p_0_in__7\,
      \q0_reg[7]\(0) => grp_ByteCpy_116_fu_510_dst_we0,
      \q1_reg[7]\ => rout_1_U_n_32,
      \q1_reg[7]_0\(0) => grp_ByteCpy_116_fu_510_dst_address0(3),
      \q1_reg[7]_1\ => rout_U_n_0,
      reg_3571 => reg_3571,
      \reg_357_reg[7]_0\(7) => rout_1_U_n_8,
      \reg_357_reg[7]_0\(6) => rout_1_U_n_9,
      \reg_357_reg[7]_0\(5) => rout_1_U_n_10,
      \reg_357_reg[7]_0\(4) => rout_1_U_n_11,
      \reg_357_reg[7]_0\(3) => rout_1_U_n_12,
      \reg_357_reg[7]_0\(2) => rout_1_U_n_13,
      \reg_357_reg[7]_0\(1) => rout_1_U_n_14,
      \reg_357_reg[7]_0\(0) => rout_1_U_n_15,
      reg_3631 => reg_3631,
      \reg_363_reg[7]_0\(7 downto 0) => p_1_in(7 downto 0),
      \reg_369_reg[7]_0\(7) => rout_1_U_n_24,
      \reg_369_reg[7]_0\(6) => rout_1_U_n_25,
      \reg_369_reg[7]_0\(5) => rout_1_U_n_26,
      \reg_369_reg[7]_0\(4) => rout_1_U_n_27,
      \reg_369_reg[7]_0\(3) => rout_1_U_n_28,
      \reg_369_reg[7]_0\(2) => rout_1_U_n_29,
      \reg_369_reg[7]_0\(1) => rout_1_U_n_30,
      \reg_369_reg[7]_0\(0) => rout_1_U_n_31,
      \reg_375_reg[7]_0\(7 downto 0) => p_0_in_5(7 downto 0),
      rout_1_address0(0) => rout_1_address0(3),
      rout_address0(0) => rout_address0(3),
      \src_load_15_reg_476[7]_i_3_0\(10) => ap_CS_fsm_state126,
      \src_load_15_reg_476[7]_i_3_0\(9) => \ap_CS_fsm_reg_n_0_[124]\,
      \src_load_15_reg_476[7]_i_3_0\(8) => ap_CS_fsm_state124,
      \src_load_15_reg_476[7]_i_3_0\(7) => ap_CS_fsm_state123,
      \src_load_15_reg_476[7]_i_3_0\(6) => ap_CS_fsm_state122,
      \src_load_15_reg_476[7]_i_3_0\(5) => ap_CS_fsm_state121,
      \src_load_15_reg_476[7]_i_3_0\(4) => ap_CS_fsm_state120,
      \src_load_15_reg_476[7]_i_3_0\(3) => ap_CS_fsm_state119,
      \src_load_15_reg_476[7]_i_3_0\(2) => ap_CS_fsm_state118,
      \src_load_15_reg_476[7]_i_3_0\(1) => ap_CS_fsm_state117,
      \src_load_15_reg_476[7]_i_3_0\(0) => ap_CS_fsm_state41
    );
grp_ByteCpy_2_fu_516_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_2_fu_516_n_39,
      Q => grp_ByteCpy_2_fu_516_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteCpy_fu_394: entity work.design_1_clefia_0_0_clefia_ByteCpy
     port map (
      D(3 downto 2) => ap_NS_fsm(103 downto 102),
      D(1 downto 0) => ap_NS_fsm(27 downto 26),
      E(0) => ct_ce0,
      Q(1) => grp_ByteCpy_fu_394_dst_we0,
      Q(0) => grp_ByteCpy_fu_394_src_ce0,
      \ap_CS_fsm_reg[102]\ => grp_ByteCpy_fu_394_n_26,
      \ap_CS_fsm_reg[1]_0\ => grp_ByteCpy_fu_394_n_23,
      \ap_CS_fsm_reg[1]_1\ => grp_ByteCpy_fu_394_n_27,
      \ap_CS_fsm_reg[2]_0\(0) => rin_ce0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      grp_ByteCpy_1_fu_338_dst_address0(3 downto 0) => grp_ByteCpy_1_fu_338_dst_address0(3 downto 0),
      grp_ByteCpy_1_fu_338_dst_ce0 => grp_ByteCpy_1_fu_338_dst_ce0,
      grp_ByteCpy_fu_394_ap_start_reg => grp_ByteCpy_fu_394_ap_start_reg,
      grp_ByteXor_11151_fu_384_ap_done => grp_ByteXor_11151_fu_384_ap_done,
      grp_ByteXor_112_2_fu_366_a_address0(3 downto 0) => grp_ByteXor_112_2_fu_366_a_address0(3 downto 0),
      \idx_fu_26_reg[2]_0\(2 downto 0) => grp_ByteCpy_fu_394_src_address0(2 downto 0),
      \idx_fu_26_reg[3]_0\ => grp_ByteCpy_fu_394_n_24,
      \idx_fu_26_reg[3]_1\ => grp_ByteCpy_fu_394_n_25,
      q0_reg(6) => ap_CS_fsm_state103,
      q0_reg(5) => ap_CS_fsm_state102,
      q0_reg(4) => ap_CS_fsm_state99,
      q0_reg(3) => ap_CS_fsm_state93,
      q0_reg(2) => ap_CS_fsm_state92,
      q0_reg(1) => ap_CS_fsm_state27,
      q0_reg(0) => \ap_CS_fsm_reg_n_0_[25]\,
      \q0_reg[7]\ => rin_1_U_n_0,
      \q0_reg[7]_0\ => grp_ByteXor_112_2_fu_366_n_12,
      \q0_reg[7]_1\(3 downto 0) => grp_ByteCpy_11831_fu_378_src_address0(3 downto 0),
      q0_reg_0 => rk_U_n_29,
      q0_reg_1 => clefia_s0_U_n_33,
      \ram_reg_0_15_0_0_i_6__5\ => fin_1_U_n_12,
      \ram_reg_0_15_0_0_i_6__5_0\ => fin_1_U_n_10,
      \ram_reg_0_15_0_0_i_6__6\ => fin_U_n_26,
      \ram_reg_0_15_0_0_i_6__6_0\(0) => grp_ByteCpy_11831_fu_378_n_27,
      \ram_reg_0_15_0_0_i_6__6_1\ => fin_U_n_35,
      \ram_reg_0_15_0_0_i_6__6_2\ => fin_U_n_24,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      \zext_ln117_reg_107_reg[3]_0\(3 downto 0) => grp_ByteCpy_fu_394_dst_address0(3 downto 0)
    );
grp_ByteCpy_fu_394_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteCpy_fu_394_n_27,
      Q => grp_ByteCpy_fu_394_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteXor_11151_fu_384: entity work.design_1_clefia_0_0_clefia_ByteXor_11151
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      ADDRBWRADDR(7) => grp_ByteXor_11151_fu_384_n_17,
      ADDRBWRADDR(6) => grp_ByteXor_11151_fu_384_n_18,
      ADDRBWRADDR(5) => grp_ByteXor_11151_fu_384_n_19,
      ADDRBWRADDR(4) => grp_ByteXor_11151_fu_384_n_20,
      ADDRBWRADDR(3) => grp_ByteXor_11151_fu_384_n_21,
      ADDRBWRADDR(2) => grp_ByteXor_11151_fu_384_n_22,
      ADDRBWRADDR(1) => grp_ByteXor_11151_fu_384_n_23,
      ADDRBWRADDR(0) => grp_ByteXor_11151_fu_384_n_24,
      D(7 downto 6) => ap_NS_fsm(107 downto 106),
      D(5 downto 4) => ap_NS_fsm(101 downto 100),
      D(3 downto 2) => ap_NS_fsm(31 downto 30),
      D(1 downto 0) => ap_NS_fsm(25 downto 24),
      DOADO(7 downto 0) => rk_q0(7 downto 0),
      Q(11) => ap_CS_fsm_state108,
      Q(10) => ap_CS_fsm_state107,
      Q(9) => ap_CS_fsm_state106,
      Q(8) => ap_CS_fsm_state103,
      Q(7) => ap_CS_fsm_state101,
      Q(6) => ap_CS_fsm_state100,
      Q(5) => ap_CS_fsm_state32,
      Q(4) => ap_CS_fsm_state31,
      Q(3) => ap_CS_fsm_state30,
      Q(2) => ap_CS_fsm_state27,
      Q(1) => ap_CS_fsm_state25,
      Q(0) => ap_CS_fsm_state24,
      \ap_CS_fsm_reg[100]\ => grp_ByteXor_11151_fu_384_n_11,
      \ap_CS_fsm_reg[100]_0\ => grp_ByteXor_11151_fu_384_n_73,
      \ap_CS_fsm_reg[100]_1\ => grp_ByteXor_11151_fu_384_n_74,
      \ap_CS_fsm_reg[23]\ => grp_ByteXor_11151_fu_384_n_66,
      ap_clk => ap_clk,
      ap_return_1(7 downto 0) => grp_ByteXor_11151_fu_384_ap_return_1(7 downto 0),
      ap_return_2(7 downto 0) => grp_ByteXor_11151_fu_384_ap_return_2(7 downto 0),
      ap_return_3(7 downto 0) => grp_ByteXor_11151_fu_384_ap_return_3(7 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      b_ce0 => grp_ByteXor_11151_fu_384_b_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      clefia_s1_ce1 => clefia_s1_ce1,
      dst2_02_fu_46_reg => rk_U_n_29,
      dst2_02_fu_46_reg_0 => grp_ByteCpy_fu_394_n_23,
      \dst3_01_fu_42_reg[7]_0\(7) => grp_ByteXor_11151_fu_384_n_34,
      \dst3_01_fu_42_reg[7]_0\(6) => grp_ByteXor_11151_fu_384_n_35,
      \dst3_01_fu_42_reg[7]_0\(5) => grp_ByteXor_11151_fu_384_n_36,
      \dst3_01_fu_42_reg[7]_0\(4) => grp_ByteXor_11151_fu_384_n_37,
      \dst3_01_fu_42_reg[7]_0\(3) => grp_ByteXor_11151_fu_384_n_38,
      \dst3_01_fu_42_reg[7]_0\(2) => grp_ByteXor_11151_fu_384_n_39,
      \dst3_01_fu_42_reg[7]_0\(1) => grp_ByteXor_11151_fu_384_n_40,
      \dst3_01_fu_42_reg[7]_0\(0) => grp_ByteXor_11151_fu_384_n_41,
      \dst3_01_fu_42_reg[7]_1\(7) => fin_1_U_n_2,
      \dst3_01_fu_42_reg[7]_1\(6) => fin_1_U_n_3,
      \dst3_01_fu_42_reg[7]_1\(5) => fin_1_U_n_4,
      \dst3_01_fu_42_reg[7]_1\(4) => fin_1_U_n_5,
      \dst3_01_fu_42_reg[7]_1\(3) => fin_1_U_n_6,
      \dst3_01_fu_42_reg[7]_1\(2) => fin_1_U_n_7,
      \dst3_01_fu_42_reg[7]_1\(1) => fin_1_U_n_8,
      \dst3_01_fu_42_reg[7]_1\(0) => fin_1_U_n_9,
      grp_ByteXor_11151_fu_384_a_address0(2 downto 0) => grp_ByteXor_11151_fu_384_a_address0(2 downto 0),
      grp_ByteXor_11151_fu_384_ap_done => grp_ByteXor_11151_fu_384_ap_done,
      grp_ByteXor_11151_fu_384_ap_start_reg => grp_ByteXor_11151_fu_384_ap_start_reg,
      grp_ByteXor_11151_fu_384_b_address0(2) => grp_ByteXor_11151_fu_384_b_address0(7),
      grp_ByteXor_11151_fu_384_b_address0(1 downto 0) => grp_ByteXor_11151_fu_384_b_address0(2 downto 1),
      grp_ByteXor_11151_fu_384_b_offset(7 downto 0) => grp_ByteXor_11151_fu_384_b_offset(7 downto 0),
      \idx_fu_38_reg[0]_0\ => grp_ByteXor_11151_fu_384_n_25,
      \idx_fu_38_reg[1]_0\ => grp_ByteXor_11151_fu_384_n_15,
      \idx_fu_38_reg[1]_1\ => grp_ByteXor_11151_fu_384_n_70,
      \idx_fu_38_reg[1]_2\ => grp_ByteXor_11151_fu_384_n_71,
      \idx_fu_38_reg[2]_0\ => grp_ByteXor_11151_fu_384_n_16,
      q0(7) => fin_U_n_27,
      q0(6) => fin_U_n_28,
      q0(5) => fin_U_n_29,
      q0(4) => fin_U_n_30,
      q0(3) => fin_U_n_31,
      q0(2) => fin_U_n_32,
      q0(1) => fin_U_n_33,
      q0(0) => fin_U_n_34,
      q0_reg(7 downto 0) => x_1_3_reg_1450(7 downto 0),
      q0_reg_0(7 downto 0) => reg_577(7 downto 0),
      q0_reg_1(7 downto 0) => reg_573(7 downto 0),
      \ram_reg_0_15_0_0_i_5__6\(2) => grp_ByteCpy_11831_fu_378_n_28,
      \ram_reg_0_15_0_0_i_5__6\(1) => grp_ByteCpy_11831_fu_378_n_29,
      \ram_reg_0_15_0_0_i_5__6\(0) => grp_ByteCpy_11831_fu_378_n_30,
      \ram_reg_0_15_0_0_i_5__6_0\(2 downto 0) => grp_ByteCpy_fu_394_src_address0(2 downto 0),
      \ram_reg_i_45__1_0\ => rk_U_n_32,
      \ram_reg_i_45__1_1\(0) => or_ln232_reg_1445(0)
    );
grp_ByteXor_11151_fu_384_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_11151_fu_384_n_66,
      Q => grp_ByteXor_11151_fu_384_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteXor_112_2_fu_366: entity work.design_1_clefia_0_0_clefia_ByteXor_112_2
     port map (
      D(7 downto 4) => ap_NS_fsm(97 downto 94),
      D(3 downto 0) => ap_NS_fsm(21 downto 18),
      E(0) => rin_1_ce0,
      Q(10) => ap_CS_fsm_state99,
      Q(9) => ap_CS_fsm_state97,
      Q(8) => ap_CS_fsm_state96,
      Q(7) => ap_CS_fsm_state95,
      Q(6) => ap_CS_fsm_state94,
      Q(5) => ap_CS_fsm_state93,
      Q(4) => ap_CS_fsm_state23,
      Q(3) => ap_CS_fsm_state21,
      Q(2) => ap_CS_fsm_state20,
      Q(1) => ap_CS_fsm_state19,
      Q(0) => \ap_CS_fsm_reg_n_0_[17]\,
      a_we0 => grp_ByteXor_112_2_fu_366_a_we0,
      add_ln432_reg_1368_reg(1 downto 0) => add_ln432_reg_1368_reg(3 downto 2),
      add_ln433_reg_1373(2 downto 0) => add_ln433_reg_1373(7 downto 5),
      \add_ln433_reg_1373_reg[7]\ => grp_ByteXor_112_2_fu_366_n_24,
      \ap_CS_fsm_reg[19]\ => grp_ByteXor_112_2_fu_366_n_13,
      \ap_CS_fsm_reg[2]_0\ => grp_ByteXor_112_2_fu_366_n_12,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      b_ce0 => grp_ByteXor_112_2_fu_366_b_ce0,
      grp_ByteXor_112_2_fu_366_a_address0(3 downto 0) => grp_ByteXor_112_2_fu_366_a_address0(3 downto 0),
      grp_ByteXor_112_2_fu_366_ap_start_reg => grp_ByteXor_112_2_fu_366_ap_start_reg,
      grp_ByteXor_112_2_fu_366_b_address0(3 downto 2) => grp_ByteXor_112_2_fu_366_b_address0(7 downto 6),
      grp_ByteXor_112_2_fu_366_b_address0(1 downto 0) => grp_ByteXor_112_2_fu_366_b_address0(1 downto 0),
      grp_ByteXor_112_2_fu_366_b_offset(0) => grp_ByteXor_112_2_fu_366_b_offset(7),
      idx_fu_30(0) => idx_fu_30(2),
      \idx_fu_30_reg[2]_0\ => grp_ByteXor_112_2_fu_366_n_14,
      \p_0_in__0\ => \p_0_in__0\,
      \q0_reg[7]\(0) => grp_ByteCpy_11831_fu_378_src_ce0,
      \q0_reg[7]_0\ => rin_1_U_n_3,
      \q0_reg[7]_1\ => grp_ByteCpy_1_fu_338_n_15,
      \q0_reg[7]_2\(0) => grp_ByteCpy_fu_394_dst_we0,
      \q0_reg[7]_3\ => rin_U_n_16
    );
grp_ByteXor_112_2_fu_366_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_112_2_fu_366_n_13,
      Q => grp_ByteXor_112_2_fu_366_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteXor_143_fu_475: entity work.design_1_clefia_0_0_clefia_ByteXor_143
     port map (
      D(7 downto 6) => ap_NS_fsm(111 downto 110),
      D(5 downto 4) => ap_NS_fsm(105 downto 104),
      D(3 downto 2) => ap_NS_fsm(35 downto 34),
      D(1 downto 0) => ap_NS_fsm(29 downto 28),
      Q(7) => ap_CS_fsm_state111,
      Q(6) => ap_CS_fsm_state110,
      Q(5) => ap_CS_fsm_state105,
      Q(4) => ap_CS_fsm_state104,
      Q(3) => ap_CS_fsm_state35,
      Q(2) => ap_CS_fsm_state34,
      Q(1) => ap_CS_fsm_state29,
      Q(0) => ap_CS_fsm_state28,
      \ap_CS_fsm_reg[104]\ => grp_ByteXor_143_fu_475_n_11,
      \ap_CS_fsm_reg[110]\ => grp_ByteXor_143_fu_475_n_9,
      \ap_CS_fsm_reg[27]\ => grp_ByteXor_143_fu_475_n_8,
      \ap_CS_fsm_reg[2]_0\(1) => grp_ByteXor_143_fu_475_dst_ce0,
      \ap_CS_fsm_reg[2]_0\(0) => grp_ByteXor_143_fu_475_a_ce0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_address0(3 downto 0) => grp_ByteXor_143_fu_475_dst_address0(3 downto 0),
      grp_ByteXor_143_fu_475_ap_start_reg => grp_ByteXor_143_fu_475_ap_start_reg,
      grp_ByteXor_143_fu_475_dst_d0(7 downto 0) => grp_ByteXor_143_fu_475_dst_d0(7 downto 0),
      idx_fu_40(0) => idx_fu_40(2),
      \idx_fu_40_reg[1]_0\(1 downto 0) => grp_ByteXor_143_fu_475_a_address0(1 downto 0),
      q0(7) => fin_U_n_27,
      q0(6) => fin_U_n_28,
      q0(5) => fin_U_n_29,
      q0(4) => fin_U_n_30,
      q0(3) => fin_U_n_31,
      q0(2) => fin_U_n_32,
      q0(1) => fin_U_n_33,
      q0(0) => fin_U_n_34,
      \ram_reg_0_15_7_7_i_1__5\(7) => fin_1_U_n_2,
      \ram_reg_0_15_7_7_i_1__5\(6) => fin_1_U_n_3,
      \ram_reg_0_15_7_7_i_1__5\(5) => fin_1_U_n_4,
      \ram_reg_0_15_7_7_i_1__5\(4) => fin_1_U_n_5,
      \ram_reg_0_15_7_7_i_1__5\(3) => fin_1_U_n_6,
      \ram_reg_0_15_7_7_i_1__5\(2) => fin_1_U_n_7,
      \ram_reg_0_15_7_7_i_1__5\(1) => fin_1_U_n_8,
      \ram_reg_0_15_7_7_i_1__5\(0) => fin_1_U_n_9,
      \tmp_reg_224[7]_i_2\(7 downto 0) => y_0_2_reg_1425(7 downto 0),
      \tmp_reg_224[7]_i_2_0\(7 downto 0) => y_0_1_reg_1319(7 downto 0),
      \tmp_reg_224[7]_i_2_1\(7 downto 0) => y_0_reg_1274(7 downto 0),
      \tmp_reg_224[7]_i_2_2\(7 downto 0) => y_1_2_reg_1430(7 downto 0),
      \tmp_reg_224[7]_i_2_3\(7 downto 0) => y_1_1_reg_1324(7 downto 0),
      \tmp_reg_224[7]_i_2_4\(7 downto 0) => y_1_reg_1279(7 downto 0),
      \tmp_reg_224[7]_i_3\(7 downto 0) => y_2_2_reg_1435(7 downto 0),
      \tmp_reg_224[7]_i_3_0\(7 downto 0) => y_2_1_reg_1329(7 downto 0),
      \tmp_reg_224[7]_i_3_1\(7 downto 0) => y_2_reg_1284(7 downto 0),
      \tmp_reg_224[7]_i_3_2\(7 downto 0) => y_3_2_reg_1440(7 downto 0),
      \tmp_reg_224[7]_i_3_3\(7 downto 0) => y_3_1_reg_1334(7 downto 0),
      \tmp_reg_224[7]_i_3_4\(7 downto 0) => y_3_reg_1289(7 downto 0),
      \tmp_reg_224_reg[7]_0\(7 downto 0) => y_3_3_reg_1490(7 downto 0),
      \tmp_reg_224_reg[7]_1\(7 downto 0) => y_2_3_reg_1485(7 downto 0),
      \tmp_reg_224_reg[7]_2\(7 downto 0) => y_1_3_reg_1480(7 downto 0),
      \tmp_reg_224_reg[7]_3\(7 downto 0) => y_0_3_reg_1475(7 downto 0)
    );
grp_ByteXor_143_fu_475_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_143_fu_475_n_8,
      Q => grp_ByteXor_143_fu_475_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ByteXor_1_fu_524: entity work.design_1_clefia_0_0_clefia_ByteXor_1
     port map (
      Clefia_dec_q0(7 downto 0) => Clefia_dec_q0(7 downto 0),
      Clefia_enc_q0(7 downto 0) => Clefia_enc_q0(7 downto 0),
      D(7 downto 0) => rk_q1(7 downto 0),
      DOADO(7 downto 0) => rk_q0(7 downto 0),
      Q(6) => ap_CS_fsm_state143,
      Q(5) => ap_CS_fsm_state142,
      Q(4) => ap_CS_fsm_state135,
      Q(3) => ap_CS_fsm_state134,
      Q(2) => ap_CS_fsm_state67,
      Q(1) => ap_CS_fsm_state66,
      Q(0) => ap_CS_fsm_state58,
      \ap_CS_fsm_reg[15]\(3 downto 2) => int_Clefia_dec_be0(3 downto 2),
      \ap_CS_fsm_reg[15]\(1) => grp_ByteXor_1_fu_524_n_13,
      \ap_CS_fsm_reg[15]\(0) => grp_ByteXor_1_fu_524_n_14,
      \ap_CS_fsm_reg[7]_0\ => grp_ByteXor_1_fu_524_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      b_ce0 => grp_ByteXor_11151_fu_384_b_ce0,
      \b_offset_read_reg_307_reg[3]_0\(0) => grp_ByteXor_1_fu_524_b_offset(3),
      grp_ByteXor_1_fu_524_Clefia_enc_address0(2) => grp_ByteXor_1_fu_524_Clefia_enc_address0(3),
      grp_ByteXor_1_fu_524_Clefia_enc_address0(1 downto 0) => grp_ByteXor_1_fu_524_Clefia_enc_address0(1 downto 0),
      grp_ByteXor_1_fu_524_Clefia_enc_ce0 => grp_ByteXor_1_fu_524_Clefia_enc_ce0,
      grp_ByteXor_1_fu_524_Clefia_enc_d0(7 downto 0) => grp_ByteXor_1_fu_524_Clefia_enc_d0(7 downto 0),
      grp_ByteXor_1_fu_524_Clefia_enc_we0 => grp_ByteXor_1_fu_524_Clefia_enc_we0,
      grp_ByteXor_1_fu_524_a_offset1 => grp_ByteXor_1_fu_524_a_offset1,
      grp_ByteXor_1_fu_524_ap_start_reg => grp_ByteXor_1_fu_524_ap_start_reg,
      grp_ByteXor_1_fu_524_b_address0(5 downto 3) => grp_ByteXor_1_fu_524_b_address0(7 downto 5),
      grp_ByteXor_1_fu_524_b_address0(2 downto 0) => grp_ByteXor_1_fu_524_b_address0(3 downto 1),
      \int_Clefia_dec_shift0_reg[1]\ => grp_ByteXor_1_fu_524_n_9,
      \int_Clefia_dec_shift0_reg[1]_0\ => grp_ByteCpy_2_fu_516_n_14,
      \int_Clefia_dec_shift0_reg[1]_1\ => control_s_axi_U_n_38,
      \int_Clefia_dec_shift0_reg[1]_2\ => control_s_axi_U_n_107,
      mem_reg(1 downto 0) => grp_ByteCpy_2_fu_516_Clefia_enc_address0(1 downto 0),
      ram_reg => grp_ClefiaKeySet_fu_347_n_7,
      ram_reg_0 => rk_U_n_29,
      ram_reg_1 => rk_U_n_16,
      ram_reg_2 => \shl_ln_reg_1357_reg_n_0_[7]\,
      ram_reg_3 => \shl_ln_reg_1357_reg_n_0_[6]\,
      ram_reg_4 => \shl_ln_reg_1357_reg_n_0_[5]\,
      rk_ce0 => rk_ce0,
      rk_ce1 => rk_ce1,
      shl_ln1_fu_916_p3(2 downto 0) => shl_ln1_fu_916_p3(7 downto 5)
    );
grp_ByteXor_1_fu_524_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ByteXor_1_fu_524_n_8,
      Q => grp_ByteXor_1_fu_524_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet_fu_347: entity work.design_1_clefia_0_0_clefia_ClefiaKeySet
     port map (
      ADDRARDADDR(7 downto 0) => rk_address0(7 downto 0),
      ADDRBWRADDR(7) => grp_ByteXor_11151_fu_384_n_17,
      ADDRBWRADDR(6) => grp_ByteXor_11151_fu_384_n_18,
      ADDRBWRADDR(5) => grp_ByteXor_11151_fu_384_n_19,
      ADDRBWRADDR(4) => grp_ByteXor_11151_fu_384_n_20,
      ADDRBWRADDR(3) => grp_ByteXor_11151_fu_384_n_21,
      ADDRBWRADDR(2) => grp_ByteXor_11151_fu_384_n_22,
      ADDRBWRADDR(1) => grp_ByteXor_11151_fu_384_n_23,
      ADDRBWRADDR(0) => grp_ByteXor_11151_fu_384_n_24,
      D(3) => grp_ClefiaKeySet_fu_347_n_3,
      D(2) => ap_NS_fsm(92),
      D(1 downto 0) => ap_NS_fsm(17 downto 16),
      DIADI(7 downto 0) => grp_ClefiaKeySet_fu_347_rk_d0(7 downto 0),
      DOADO(7 downto 0) => q1_reg(7 downto 0),
      DOBDO(7 downto 0) => clefia_s1_q0(7 downto 0),
      Q(11) => ap_CS_fsm_state110,
      Q(10) => ap_CS_fsm_state108,
      Q(9) => ap_CS_fsm_state97,
      Q(8) => ap_CS_fsm_state95,
      Q(7) => ap_CS_fsm_state93,
      Q(6) => ap_CS_fsm_state92,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => ap_CS_fsm_state32,
      Q(3) => ap_CS_fsm_state21,
      Q(2) => ap_CS_fsm_state19,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state16,
      WEA(0) => rk_we0,
      \ap_CS_fsm_reg[109]_0\(3 downto 0) => y_2_1_fu_836_p2(6 downto 3),
      \ap_CS_fsm_reg[171]_0\(0) => grp_ClefiaKeySet_fu_347_ap_done,
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaKeySet_fu_347_n_7,
      \ap_CS_fsm_reg[91]_0\ => grp_ClefiaKeySet_fu_347_n_106,
      \ap_CS_fsm_reg[93]_0\ => grp_ByteCpy_fu_394_n_23,
      ap_clk => ap_clk,
      \ap_return_preg_reg[2]_0\ => grp_ClefiaKeySet_fu_347_n_2,
      \ap_return_preg_reg[3]_0\ => grp_ClefiaKeySet_fu_347_n_1,
      \ap_return_preg_reg[4]_0\ => grp_ClefiaKeySet_fu_347_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      b_ce0 => grp_ByteXor_112_2_fu_366_b_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      dst2_02_fu_46_reg(5 downto 1) => y_3_2_fu_1065_p2(6 downto 2),
      dst2_02_fu_46_reg(0) => y_3_2_fu_1065_p2(0),
      dst2_02_fu_46_reg_0 => grp_ClefiaKeySet_fu_347_n_64,
      dst2_02_fu_46_reg_1(4 downto 0) => y_2_2_fu_1046_p2(7 downto 3),
      dst2_02_fu_46_reg_2 => grp_ClefiaKeySet_fu_347_n_88,
      dst2_02_fu_46_reg_3(7 downto 0) => \p_1_in__0\(7 downto 0),
      grp_ByteXor_11151_fu_384_b_address0(2) => grp_ByteXor_11151_fu_384_b_address0(7),
      grp_ByteXor_11151_fu_384_b_address0(1 downto 0) => grp_ByteXor_11151_fu_384_b_address0(2 downto 1),
      grp_ByteXor_11151_fu_384_b_offset(3 downto 0) => grp_ByteXor_11151_fu_384_b_offset(6 downto 3),
      grp_ByteXor_112_2_fu_366_b_address0(3 downto 2) => grp_ByteXor_112_2_fu_366_b_address0(7 downto 6),
      grp_ByteXor_112_2_fu_366_b_address0(1 downto 0) => grp_ByteXor_112_2_fu_366_b_address0(1 downto 0),
      grp_ByteXor_112_2_fu_366_b_offset(1) => grp_ByteXor_112_2_fu_366_b_offset(7),
      grp_ByteXor_112_2_fu_366_b_offset(0) => grp_ByteXor_112_2_fu_366_b_offset(5),
      grp_ByteXor_1_fu_524_b_address0(5 downto 3) => grp_ByteXor_1_fu_524_b_address0(7 downto 5),
      grp_ByteXor_1_fu_524_b_address0(2 downto 0) => grp_ByteXor_1_fu_524_b_address0(3 downto 1),
      grp_ClefiaKeySet_fu_347_ap_start_reg => grp_ClefiaKeySet_fu_347_ap_start_reg,
      \icmp_ln395_reg_900[0]_i_7_0\(31 downto 0) => key_bitlen_read_reg_1218(31 downto 0),
      idx_fu_30(0) => idx_fu_30(2),
      ram_reg => rk_U_n_20,
      ram_reg_0 => rk_U_n_29,
      ram_reg_1 => grp_ByteXor_11151_fu_384_n_70,
      ram_reg_2 => rk_U_n_16,
      ram_reg_3 => grp_ByteXor_11151_fu_384_n_11,
      ram_reg_4 => grp_ByteXor_11151_fu_384_n_71,
      ram_reg_5 => grp_ByteXor_112_2_fu_366_n_14,
      ram_reg_6 => grp_ByteXor_11151_fu_384_n_74,
      ram_reg_7 => grp_ByteXor_112_2_fu_366_n_24,
      ram_reg_8 => grp_ByteXor_11151_fu_384_n_73,
      \reg_569_reg[4]\ => rk_U_n_19,
      \reg_581_reg[1]\ => grp_ClefiaKeySet_fu_347_n_75,
      \reg_581_reg[2]\ => grp_ClefiaKeySet_fu_347_n_77,
      \reg_581_reg[2]_0\ => grp_ClefiaKeySet_fu_347_n_89,
      \reg_581_reg[7]\ => grp_ClefiaKeySet_fu_347_n_39,
      \reg_581_reg[7]_0\(7 downto 3) => y_3_3_fu_1178_p2(7 downto 3),
      \reg_581_reg[7]_0\(2) => grp_ClefiaKeySet_fu_347_n_53,
      \reg_581_reg[7]_0\(1 downto 0) => y_3_3_fu_1178_p2(1 downto 0),
      \reg_581_reg[7]_1\(5) => y_0_fu_678_p2(7),
      \reg_581_reg[7]_1\(4 downto 3) => y_0_fu_678_p2(5 downto 4),
      \reg_581_reg[7]_1\(2) => grp_ClefiaKeySet_fu_347_n_94,
      \reg_581_reg[7]_1\(1) => grp_ClefiaKeySet_fu_347_n_95,
      \reg_581_reg[7]_1\(0) => y_0_fu_678_p2(0),
      \reg_588_reg[5]\(1 downto 0) => y_1_fu_703_p2(5 downto 4),
      \reg_588_reg[6]\(7 downto 0) => y_3_1_fu_855_p2(7 downto 0),
      \reg_588_reg[7]\(7) => y_0_1_fu_792_p2(7),
      \reg_588_reg[7]\(6) => grp_ClefiaKeySet_fu_347_n_81,
      \reg_588_reg[7]\(5) => y_0_1_fu_792_p2(5),
      \reg_588_reg[7]\(4) => grp_ClefiaKeySet_fu_347_n_83,
      \reg_588_reg[7]\(3 downto 0) => y_0_1_fu_792_p2(3 downto 0),
      \reg_595_reg[2]\ => grp_ClefiaKeySet_fu_347_n_65,
      \reg_595_reg[6]\(7 downto 0) => y_1_1_fu_811_p2(7 downto 0),
      \reg_595_reg[6]_0\(7 downto 0) => y_1_3_fu_1134_p2(7 downto 0),
      \reg_600_reg[0]\ => grp_ClefiaKeySet_fu_347_n_76,
      \reg_600_reg[5]\ => grp_ClefiaKeySet_fu_347_n_97,
      \reg_600_reg[7]\ => grp_ClefiaKeySet_fu_347_n_90,
      shl_ln1_fu_916_p3(2 downto 0) => shl_ln1_fu_916_p3(7 downto 5),
      \xor_ln124_reg_157_reg[7]\(7 downto 0) => rk_q0(7 downto 0),
      \y_0_3_reg_1475_reg[0]\ => clefia_s0_U_n_18,
      \y_0_3_reg_1475_reg[2]\ => clefia_s0_U_n_12,
      \y_0_3_reg_1475_reg[2]_0\ => \y_0_1_reg_1319[2]_i_2_n_0\,
      \y_0_3_reg_1475_reg[5]\ => \y_0_1_reg_1319[5]_i_2_n_0\,
      \y_1_1_reg_1324_reg[0]\(7 downto 0) => reg_595(7 downto 0),
      \y_1_2_reg_1430_reg[5]\ => clefia_s0_U_n_32,
      \y_1_3_reg_1480[3]_i_2\ => \y_1_1_reg_1324[3]_i_4_n_0\,
      \y_1_3_reg_1480_reg[4]\ => \y_3_reg_1289[7]_i_2_n_0\,
      \y_1_3_reg_1480_reg[4]_0\ => \y_1_1_reg_1324[4]_i_4_n_0\,
      \y_2_2_reg_1435_reg[5]\ => \y_2_reg_1284[5]_i_2_n_0\,
      \y_2_2_reg_1435_reg[7]\(4 downto 0) => clefia_s0_q0(7 downto 3),
      \y_2_2_reg_1435_reg[7]_0\ => \y_2_reg_1284[7]_i_2_n_0\,
      \y_2_3_reg_1485_reg[3]\ => clefia_s0_U_n_27,
      \y_2_3_reg_1485_reg[4]\ => clefia_s0_U_n_34,
      \y_3_1_reg_1334[5]_i_2\ => \y_1_1_reg_1324[5]_i_4_n_0\,
      \y_3_1_reg_1334_reg[1]\(7 downto 0) => reg_588(7 downto 0),
      \y_3_1_reg_1334_reg[1]_0\ => \y_0_reg_1274[1]_i_5_n_0\,
      \y_3_1_reg_1334_reg[3]\ => \y_0_reg_1274[6]_i_3_n_0\,
      \y_3_1_reg_1334_reg[3]_0\ => \y_2_1_reg_1329[0]_i_2_n_0\,
      \y_3_1_reg_1334_reg[3]_1\ => \y_0_reg_1274[3]_i_4_n_0\,
      \y_3_1_reg_1334_reg[7]\(7 downto 0) => reg_600(7 downto 0),
      \y_3_2_reg_1440_reg[0]\ => \y_0_1_reg_1319[4]_i_3_n_0\,
      \y_3_2_reg_1440_reg[0]_0\ => clefia_s0_U_n_26,
      \y_3_2_reg_1440_reg[0]_1\ => \y_1_reg_1279[0]_i_2_n_0\,
      \y_3_2_reg_1440_reg[2]\ => \y_2_reg_1284[2]_i_2_n_0\,
      \y_3_2_reg_1440_reg[2]_0\ => clefia_s0_U_n_25,
      \y_3_2_reg_1440_reg[3]\ => clefia_s0_U_n_28,
      \y_3_2_reg_1440_reg[4]\ => clefia_s0_U_n_35,
      \y_3_2_reg_1440_reg[6]\ => \y_3_reg_1289[6]_i_2_n_0\,
      \y_3_2_reg_1440_reg[6]_0\ => clefia_s0_U_n_29,
      \y_3_2_reg_1440_reg[6]_1\ => \y_0_1_reg_1319[7]_i_2_n_0\,
      \y_3_3_reg_1490_reg[0]\ => \y_0_reg_1274[0]_i_5_n_0\,
      \y_3_3_reg_1490_reg[2]\ => \y_0_reg_1274[2]_i_2_n_0\,
      \y_3_3_reg_1490_reg[4]\ => \y_0_reg_1274[4]_i_3_n_0\,
      \y_3_3_reg_1490_reg[4]_0\ => \y_3_1_reg_1334[4]_i_2_n_0\,
      \y_3_3_reg_1490_reg[5]\ => \y_0_reg_1274[5]_i_2_n_0\,
      \y_3_3_reg_1490_reg[6]\ => \y_0_reg_1274[6]_i_4_n_0\,
      \y_3_3_reg_1490_reg[7]\(7 downto 0) => reg_581(7 downto 0),
      \y_3_3_reg_1490_reg[7]_0\ => \y_0_reg_1274[7]_i_5_n_0\
    );
grp_ClefiaKeySet_fu_347_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet_fu_347_n_106,
      Q => grp_ClefiaKeySet_fu_347_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln193_reg_1223[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(6),
      I1 => shl_ln1_fu_916_p3(5),
      I2 => shl_ln1_fu_916_p3(7),
      I3 => ap_CS_fsm_state23,
      I4 => \icmp_ln193_reg_1223_reg_n_0_[0]\,
      O => \icmp_ln193_reg_1223[0]_i_1_n_0\
    );
\icmp_ln193_reg_1223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln193_reg_1223[0]_i_1_n_0\,
      Q => \icmp_ln193_reg_1223_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln197_reg_1350[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln197_reg_1350[0]_i_2_n_0\,
      I1 => \icmp_ln197_reg_1350[0]_i_3_n_0\,
      I2 => \icmp_ln197_reg_1350[0]_i_4_n_0\,
      I3 => \icmp_ln197_reg_1350[0]_i_5_n_0\,
      O => icmp_ln197_fu_876_p2
    );
\icmp_ln197_reg_1350[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(12),
      I1 => add_ln188_1_fu_865_p2(2),
      I2 => add_ln188_1_fu_865_p2(6),
      I3 => add_ln188_1_fu_865_p2(28),
      I4 => \icmp_ln197_reg_1350[0]_i_6_n_0\,
      O => \icmp_ln197_reg_1350[0]_i_2_n_0\
    );
\icmp_ln197_reg_1350[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(14),
      I1 => add_ln188_1_fu_865_p2(30),
      I2 => add_ln188_1_fu_865_p2(22),
      I3 => add_ln188_1_fu_865_p2(26),
      I4 => \icmp_ln197_reg_1350[0]_i_7_n_0\,
      O => \icmp_ln197_reg_1350[0]_i_3_n_0\
    );
\icmp_ln197_reg_1350[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(1),
      I1 => add_ln188_1_fu_865_p2(5),
      I2 => add_ln188_1_fu_865_p2(21),
      I3 => add_ln188_1_fu_865_p2(19),
      I4 => \icmp_ln197_reg_1350[0]_i_8_n_0\,
      O => \icmp_ln197_reg_1350[0]_i_4_n_0\
    );
\icmp_ln197_reg_1350[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(20),
      I1 => add_ln188_1_fu_865_p2(18),
      I2 => add_ln188_1_fu_865_p2(9),
      I3 => add_ln188_1_fu_865_p2(29),
      I4 => \icmp_ln197_reg_1350[0]_i_9_n_0\,
      O => \icmp_ln197_reg_1350[0]_i_5_n_0\
    );
\icmp_ln197_reg_1350[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(27),
      I1 => add_ln188_1_fu_865_p2(11),
      I2 => add_ln188_1_fu_865_p2(24),
      I3 => add_ln188_1_fu_865_p2(8),
      O => \icmp_ln197_reg_1350[0]_i_6_n_0\
    );
\icmp_ln197_reg_1350[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(31),
      I1 => add_ln188_1_fu_865_p2(15),
      I2 => add_ln188_1_fu_865_p2(16),
      I3 => add_ln188_1_fu_865_p2(10),
      O => \icmp_ln197_reg_1350[0]_i_7_n_0\
    );
\icmp_ln197_reg_1350[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln188_1_fu_865_p2(23),
      I1 => add_ln188_1_fu_865_p2(7),
      I2 => add_ln188_1_fu_865_p2(25),
      I3 => add_ln188_1_fu_865_p2(13),
      O => \icmp_ln197_reg_1350[0]_i_8_n_0\
    );
\icmp_ln197_reg_1350[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => dec12_i_i_in_fu_178(0),
      I1 => add_ln188_1_fu_865_p2(17),
      I2 => add_ln188_1_fu_865_p2(4),
      I3 => add_ln188_1_fu_865_p2(3),
      O => \icmp_ln197_reg_1350[0]_i_9_n_0\
    );
\icmp_ln197_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => icmp_ln197_fu_876_p2,
      Q => icmp_ln197_reg_1350,
      R => '0'
    );
\icmp_ln230_reg_1378[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(6),
      I1 => shl_ln1_fu_916_p3(5),
      I2 => shl_ln1_fu_916_p3(7),
      I3 => ap_CS_fsm_state99,
      I4 => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      O => \icmp_ln230_reg_1378[0]_i_1_n_0\
    );
\icmp_ln230_reg_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln230_reg_1378[0]_i_1_n_0\,
      Q => \icmp_ln230_reg_1378_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln234_reg_1506[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln234_reg_1506[0]_i_2_n_0\,
      I1 => \icmp_ln234_reg_1506[0]_i_3_n_0\,
      I2 => \icmp_ln234_reg_1506[0]_i_4_n_0\,
      I3 => \icmp_ln234_reg_1506[0]_i_5_n_0\,
      O => icmp_ln234_fu_1199_p2
    );
\icmp_ln234_reg_1506[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(12),
      I1 => add_ln224_1_fu_1188_p2(2),
      I2 => add_ln224_1_fu_1188_p2(6),
      I3 => add_ln224_1_fu_1188_p2(28),
      I4 => \icmp_ln234_reg_1506[0]_i_6_n_0\,
      O => \icmp_ln234_reg_1506[0]_i_2_n_0\
    );
\icmp_ln234_reg_1506[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(14),
      I1 => add_ln224_1_fu_1188_p2(30),
      I2 => add_ln224_1_fu_1188_p2(22),
      I3 => add_ln224_1_fu_1188_p2(26),
      I4 => \icmp_ln234_reg_1506[0]_i_7_n_0\,
      O => \icmp_ln234_reg_1506[0]_i_3_n_0\
    );
\icmp_ln234_reg_1506[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(1),
      I1 => add_ln224_1_fu_1188_p2(5),
      I2 => add_ln224_1_fu_1188_p2(21),
      I3 => add_ln224_1_fu_1188_p2(19),
      I4 => \icmp_ln234_reg_1506[0]_i_8_n_0\,
      O => \icmp_ln234_reg_1506[0]_i_4_n_0\
    );
\icmp_ln234_reg_1506[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(20),
      I1 => add_ln224_1_fu_1188_p2(18),
      I2 => add_ln224_1_fu_1188_p2(9),
      I3 => add_ln224_1_fu_1188_p2(29),
      I4 => \icmp_ln234_reg_1506[0]_i_9_n_0\,
      O => \icmp_ln234_reg_1506[0]_i_5_n_0\
    );
\icmp_ln234_reg_1506[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(27),
      I1 => add_ln224_1_fu_1188_p2(11),
      I2 => add_ln224_1_fu_1188_p2(24),
      I3 => add_ln224_1_fu_1188_p2(8),
      O => \icmp_ln234_reg_1506[0]_i_6_n_0\
    );
\icmp_ln234_reg_1506[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(31),
      I1 => add_ln224_1_fu_1188_p2(15),
      I2 => add_ln224_1_fu_1188_p2(16),
      I3 => add_ln224_1_fu_1188_p2(10),
      O => \icmp_ln234_reg_1506[0]_i_7_n_0\
    );
\icmp_ln234_reg_1506[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln224_1_fu_1188_p2(23),
      I1 => add_ln224_1_fu_1188_p2(7),
      I2 => add_ln224_1_fu_1188_p2(25),
      I3 => add_ln224_1_fu_1188_p2(13),
      O => \icmp_ln234_reg_1506[0]_i_8_n_0\
    );
\icmp_ln234_reg_1506[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => dec12_i_i14_in_fu_186(0),
      I1 => add_ln224_1_fu_1188_p2(17),
      I2 => add_ln224_1_fu_1188_p2(4),
      I3 => add_ln224_1_fu_1188_p2(3),
      O => \icmp_ln234_reg_1506[0]_i_9_n_0\
    );
\icmp_ln234_reg_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state112,
      D => icmp_ln234_fu_1199_p2,
      Q => icmp_ln234_reg_1506,
      R => '0'
    );
\idx34_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(0),
      Q => \idx34_fu_182_reg_n_0_[0]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(1),
      Q => \idx34_fu_182_reg_n_0_[1]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(2),
      Q => \idx34_fu_182_reg_n_0_[2]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(3),
      Q => \idx34_fu_182_reg_n_0_[3]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(4),
      Q => \idx34_fu_182_reg_n_0_[4]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(5),
      Q => \idx34_fu_182_reg_n_0_[5]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(6),
      Q => \idx34_fu_182_reg_n_0_[6]\,
      R => ap_NS_fsm19_out
    );
\idx34_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln233_reg_1501(7),
      Q => \idx34_fu_182_reg_n_0_[7]\,
      R => ap_NS_fsm19_out
    );
\idx_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(0),
      Q => \idx_fu_174_reg_n_0_[0]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(1),
      Q => \idx_fu_174_reg_n_0_[1]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(2),
      Q => \idx_fu_174_reg_n_0_[2]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(3),
      Q => \idx_fu_174_reg_n_0_[3]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(4),
      Q => \idx_fu_174_reg_n_0_[4]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(5),
      Q => \idx_fu_174_reg_n_0_[5]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(6),
      Q => \idx_fu_174_reg_n_0_[6]\,
      R => ap_NS_fsm122_out
    );
\idx_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => add_ln188_reg_1345(7),
      Q => \idx_fu_174_reg_n_0_[7]\,
      R => ap_NS_fsm122_out
    );
\key_bitlen_read_reg_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(0),
      Q => key_bitlen_read_reg_1218(0),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(10),
      Q => key_bitlen_read_reg_1218(10),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(11),
      Q => key_bitlen_read_reg_1218(11),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(12),
      Q => key_bitlen_read_reg_1218(12),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(13),
      Q => key_bitlen_read_reg_1218(13),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(14),
      Q => key_bitlen_read_reg_1218(14),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(15),
      Q => key_bitlen_read_reg_1218(15),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(16),
      Q => key_bitlen_read_reg_1218(16),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(17),
      Q => key_bitlen_read_reg_1218(17),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(18),
      Q => key_bitlen_read_reg_1218(18),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(19),
      Q => key_bitlen_read_reg_1218(19),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(1),
      Q => key_bitlen_read_reg_1218(1),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(20),
      Q => key_bitlen_read_reg_1218(20),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(21),
      Q => key_bitlen_read_reg_1218(21),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(22),
      Q => key_bitlen_read_reg_1218(22),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(23),
      Q => key_bitlen_read_reg_1218(23),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(24),
      Q => key_bitlen_read_reg_1218(24),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(25),
      Q => key_bitlen_read_reg_1218(25),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(26),
      Q => key_bitlen_read_reg_1218(26),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(27),
      Q => key_bitlen_read_reg_1218(27),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(28),
      Q => key_bitlen_read_reg_1218(28),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(29),
      Q => key_bitlen_read_reg_1218(29),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(2),
      Q => key_bitlen_read_reg_1218(2),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(30),
      Q => key_bitlen_read_reg_1218(30),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(31),
      Q => key_bitlen_read_reg_1218(31),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(3),
      Q => key_bitlen_read_reg_1218(3),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(4),
      Q => key_bitlen_read_reg_1218(4),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(5),
      Q => key_bitlen_read_reg_1218(5),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(6),
      Q => key_bitlen_read_reg_1218(6),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(7),
      Q => key_bitlen_read_reg_1218(7),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(8),
      Q => key_bitlen_read_reg_1218(8),
      R => '0'
    );
\key_bitlen_read_reg_1218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => key_bitlen(9),
      Q => key_bitlen_read_reg_1218(9),
      R => '0'
    );
\or_ln232_reg_1445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(0),
      Q => or_ln232_reg_1445(0),
      R => '0'
    );
\or_ln232_reg_1445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(1),
      Q => or_ln232_reg_1445(1),
      R => '0'
    );
\or_ln232_reg_1445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(3),
      Q => or_ln232_reg_1445(3),
      R => '0'
    );
\or_ln232_reg_1445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(4),
      Q => or_ln232_reg_1445(4),
      R => '0'
    );
\or_ln232_reg_1445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(5),
      Q => or_ln232_reg_1445(5),
      R => '0'
    );
\or_ln232_reg_1445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(6),
      Q => or_ln232_reg_1445(6),
      R => '0'
    );
\or_ln232_reg_1445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state106,
      D => add_ln224_reg_1399(7),
      Q => or_ln232_reg_1445(7),
      R => '0'
    );
\reg_569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet_fu_347_n_2,
      Q => shl_ln1_fu_916_p3(5),
      R => '0'
    );
\reg_569_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet_fu_347_n_1,
      Q => shl_ln1_fu_916_p3(6),
      R => '0'
    );
\reg_569_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet_fu_347_n_0,
      Q => shl_ln1_fu_916_p3(7),
      R => '0'
    );
\reg_573[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state25,
      I1 => ap_CS_fsm_state101,
      O => reg_5730
    );
\reg_573_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(0),
      Q => reg_573(0),
      R => '0'
    );
\reg_573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(1),
      Q => reg_573(1),
      R => '0'
    );
\reg_573_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(2),
      Q => reg_573(2),
      R => '0'
    );
\reg_573_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(3),
      Q => reg_573(3),
      R => '0'
    );
\reg_573_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(4),
      Q => reg_573(4),
      R => '0'
    );
\reg_573_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(5),
      Q => reg_573(5),
      R => '0'
    );
\reg_573_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(6),
      Q => reg_573(6),
      R => '0'
    );
\reg_573_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5730,
      D => grp_ByteXor_11151_fu_384_ap_return_2(7),
      Q => reg_573(7),
      R => '0'
    );
\reg_577[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state31,
      I1 => ap_CS_fsm_state101,
      I2 => ap_CS_fsm_state25,
      O => reg_5770
    );
\reg_577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(0),
      Q => reg_577(0),
      R => '0'
    );
\reg_577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(1),
      Q => reg_577(1),
      R => '0'
    );
\reg_577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(2),
      Q => reg_577(2),
      R => '0'
    );
\reg_577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(3),
      Q => reg_577(3),
      R => '0'
    );
\reg_577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(4),
      Q => reg_577(4),
      R => '0'
    );
\reg_577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(5),
      Q => reg_577(5),
      R => '0'
    );
\reg_577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(6),
      Q => reg_577(6),
      R => '0'
    );
\reg_577_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5770,
      D => grp_ByteXor_11151_fu_384_ap_return_3(7),
      Q => reg_577(7),
      R => '0'
    );
\reg_581[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state102,
      I2 => ap_CS_fsm_state32,
      I3 => ap_CS_fsm_state108,
      O => \reg_581[7]_i_1_n_0\
    );
\reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(0),
      Q => reg_581(0),
      R => '0'
    );
\reg_581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(1),
      Q => reg_581(1),
      R => '0'
    );
\reg_581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(2),
      Q => reg_581(2),
      R => '0'
    );
\reg_581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(3),
      Q => reg_581(3),
      R => '0'
    );
\reg_581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(4),
      Q => reg_581(4),
      R => '0'
    );
\reg_581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(5),
      Q => reg_581(5),
      R => '0'
    );
\reg_581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(6),
      Q => reg_581(6),
      R => '0'
    );
\reg_581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => clefia_s0_q0(7),
      Q => reg_581(7),
      R => '0'
    );
\reg_588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => reg_588(0),
      R => '0'
    );
\reg_588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => reg_588(1),
      R => '0'
    );
\reg_588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => reg_588(2),
      R => '0'
    );
\reg_588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => reg_588(3),
      R => '0'
    );
\reg_588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => reg_588(4),
      R => '0'
    );
\reg_588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => reg_588(5),
      R => '0'
    );
\reg_588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => reg_588(6),
      R => '0'
    );
\reg_588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_581[7]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => reg_588(7),
      R => '0'
    );
\reg_595[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state32,
      I1 => ap_CS_fsm_state108,
      O => p_2_in
    );
\reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(0),
      Q => reg_595(0),
      R => '0'
    );
\reg_595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(1),
      Q => reg_595(1),
      R => '0'
    );
\reg_595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(2),
      Q => reg_595(2),
      R => '0'
    );
\reg_595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(3),
      Q => reg_595(3),
      R => '0'
    );
\reg_595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(4),
      Q => reg_595(4),
      R => '0'
    );
\reg_595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(5),
      Q => reg_595(5),
      R => '0'
    );
\reg_595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(6),
      Q => reg_595(6),
      R => '0'
    );
\reg_595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_2_in,
      D => clefia_s1_q0(7),
      Q => reg_595(7),
      R => '0'
    );
\reg_600[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state33,
      I1 => ap_CS_fsm_state109,
      O => reg_6000
    );
\reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(0),
      Q => reg_600(0),
      R => '0'
    );
\reg_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(1),
      Q => reg_600(1),
      R => '0'
    );
\reg_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(2),
      Q => reg_600(2),
      R => '0'
    );
\reg_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(3),
      Q => reg_600(3),
      R => '0'
    );
\reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(4),
      Q => reg_600(4),
      R => '0'
    );
\reg_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(5),
      Q => reg_600(5),
      R => '0'
    );
\reg_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(6),
      Q => reg_600(6),
      R => '0'
    );
\reg_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_6000,
      D => clefia_s0_q0(7),
      Q => reg_600(7),
      R => '0'
    );
rin_1_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4
     port map (
      E(0) => rin_1_ce0,
      Q(17) => ap_CS_fsm_state91,
      Q(16) => ap_CS_fsm_state90,
      Q(15) => ap_CS_fsm_state89,
      Q(14) => ap_CS_fsm_state88,
      Q(13) => ap_CS_fsm_state87,
      Q(12) => ap_CS_fsm_state86,
      Q(11) => ap_CS_fsm_state85,
      Q(10) => ap_CS_fsm_state84,
      Q(9) => ap_CS_fsm_state83,
      Q(8) => ap_CS_fsm_state82,
      Q(7) => ap_CS_fsm_state81,
      Q(6) => ap_CS_fsm_state80,
      Q(5) => ap_CS_fsm_state79,
      Q(4) => ap_CS_fsm_state78,
      Q(3) => ap_CS_fsm_state77,
      Q(2) => \ap_CS_fsm_reg_n_0_[75]\,
      Q(1) => ap_CS_fsm_state21,
      Q(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[18]\ => rin_1_U_n_3,
      \ap_CS_fsm_reg[82]\ => rin_1_U_n_2,
      \ap_CS_fsm_reg[87]\ => rin_1_U_n_1,
      \ap_CS_fsm_reg[89]\ => rin_1_U_n_0,
      ap_clk => ap_clk,
      d0(7) => control_s_axi_U_n_11,
      d0(6) => control_s_axi_U_n_12,
      d0(5) => control_s_axi_U_n_13,
      d0(4) => control_s_axi_U_n_14,
      d0(3) => control_s_axi_U_n_15,
      d0(2) => control_s_axi_U_n_16,
      d0(1) => control_s_axi_U_n_17,
      d0(0) => control_s_axi_U_n_18,
      p_0_in => p_0_in,
      q0(7) => rin_1_U_n_4,
      q0(6) => rin_1_U_n_5,
      q0(5) => rin_1_U_n_6,
      q0(4) => rin_1_U_n_7,
      q0(3) => rin_1_U_n_8,
      q0(2) => rin_1_U_n_9,
      q0(1) => rin_1_U_n_10,
      q0(0) => rin_1_U_n_11,
      rin_1_address0(3 downto 0) => rin_1_address0(3 downto 0)
    );
rin_U: entity work.design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5
     port map (
      E(0) => rin_ce0,
      Q(2) => ap_CS_fsm_state99,
      Q(1) => ap_CS_fsm_state97,
      Q(0) => ap_CS_fsm_state95,
      \ap_CS_fsm_reg[94]\ => rin_U_n_16,
      ap_clk => ap_clk,
      d0(7) => rin_U_n_0,
      d0(6) => rin_U_n_1,
      d0(5) => rin_U_n_2,
      d0(4) => rin_U_n_3,
      d0(3) => rin_U_n_4,
      d0(2) => rin_U_n_5,
      d0(1) => rin_U_n_6,
      d0(0) => rin_U_n_7,
      \p_0_in__0\ => \p_0_in__0\,
      q0(7) => rin_U_n_8,
      q0(6) => rin_U_n_9,
      q0(5) => rin_U_n_10,
      q0(4) => rin_U_n_11,
      q0(3) => rin_U_n_12,
      q0(2) => rin_U_n_13,
      q0(1) => rin_U_n_14,
      q0(0) => rin_U_n_15,
      \q0_reg[0]_0\ => fout_U_n_12,
      \q0_reg[1]_0\ => fout_U_n_10,
      \q0_reg[2]_0\ => fout_U_n_8,
      \q0_reg[3]_0\ => fin_1_U_n_0,
      \q0_reg[4]_0\ => fout_U_n_6,
      \q0_reg[5]_0\ => fout_U_n_4,
      \q0_reg[6]_0\ => fout_U_n_2,
      \q0_reg[7]_0\(7) => rin_1_U_n_4,
      \q0_reg[7]_0\(6) => rin_1_U_n_5,
      \q0_reg[7]_0\(5) => rin_1_U_n_6,
      \q0_reg[7]_0\(4) => rin_1_U_n_7,
      \q0_reg[7]_0\(3) => rin_1_U_n_8,
      \q0_reg[7]_0\(2) => rin_1_U_n_9,
      \q0_reg[7]_0\(1) => rin_1_U_n_10,
      \q0_reg[7]_0\(0) => rin_1_U_n_11,
      \q0_reg[7]_1\ => fin_1_U_n_13,
      \q0_reg[7]_2\ => fout_U_n_0,
      \q0_reg[7]_3\(7) => fin_U_n_0,
      \q0_reg[7]_3\(6) => fin_U_n_1,
      \q0_reg[7]_3\(5) => fin_U_n_2,
      \q0_reg[7]_3\(4) => fin_U_n_3,
      \q0_reg[7]_3\(3) => fin_U_n_4,
      \q0_reg[7]_3\(2) => fin_U_n_5,
      \q0_reg[7]_3\(1) => fin_U_n_6,
      \q0_reg[7]_3\(0) => fin_U_n_7,
      rin_address0(3 downto 0) => rin_address0(3 downto 0)
    );
rk_U: entity work.design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => rk_address0(7 downto 0),
      D(7 downto 0) => rk_q1(7 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet_fu_347_rk_d0(7 downto 0),
      Q(21) => \ap_CS_fsm_reg_n_0_[144]\,
      Q(20) => ap_CS_fsm_state144,
      Q(19) => ap_CS_fsm_state143,
      Q(18) => ap_CS_fsm_state137,
      Q(17) => ap_CS_fsm_state136,
      Q(16) => ap_CS_fsm_state135,
      Q(15) => ap_CS_fsm_state107,
      Q(14) => ap_CS_fsm_state101,
      Q(13) => ap_CS_fsm_state97,
      Q(12) => ap_CS_fsm_state95,
      Q(11) => ap_CS_fsm_state93,
      Q(10) => ap_CS_fsm_state69,
      Q(9) => \ap_CS_fsm_reg_n_0_[67]\,
      Q(8) => ap_CS_fsm_state67,
      Q(7) => ap_CS_fsm_state61,
      Q(6) => ap_CS_fsm_state60,
      Q(5) => ap_CS_fsm_state59,
      Q(4) => ap_CS_fsm_state31,
      Q(3) => ap_CS_fsm_state25,
      Q(2) => ap_CS_fsm_state21,
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state17,
      WEA(0) => rk_we0,
      add_ln188_cast_reg_1249(7 downto 0) => add_ln188_cast_reg_1249(7 downto 0),
      \add_ln224_reg_1399_reg[0]\ => rk_U_n_32,
      add_ln432_reg_1368_reg(1) => add_ln432_reg_1368_reg(4),
      add_ln432_reg_1368_reg(0) => add_ln432_reg_1368_reg(2),
      add_ln433_reg_1373(1) => add_ln433_reg_1373(7),
      add_ln433_reg_1373(0) => add_ln433_reg_1373(5),
      \ap_CS_fsm_reg[142]\(0) => grp_ByteXor_1_fu_524_b_offset(3),
      \ap_CS_fsm_reg[144]\ => rk_U_n_16,
      \ap_CS_fsm_reg[16]\ => rk_U_n_19,
      \ap_CS_fsm_reg[30]\ => rk_U_n_29,
      \ap_CS_fsm_reg[68]\ => rk_U_n_17,
      \ap_CS_fsm_reg[96]\ => rk_U_n_20,
      ap_clk => ap_clk,
      grp_ByteXor_11151_fu_384_b_offset(7 downto 0) => grp_ByteXor_11151_fu_384_b_offset(7 downto 0),
      grp_ByteXor_112_2_fu_366_b_offset(1) => grp_ByteXor_112_2_fu_366_b_offset(7),
      grp_ByteXor_112_2_fu_366_b_offset(0) => grp_ByteXor_112_2_fu_366_b_offset(5),
      grp_ByteXor_1_fu_524_b_address0(5 downto 3) => grp_ByteXor_1_fu_524_b_address0(7 downto 5),
      grp_ByteXor_1_fu_524_b_address0(2 downto 0) => grp_ByteXor_1_fu_524_b_address0(3 downto 1),
      ram_reg_0(7 downto 0) => rk_q0(7 downto 0),
      \ram_reg_i_29__2\(6 downto 2) => or_ln232_reg_1445(7 downto 3),
      \ram_reg_i_29__2\(1 downto 0) => or_ln232_reg_1445(1 downto 0),
      \ram_reg_i_29__2_0\(7 downto 3) => add_ln224_reg_1399(7 downto 3),
      \ram_reg_i_29__2_0\(2) => \add_ln224_reg_1399__0\(2),
      \ram_reg_i_29__2_0\(1 downto 0) => add_ln224_reg_1399(1 downto 0),
      ram_reg_i_80_0(7 downto 0) => add_ln195_reg_1294(7 downto 0),
      rk_ce0 => rk_ce0,
      rk_ce1 => rk_ce1
    );
rout_1_U: entity work.design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W
     port map (
      D(7 downto 0) => grp_ByteCpy_2_fu_516_src_q0(7 downto 0),
      E(0) => rout_1_ce1,
      Q(7 downto 0) => q1(7 downto 0),
      \ap_CS_fsm_reg[41]\ => rout_1_U_n_32,
      ap_clk => ap_clk,
      d0(7) => fout_U_n_23,
      d0(6) => fout_U_n_24,
      d0(5) => fout_U_n_25,
      d0(4) => fout_U_n_26,
      d0(3) => fout_U_n_27,
      d0(2) => fout_U_n_28,
      d0(1) => fout_U_n_29,
      d0(0) => fout_U_n_30,
      grp_ByteCpy_2_fu_516_src_address1(2 downto 0) => grp_ByteCpy_2_fu_516_src_address1(3 downto 1),
      grp_ByteCpy_2_fu_516_src_q1(7 downto 0) => grp_ByteCpy_2_fu_516_src_q1(7 downto 0),
      \p_0_in__6\ => \p_0_in__6\,
      \q0_reg[7]_0\(0) => rout_1_ce0,
      \q1_reg[7]_0\(7 downto 0) => p_1_in(7 downto 0),
      \q1_reg[7]_1\(7) => rout_1_U_n_8,
      \q1_reg[7]_1\(6) => rout_1_U_n_9,
      \q1_reg[7]_1\(5) => rout_1_U_n_10,
      \q1_reg[7]_1\(4) => rout_1_U_n_11,
      \q1_reg[7]_1\(3) => rout_1_U_n_12,
      \q1_reg[7]_1\(2) => rout_1_U_n_13,
      \q1_reg[7]_1\(1) => rout_1_U_n_14,
      \q1_reg[7]_1\(0) => rout_1_U_n_15,
      \q1_reg[7]_2\(7 downto 0) => p_0_in_5(7 downto 0),
      \q1_reg[7]_3\(7) => rout_1_U_n_24,
      \q1_reg[7]_3\(6) => rout_1_U_n_25,
      \q1_reg[7]_3\(5) => rout_1_U_n_26,
      \q1_reg[7]_3\(4) => rout_1_U_n_27,
      \q1_reg[7]_3\(3) => rout_1_U_n_28,
      \q1_reg[7]_3\(2) => rout_1_U_n_29,
      \q1_reg[7]_3\(1) => rout_1_U_n_30,
      \q1_reg[7]_3\(0) => rout_1_U_n_31,
      \q1_reg[7]_4\(4) => ap_CS_fsm_state50,
      \q1_reg[7]_4\(3) => \ap_CS_fsm_reg_n_0_[48]\,
      \q1_reg[7]_4\(2) => ap_CS_fsm_state47,
      \q1_reg[7]_4\(1) => ap_CS_fsm_state44,
      \q1_reg[7]_4\(0) => ap_CS_fsm_state42,
      \q1_reg[7]_5\ => control_s_axi_U_n_37,
      reg_3571 => reg_3571,
      reg_3631 => reg_3631,
      \reg_363_reg[0]\ => grp_ByteCpy_2_fu_516_n_33,
      \reg_363_reg[7]\(7) => rout_U_n_9,
      \reg_363_reg[7]\(6) => rout_U_n_10,
      \reg_363_reg[7]\(5) => rout_U_n_11,
      \reg_363_reg[7]\(4) => rout_U_n_12,
      \reg_363_reg[7]\(3) => rout_U_n_13,
      \reg_363_reg[7]\(2) => rout_U_n_14,
      \reg_363_reg[7]\(1) => rout_U_n_15,
      \reg_363_reg[7]\(0) => rout_U_n_16,
      \reg_375_reg[7]\(1) => ap_CS_fsm_pp0_stage8,
      \reg_375_reg[7]\(0) => ap_CS_fsm_pp0_stage6,
      rout_1_address0(3 downto 0) => rout_1_address0(3 downto 0)
    );
rout_U: entity work.design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6
     port map (
      E(0) => rout_ce1,
      Q(0) => ap_CS_fsm_state118,
      \ap_CS_fsm_reg[117]\ => rout_U_n_0,
      ap_clk => ap_clk,
      d0(7) => fout_U_n_23,
      d0(6) => fout_U_n_24,
      d0(5) => fout_U_n_25,
      d0(4) => fout_U_n_26,
      d0(3) => fout_U_n_27,
      d0(2) => fout_U_n_28,
      d0(1) => fout_U_n_29,
      d0(0) => fout_U_n_30,
      grp_ByteCpy_2_fu_516_src_address1(2 downto 0) => grp_ByteCpy_2_fu_516_src_address1(3 downto 1),
      \p_0_in__7\ => \p_0_in__7\,
      q0(7) => rout_U_n_9,
      q0(6) => rout_U_n_10,
      q0(5) => rout_U_n_11,
      q0(4) => rout_U_n_12,
      q0(3) => rout_U_n_13,
      q0(2) => rout_U_n_14,
      q0(1) => rout_U_n_15,
      q0(0) => rout_U_n_16,
      \q0_reg[7]_0\(0) => rout_ce0,
      q1(7 downto 0) => q1(7 downto 0),
      \ram_reg_0_15_0_0_i_2__7\ => grp_ByteCpy_2_fu_516_n_33,
      rout_address0(3 downto 0) => rout_address0(3 downto 0)
    );
\shl_ln_reg_1357[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(5),
      I1 => ap_CS_fsm_state59,
      I2 => \shl_ln_reg_1357_reg_n_0_[5]\,
      O => \shl_ln_reg_1357[5]_i_1_n_0\
    );
\shl_ln_reg_1357[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(6),
      I1 => ap_CS_fsm_state59,
      I2 => \shl_ln_reg_1357_reg_n_0_[6]\,
      O => \shl_ln_reg_1357[6]_i_1_n_0\
    );
\shl_ln_reg_1357[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln1_fu_916_p3(7),
      I1 => ap_CS_fsm_state59,
      I2 => \shl_ln_reg_1357_reg_n_0_[7]\,
      O => \shl_ln_reg_1357[7]_i_1_n_0\
    );
\shl_ln_reg_1357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_1357[5]_i_1_n_0\,
      Q => \shl_ln_reg_1357_reg_n_0_[5]\,
      R => '0'
    );
\shl_ln_reg_1357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_1357[6]_i_1_n_0\,
      Q => \shl_ln_reg_1357_reg_n_0_[6]\,
      R => '0'
    );
\shl_ln_reg_1357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_1357[7]_i_1_n_0\,
      Q => \shl_ln_reg_1357_reg_n_0_[7]\,
      R => '0'
    );
\trunc_ln188_reg_1244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[3]\,
      Q => trunc_ln188_reg_1244(3),
      R => '0'
    );
\trunc_ln188_reg_1244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[4]\,
      Q => trunc_ln188_reg_1244(4),
      R => '0'
    );
\trunc_ln188_reg_1244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[5]\,
      Q => trunc_ln188_reg_1244(5),
      R => '0'
    );
\trunc_ln188_reg_1244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[6]\,
      Q => trunc_ln188_reg_1244(6),
      R => '0'
    );
\trunc_ln188_reg_1244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \idx_fu_174_reg_n_0_[7]\,
      Q => trunc_ln188_reg_1244(7),
      R => '0'
    );
\x_1_3_reg_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(0),
      Q => x_1_3_reg_1450(0),
      R => '0'
    );
\x_1_3_reg_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(1),
      Q => x_1_3_reg_1450(1),
      R => '0'
    );
\x_1_3_reg_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(2),
      Q => x_1_3_reg_1450(2),
      R => '0'
    );
\x_1_3_reg_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(3),
      Q => x_1_3_reg_1450(3),
      R => '0'
    );
\x_1_3_reg_1450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(4),
      Q => x_1_3_reg_1450(4),
      R => '0'
    );
\x_1_3_reg_1450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(5),
      Q => x_1_3_reg_1450(5),
      R => '0'
    );
\x_1_3_reg_1450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(6),
      Q => x_1_3_reg_1450(6),
      R => '0'
    );
\x_1_3_reg_1450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state107,
      D => grp_ByteXor_11151_fu_384_ap_return_1(7),
      Q => x_1_3_reg_1450(7),
      R => '0'
    );
\y_0_1_reg_1319[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A959A9A959595"
    )
        port map (
      I0 => \y_0_1_reg_1319[4]_i_3_n_0\,
      I1 => reg_581(7),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_600(7),
      I5 => reg_581(0),
      O => \y_0_1_reg_1319[2]_i_2_n_0\
    );
\y_0_1_reg_1319[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => reg_581(5),
      I1 => reg_600(5),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_581(6),
      O => \y_0_1_reg_1319[4]_i_3_n_0\
    );
\y_0_1_reg_1319[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => reg_600(6),
      I1 => reg_581(6),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_581(7),
      O => \y_0_1_reg_1319[5]_i_2_n_0\
    );
\y_0_1_reg_1319[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => reg_600(4),
      I1 => reg_581(4),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_581(5),
      O => \y_0_1_reg_1319[7]_i_2_n_0\
    );
\y_0_1_reg_1319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(0),
      Q => y_0_1_reg_1319(0),
      R => '0'
    );
\y_0_1_reg_1319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(1),
      Q => y_0_1_reg_1319(1),
      R => '0'
    );
\y_0_1_reg_1319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(2),
      Q => y_0_1_reg_1319(2),
      R => '0'
    );
\y_0_1_reg_1319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(3),
      Q => y_0_1_reg_1319(3),
      R => '0'
    );
\y_0_1_reg_1319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => grp_ClefiaKeySet_fu_347_n_83,
      Q => y_0_1_reg_1319(4),
      R => '0'
    );
\y_0_1_reg_1319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(5),
      Q => y_0_1_reg_1319(5),
      R => '0'
    );
\y_0_1_reg_1319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => grp_ClefiaKeySet_fu_347_n_81,
      Q => y_0_1_reg_1319(6),
      R => '0'
    );
\y_0_1_reg_1319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_0_1_fu_792_p2(7),
      Q => y_0_1_reg_1319(7),
      R => '0'
    );
\y_0_2_reg_1425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(0),
      Q => y_0_2_reg_1425(0),
      R => '0'
    );
\y_0_2_reg_1425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => grp_ClefiaKeySet_fu_347_n_95,
      Q => y_0_2_reg_1425(1),
      R => '0'
    );
\y_0_2_reg_1425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => grp_ClefiaKeySet_fu_347_n_94,
      Q => y_0_2_reg_1425(2),
      R => '0'
    );
\y_0_2_reg_1425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(3),
      Q => y_0_2_reg_1425(3),
      R => '0'
    );
\y_0_2_reg_1425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(4),
      Q => y_0_2_reg_1425(4),
      R => '0'
    );
\y_0_2_reg_1425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(5),
      Q => y_0_2_reg_1425(5),
      R => '0'
    );
\y_0_2_reg_1425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(6),
      Q => y_0_2_reg_1425(6),
      R => '0'
    );
\y_0_2_reg_1425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_0_fu_678_p2(7),
      Q => y_0_2_reg_1425(7),
      R => '0'
    );
\y_0_3_reg_1475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(0),
      Q => y_0_3_reg_1475(0),
      R => '0'
    );
\y_0_3_reg_1475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(1),
      Q => y_0_3_reg_1475(1),
      R => '0'
    );
\y_0_3_reg_1475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(2),
      Q => y_0_3_reg_1475(2),
      R => '0'
    );
\y_0_3_reg_1475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(3),
      Q => y_0_3_reg_1475(3),
      R => '0'
    );
\y_0_3_reg_1475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => grp_ClefiaKeySet_fu_347_n_83,
      Q => y_0_3_reg_1475(4),
      R => '0'
    );
\y_0_3_reg_1475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(5),
      Q => y_0_3_reg_1475(5),
      R => '0'
    );
\y_0_3_reg_1475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => grp_ClefiaKeySet_fu_347_n_81,
      Q => y_0_3_reg_1475(6),
      R => '0'
    );
\y_0_3_reg_1475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_0_1_fu_792_p2(7),
      Q => y_0_3_reg_1475(7),
      R => '0'
    );
\y_0_reg_1274[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCAAF0"
    )
        port map (
      I0 => reg_600(7),
      I1 => reg_581(7),
      I2 => reg_588(7),
      I3 => ap_CS_fsm_state110,
      I4 => ap_CS_fsm_state34,
      O => \y_0_reg_1274[0]_i_5_n_0\
    );
\y_0_reg_1274[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_600(0),
      I1 => ap_CS_fsm_state110,
      I2 => reg_581(0),
      I3 => ap_CS_fsm_state34,
      I4 => reg_588(0),
      O => \y_0_reg_1274[1]_i_5_n_0\
    );
\y_0_reg_1274[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \y_0_reg_1274[0]_i_5_n_0\,
      I1 => reg_588(1),
      I2 => ap_CS_fsm_state34,
      I3 => reg_581(1),
      I4 => ap_CS_fsm_state110,
      I5 => reg_600(1),
      O => \y_0_reg_1274[2]_i_2_n_0\
    );
\y_0_reg_1274[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \y_0_reg_1274[0]_i_5_n_0\,
      I1 => reg_588(2),
      I2 => ap_CS_fsm_state34,
      I3 => reg_581(2),
      I4 => ap_CS_fsm_state110,
      I5 => reg_600(2),
      O => \y_0_reg_1274[3]_i_4_n_0\
    );
\y_0_reg_1274[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => reg_588(3),
      I1 => ap_CS_fsm_state34,
      I2 => reg_581(3),
      I3 => ap_CS_fsm_state110,
      I4 => reg_600(3),
      I5 => \y_0_reg_1274[0]_i_5_n_0\,
      O => \y_0_reg_1274[4]_i_3_n_0\
    );
\y_0_reg_1274[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_600(4),
      I1 => ap_CS_fsm_state110,
      I2 => reg_581(4),
      I3 => ap_CS_fsm_state34,
      I4 => reg_588(4),
      O => \y_0_reg_1274[5]_i_2_n_0\
    );
\y_0_reg_1274[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state110,
      I1 => ap_CS_fsm_state34,
      O => \y_0_reg_1274[6]_i_3_n_0\
    );
\y_0_reg_1274[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => reg_600(5),
      I1 => ap_CS_fsm_state110,
      I2 => reg_581(5),
      I3 => ap_CS_fsm_state34,
      I4 => reg_588(5),
      O => \y_0_reg_1274[6]_i_4_n_0\
    );
\y_0_reg_1274[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => reg_600(6),
      I1 => ap_CS_fsm_state110,
      I2 => reg_581(6),
      I3 => ap_CS_fsm_state34,
      I4 => reg_588(6),
      O => \y_0_reg_1274[7]_i_5_n_0\
    );
\y_0_reg_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(0),
      Q => y_0_reg_1274(0),
      R => '0'
    );
\y_0_reg_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => grp_ClefiaKeySet_fu_347_n_95,
      Q => y_0_reg_1274(1),
      R => '0'
    );
\y_0_reg_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => grp_ClefiaKeySet_fu_347_n_94,
      Q => y_0_reg_1274(2),
      R => '0'
    );
\y_0_reg_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(3),
      Q => y_0_reg_1274(3),
      R => '0'
    );
\y_0_reg_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(4),
      Q => y_0_reg_1274(4),
      R => '0'
    );
\y_0_reg_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(5),
      Q => y_0_reg_1274(5),
      R => '0'
    );
\y_0_reg_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(6),
      Q => y_0_reg_1274(6),
      R => '0'
    );
\y_0_reg_1274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_0_fu_678_p2(7),
      Q => y_0_reg_1274(7),
      R => '0'
    );
\y_1_1_reg_1324[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC5553"
    )
        port map (
      I0 => reg_588(6),
      I1 => reg_588(4),
      I2 => ap_CS_fsm_state34,
      I3 => ap_CS_fsm_state110,
      I4 => reg_588(5),
      O => \y_1_1_reg_1324[3]_i_4_n_0\
    );
\y_1_1_reg_1324[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => reg_588(6),
      I1 => reg_588(7),
      I2 => reg_588(0),
      I3 => ap_CS_fsm_state34,
      I4 => ap_CS_fsm_state110,
      I5 => reg_588(1),
      O => \y_1_1_reg_1324[4]_i_4_n_0\
    );
\y_1_1_reg_1324[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => reg_588(6),
      I1 => reg_588(7),
      I2 => \y_0_reg_1274[2]_i_2_n_0\,
      I3 => ap_CS_fsm_state34,
      I4 => ap_CS_fsm_state110,
      I5 => reg_588(2),
      O => \y_1_1_reg_1324[5]_i_4_n_0\
    );
\y_1_1_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(0),
      Q => y_1_1_reg_1324(0),
      R => '0'
    );
\y_1_1_reg_1324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(1),
      Q => y_1_1_reg_1324(1),
      R => '0'
    );
\y_1_1_reg_1324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(2),
      Q => y_1_1_reg_1324(2),
      R => '0'
    );
\y_1_1_reg_1324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(3),
      Q => y_1_1_reg_1324(3),
      R => '0'
    );
\y_1_1_reg_1324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(4),
      Q => y_1_1_reg_1324(4),
      R => '0'
    );
\y_1_1_reg_1324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(5),
      Q => y_1_1_reg_1324(5),
      R => '0'
    );
\y_1_1_reg_1324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(6),
      Q => y_1_1_reg_1324(6),
      R => '0'
    );
\y_1_1_reg_1324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_1_1_fu_811_p2(7),
      Q => y_1_1_reg_1324(7),
      R => '0'
    );
\y_1_2_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(0),
      Q => y_1_2_reg_1430(0),
      R => '0'
    );
\y_1_2_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(1),
      Q => y_1_2_reg_1430(1),
      R => '0'
    );
\y_1_2_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(2),
      Q => y_1_2_reg_1430(2),
      R => '0'
    );
\y_1_2_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(3),
      Q => y_1_2_reg_1430(3),
      R => '0'
    );
\y_1_2_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(4),
      Q => y_1_2_reg_1430(4),
      R => '0'
    );
\y_1_2_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(5),
      Q => y_1_2_reg_1430(5),
      R => '0'
    );
\y_1_2_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(6),
      Q => y_1_2_reg_1430(6),
      R => '0'
    );
\y_1_2_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_1_fu_703_p2(7),
      Q => y_1_2_reg_1430(7),
      R => '0'
    );
\y_1_3_reg_1480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(0),
      Q => y_1_3_reg_1480(0),
      R => '0'
    );
\y_1_3_reg_1480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(1),
      Q => y_1_3_reg_1480(1),
      R => '0'
    );
\y_1_3_reg_1480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(2),
      Q => y_1_3_reg_1480(2),
      R => '0'
    );
\y_1_3_reg_1480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(3),
      Q => y_1_3_reg_1480(3),
      R => '0'
    );
\y_1_3_reg_1480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(4),
      Q => y_1_3_reg_1480(4),
      R => '0'
    );
\y_1_3_reg_1480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(5),
      Q => y_1_3_reg_1480(5),
      R => '0'
    );
\y_1_3_reg_1480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(6),
      Q => y_1_3_reg_1480(6),
      R => '0'
    );
\y_1_3_reg_1480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_1_3_fu_1134_p2(7),
      Q => y_1_3_reg_1480(7),
      R => '0'
    );
\y_1_reg_1279[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => reg_581(6),
      I1 => reg_600(6),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_581(7),
      O => \y_1_reg_1279[0]_i_2_n_0\
    );
\y_1_reg_1279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(0),
      Q => y_1_reg_1279(0),
      R => '0'
    );
\y_1_reg_1279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(1),
      Q => y_1_reg_1279(1),
      R => '0'
    );
\y_1_reg_1279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(2),
      Q => y_1_reg_1279(2),
      R => '0'
    );
\y_1_reg_1279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(3),
      Q => y_1_reg_1279(3),
      R => '0'
    );
\y_1_reg_1279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(4),
      Q => y_1_reg_1279(4),
      R => '0'
    );
\y_1_reg_1279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(5),
      Q => y_1_reg_1279(5),
      R => '0'
    );
\y_1_reg_1279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(6),
      Q => y_1_reg_1279(6),
      R => '0'
    );
\y_1_reg_1279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_1_fu_703_p2(7),
      Q => y_1_reg_1279(7),
      R => '0'
    );
\y_2_1_reg_1329[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => reg_588(7),
      I1 => ap_CS_fsm_state110,
      I2 => ap_CS_fsm_state34,
      I3 => reg_588(6),
      O => \y_2_1_reg_1329[0]_i_2_n_0\
    );
\y_2_1_reg_1329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(0),
      Q => y_2_1_reg_1329(0),
      R => '0'
    );
\y_2_1_reg_1329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(1),
      Q => y_2_1_reg_1329(1),
      R => '0'
    );
\y_2_1_reg_1329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(2),
      Q => y_2_1_reg_1329(2),
      R => '0'
    );
\y_2_1_reg_1329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(3),
      Q => y_2_1_reg_1329(3),
      R => '0'
    );
\y_2_1_reg_1329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(4),
      Q => y_2_1_reg_1329(4),
      R => '0'
    );
\y_2_1_reg_1329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(5),
      Q => y_2_1_reg_1329(5),
      R => '0'
    );
\y_2_1_reg_1329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(6),
      Q => y_2_1_reg_1329(6),
      R => '0'
    );
\y_2_1_reg_1329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_2_1_fu_836_p2(7),
      Q => y_2_1_reg_1329(7),
      R => '0'
    );
\y_2_2_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(0),
      Q => y_2_2_reg_1435(0),
      R => '0'
    );
\y_2_2_reg_1435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(1),
      Q => y_2_2_reg_1435(1),
      R => '0'
    );
\y_2_2_reg_1435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(2),
      Q => y_2_2_reg_1435(2),
      R => '0'
    );
\y_2_2_reg_1435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(3),
      Q => y_2_2_reg_1435(3),
      R => '0'
    );
\y_2_2_reg_1435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(4),
      Q => y_2_2_reg_1435(4),
      R => '0'
    );
\y_2_2_reg_1435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(5),
      Q => y_2_2_reg_1435(5),
      R => '0'
    );
\y_2_2_reg_1435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(6),
      Q => y_2_2_reg_1435(6),
      R => '0'
    );
\y_2_2_reg_1435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_2_2_fu_1046_p2(7),
      Q => y_2_2_reg_1435(7),
      R => '0'
    );
\y_2_3_reg_1485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(0),
      Q => y_2_3_reg_1485(0),
      R => '0'
    );
\y_2_3_reg_1485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(1),
      Q => y_2_3_reg_1485(1),
      R => '0'
    );
\y_2_3_reg_1485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(2),
      Q => y_2_3_reg_1485(2),
      R => '0'
    );
\y_2_3_reg_1485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(3),
      Q => y_2_3_reg_1485(3),
      R => '0'
    );
\y_2_3_reg_1485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(4),
      Q => y_2_3_reg_1485(4),
      R => '0'
    );
\y_2_3_reg_1485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(5),
      Q => y_2_3_reg_1485(5),
      R => '0'
    );
\y_2_3_reg_1485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(6),
      Q => y_2_3_reg_1485(6),
      R => '0'
    );
\y_2_3_reg_1485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_2_1_fu_836_p2(7),
      Q => y_2_3_reg_1485(7),
      R => '0'
    );
\y_2_reg_1284[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95559"
    )
        port map (
      I0 => \y_0_1_reg_1319[4]_i_3_n_0\,
      I1 => reg_588(6),
      I2 => ap_CS_fsm_state34,
      I3 => ap_CS_fsm_state110,
      I4 => reg_588(7),
      O => \y_2_reg_1284[0]_i_2_n_0\
    );
\y_2_reg_1284[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95559"
    )
        port map (
      I0 => \y_1_reg_1279[0]_i_2_n_0\,
      I1 => reg_588(7),
      I2 => ap_CS_fsm_state34,
      I3 => ap_CS_fsm_state110,
      I4 => reg_588(0),
      O => \y_2_reg_1284[1]_i_2_n_0\
    );
\y_2_reg_1284[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \y_0_1_reg_1319[2]_i_2_n_0\,
      I1 => reg_588(1),
      I2 => \y_0_reg_1274[6]_i_3_n_0\,
      I3 => reg_588(0),
      I4 => reg_588(7),
      I5 => reg_588(6),
      O => \y_2_reg_1284[2]_i_2_n_0\
    );
\y_2_reg_1284[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => reg_588(4),
      I1 => ap_CS_fsm_state110,
      I2 => ap_CS_fsm_state34,
      I3 => \y_0_reg_1274[4]_i_3_n_0\,
      O => \y_2_reg_1284[5]_i_2_n_0\
    );
\y_2_reg_1284[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \y_0_reg_1274[7]_i_5_n_0\,
      I1 => reg_588(6),
      I2 => ap_CS_fsm_state110,
      I3 => ap_CS_fsm_state34,
      I4 => reg_588(5),
      I5 => \y_0_1_reg_1319[7]_i_2_n_0\,
      O => \y_2_reg_1284[7]_i_2_n_0\
    );
\y_2_reg_1284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(0),
      Q => y_2_reg_1284(0),
      R => '0'
    );
\y_2_reg_1284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(1),
      Q => y_2_reg_1284(1),
      R => '0'
    );
\y_2_reg_1284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(2),
      Q => y_2_reg_1284(2),
      R => '0'
    );
\y_2_reg_1284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(3),
      Q => y_2_reg_1284(3),
      R => '0'
    );
\y_2_reg_1284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(4),
      Q => y_2_reg_1284(4),
      R => '0'
    );
\y_2_reg_1284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(5),
      Q => y_2_reg_1284(5),
      R => '0'
    );
\y_2_reg_1284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(6),
      Q => y_2_reg_1284(6),
      R => '0'
    );
\y_2_reg_1284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_2_2_fu_1046_p2(7),
      Q => y_2_reg_1284(7),
      R => '0'
    );
\y_3_1_reg_1334[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => reg_588(6),
      I1 => reg_588(7),
      I2 => \y_0_reg_1274[3]_i_4_n_0\,
      I3 => ap_CS_fsm_state34,
      I4 => ap_CS_fsm_state110,
      I5 => reg_588(3),
      O => \y_3_1_reg_1334[4]_i_2_n_0\
    );
\y_3_1_reg_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(0),
      Q => y_3_1_reg_1334(0),
      R => '0'
    );
\y_3_1_reg_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(1),
      Q => y_3_1_reg_1334(1),
      R => '0'
    );
\y_3_1_reg_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(2),
      Q => y_3_1_reg_1334(2),
      R => '0'
    );
\y_3_1_reg_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(3),
      Q => y_3_1_reg_1334(3),
      R => '0'
    );
\y_3_1_reg_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(4),
      Q => y_3_1_reg_1334(4),
      R => '0'
    );
\y_3_1_reg_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(5),
      Q => y_3_1_reg_1334(5),
      R => '0'
    );
\y_3_1_reg_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(6),
      Q => y_3_1_reg_1334(6),
      R => '0'
    );
\y_3_1_reg_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state34,
      D => y_3_1_fu_855_p2(7),
      Q => y_3_1_reg_1334(7),
      R => '0'
    );
\y_3_2_reg_1440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(0),
      Q => y_3_2_reg_1440(0),
      R => '0'
    );
\y_3_2_reg_1440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(1),
      Q => y_3_2_reg_1440(1),
      R => '0'
    );
\y_3_2_reg_1440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(2),
      Q => y_3_2_reg_1440(2),
      R => '0'
    );
\y_3_2_reg_1440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(3),
      Q => y_3_2_reg_1440(3),
      R => '0'
    );
\y_3_2_reg_1440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(4),
      Q => y_3_2_reg_1440(4),
      R => '0'
    );
\y_3_2_reg_1440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(5),
      Q => y_3_2_reg_1440(5),
      R => '0'
    );
\y_3_2_reg_1440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(6),
      Q => y_3_2_reg_1440(6),
      R => '0'
    );
\y_3_2_reg_1440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state104,
      D => y_3_2_fu_1065_p2(7),
      Q => y_3_2_reg_1440(7),
      R => '0'
    );
\y_3_3_reg_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(0),
      Q => y_3_3_reg_1490(0),
      R => '0'
    );
\y_3_3_reg_1490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(1),
      Q => y_3_3_reg_1490(1),
      R => '0'
    );
\y_3_3_reg_1490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => grp_ClefiaKeySet_fu_347_n_53,
      Q => y_3_3_reg_1490(2),
      R => '0'
    );
\y_3_3_reg_1490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(3),
      Q => y_3_3_reg_1490(3),
      R => '0'
    );
\y_3_3_reg_1490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(4),
      Q => y_3_3_reg_1490(4),
      R => '0'
    );
\y_3_3_reg_1490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(5),
      Q => y_3_3_reg_1490(5),
      R => '0'
    );
\y_3_3_reg_1490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(6),
      Q => y_3_3_reg_1490(6),
      R => '0'
    );
\y_3_3_reg_1490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state110,
      D => y_3_3_fu_1178_p2(7),
      Q => y_3_3_reg_1490(7),
      R => '0'
    );
\y_3_reg_1289[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => reg_588(5),
      I1 => ap_CS_fsm_state110,
      I2 => ap_CS_fsm_state34,
      I3 => reg_588(4),
      O => \y_3_reg_1289[6]_i_2_n_0\
    );
\y_3_reg_1289[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => reg_588(6),
      I1 => ap_CS_fsm_state110,
      I2 => ap_CS_fsm_state34,
      I3 => reg_588(5),
      O => \y_3_reg_1289[7]_i_2_n_0\
    );
\y_3_reg_1289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(0),
      Q => y_3_reg_1289(0),
      R => '0'
    );
\y_3_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(1),
      Q => y_3_reg_1289(1),
      R => '0'
    );
\y_3_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(2),
      Q => y_3_reg_1289(2),
      R => '0'
    );
\y_3_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(3),
      Q => y_3_reg_1289(3),
      R => '0'
    );
\y_3_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(4),
      Q => y_3_reg_1289(4),
      R => '0'
    );
\y_3_reg_1289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(5),
      Q => y_3_reg_1289(5),
      R => '0'
    );
\y_3_reg_1289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(6),
      Q => y_3_reg_1289(6),
      R => '0'
    );
\y_3_reg_1289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => y_3_2_fu_1065_p2(7),
      Q => y_3_reg_1289(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_clefia_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_clefia_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_clefia_0_0 : entity is "design_1_clefia_0_0,clefia,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_clefia_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_clefia_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_clefia_0_0 : entity is "clefia,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of design_1_clefia_0_0 : entity is "yes";
end design_1_clefia_0_0;

architecture STRUCTURE of design_1_clefia_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state100 : string;
  attribute ap_ST_fsm_state100 of inst : label is "150'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state101 : string;
  attribute ap_ST_fsm_state101 of inst : label is "150'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state102 : string;
  attribute ap_ST_fsm_state102 of inst : label is "150'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state103 : string;
  attribute ap_ST_fsm_state103 of inst : label is "150'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state104 : string;
  attribute ap_ST_fsm_state104 of inst : label is "150'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state105 : string;
  attribute ap_ST_fsm_state105 of inst : label is "150'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state106 : string;
  attribute ap_ST_fsm_state106 of inst : label is "150'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state107 : string;
  attribute ap_ST_fsm_state107 of inst : label is "150'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state108 : string;
  attribute ap_ST_fsm_state108 of inst : label is "150'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state109 : string;
  attribute ap_ST_fsm_state109 of inst : label is "150'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state110 : string;
  attribute ap_ST_fsm_state110 of inst : label is "150'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state111 : string;
  attribute ap_ST_fsm_state111 of inst : label is "150'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state112 : string;
  attribute ap_ST_fsm_state112 of inst : label is "150'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state113 : string;
  attribute ap_ST_fsm_state113 of inst : label is "150'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state114 : string;
  attribute ap_ST_fsm_state114 of inst : label is "150'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state115 : string;
  attribute ap_ST_fsm_state115 of inst : label is "150'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state116 : string;
  attribute ap_ST_fsm_state116 of inst : label is "150'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state117 : string;
  attribute ap_ST_fsm_state117 of inst : label is "150'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state118 : string;
  attribute ap_ST_fsm_state118 of inst : label is "150'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state119 : string;
  attribute ap_ST_fsm_state119 of inst : label is "150'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state120 : string;
  attribute ap_ST_fsm_state120 of inst : label is "150'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state121 : string;
  attribute ap_ST_fsm_state121 of inst : label is "150'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state122 : string;
  attribute ap_ST_fsm_state122 of inst : label is "150'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state123 : string;
  attribute ap_ST_fsm_state123 of inst : label is "150'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state124 : string;
  attribute ap_ST_fsm_state124 of inst : label is "150'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state125 : string;
  attribute ap_ST_fsm_state125 of inst : label is "150'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state126 : string;
  attribute ap_ST_fsm_state126 of inst : label is "150'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state127 : string;
  attribute ap_ST_fsm_state127 of inst : label is "150'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state128 : string;
  attribute ap_ST_fsm_state128 of inst : label is "150'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state129 : string;
  attribute ap_ST_fsm_state129 of inst : label is "150'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state130 : string;
  attribute ap_ST_fsm_state130 of inst : label is "150'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state131 : string;
  attribute ap_ST_fsm_state131 of inst : label is "150'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state132 : string;
  attribute ap_ST_fsm_state132 of inst : label is "150'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state133 : string;
  attribute ap_ST_fsm_state133 of inst : label is "150'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state134 : string;
  attribute ap_ST_fsm_state134 of inst : label is "150'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state135 : string;
  attribute ap_ST_fsm_state135 of inst : label is "150'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state136 : string;
  attribute ap_ST_fsm_state136 of inst : label is "150'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state137 : string;
  attribute ap_ST_fsm_state137 of inst : label is "150'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state138 : string;
  attribute ap_ST_fsm_state138 of inst : label is "150'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state139 : string;
  attribute ap_ST_fsm_state139 of inst : label is "150'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state140 : string;
  attribute ap_ST_fsm_state140 of inst : label is "150'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state141 : string;
  attribute ap_ST_fsm_state141 of inst : label is "150'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state142 : string;
  attribute ap_ST_fsm_state142 of inst : label is "150'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state143 : string;
  attribute ap_ST_fsm_state143 of inst : label is "150'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state144 : string;
  attribute ap_ST_fsm_state144 of inst : label is "150'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state145 : string;
  attribute ap_ST_fsm_state145 of inst : label is "150'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state146 : string;
  attribute ap_ST_fsm_state146 of inst : label is "150'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state147 : string;
  attribute ap_ST_fsm_state147 of inst : label is "150'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state148 : string;
  attribute ap_ST_fsm_state148 of inst : label is "150'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state149 : string;
  attribute ap_ST_fsm_state149 of inst : label is "150'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state150 : string;
  attribute ap_ST_fsm_state150 of inst : label is "150'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of inst : label is "150'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of inst : label is "150'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of inst : label is "150'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of inst : label is "150'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of inst : label is "150'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of inst : label is "150'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state99 : string;
  attribute ap_ST_fsm_state99 of inst : label is "150'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_clefia_0_0_clefia
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
