{
  "name": "core::sync::atomic::AtomicI32::fetch_and",
  "span": "$library/core/src/sync/atomic.rs:3277:13: 3277:82",
  "mir": "fn core::sync::atomic::AtomicI32::fetch_and(_1: &sync::atomic::AtomicI32, _2: i32, _3: sync::atomic::Ordering) -> i32 {\n    let mut _0: i32;\n    let mut _4: *mut i32;\n    let mut _5: &cell::UnsafeCell<i32>;\n    debug self => _1;\n    debug val => _2;\n    debug order => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).0: cell::UnsafeCell<i32>);\n        _4 = cell::UnsafeCell::<i32>::get(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _0 = sync::atomic::atomic_and::<i32, i32>(move _4, _2, _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}