{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669142453030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669142453040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:40:52 2022 " "Processing started: Tue Nov 22 13:40:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669142453040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142453040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eicherbe_etch -c eicherbe_etch " "Command: quartus_map --read_settings_files=on --write_settings_files=off eicherbe_etch -c eicherbe_etch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142453040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669142453515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669142453515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_counter_800x525.v 1 1 " "Found 1 design units, including 1 entities, in source file double_counter_800x525.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_counter_800x525 " "Found entity 1: double_counter_800x525" {  } { { "double_counter_800x525.v" "" { Text "M:/ECE287/EtchASketch/Project/double_counter_800x525.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142461083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142461083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "M:/ECE287/EtchASketch/Project/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142461088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142461088 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 eicherbe_etch.v(84) " "Verilog HDL Expression warning at eicherbe_etch.v(84): truncated literal to match 2 bits" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1669142461097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eicherbe_etch.v 1 1 " "Found 1 design units, including 1 entities, in source file eicherbe_etch.v" { { "Info" "ISGN_ENTITY_NAME" "1 eicherbe_etch " "Found entity 1: eicherbe_etch" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142461097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142461097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142461101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142461101 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable1 eicherbe_etch.v(63) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(63): object \"enable1\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable1 eicherbe_etch.v(66) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(66): object \"enable1\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 66 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable2 eicherbe_etch.v(68) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(68): object \"enable2\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 68 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable3 eicherbe_etch.v(69) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(69): object \"enable3\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 69 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable2 eicherbe_etch.v(75) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(75): object \"enable2\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 75 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable2 eicherbe_etch.v(78) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(78): object \"enable2\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable1 eicherbe_etch.v(80) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(80): object \"enable1\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 80 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable3 eicherbe_etch.v(81) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(81): object \"enable3\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 81 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable3 eicherbe_etch.v(87) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(87): object \"enable3\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 87 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable3 eicherbe_etch.v(90) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(90): object \"enable3\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 90 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable1 eicherbe_etch.v(92) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(92): object \"enable1\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 92 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable2 eicherbe_etch.v(93) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(93): object \"enable2\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 93 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable1 eicherbe_etch.v(98) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(98): object \"enable1\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 98 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable2 eicherbe_etch.v(99) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(99): object \"enable2\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 99 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable3 eicherbe_etch.v(100) " "Verilog HDL Procedural Assignment error at eicherbe_etch.v(100): object \"enable3\" on left-hand side of assignment must have a variable data type" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 100 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1669142461104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669142461346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 13:41:01 2022 " "Processing ended: Tue Nov 22 13:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669142461346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669142461346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669142461346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142461346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142462178 ""}
