--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17346 paths analyzed, 1678 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.183ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (SLICE_X46Y61.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X45Y61.B3      net (fanout=8)        1.003   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (2.218ns logic, 2.913ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.BQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3
    SLICE_X45Y61.B2      net (fanout=8)        0.790   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<3>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.218ns logic, 2.700ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.295 - 0.308)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X44Y60.A5      net (fanout=9)        0.672   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X44Y60.A       Tilo                  0.254   N26
                                                       eUART/eBAUD_FREQ_DIV/oTC621_SW0
    SLICE_X45Y61.A3      net (fanout=1)        0.543   N26
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.213ns logic, 2.705ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (SLICE_X46Y61.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.064ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X45Y61.B3      net (fanout=8)        1.003   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (2.151ns logic, 2.913ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.BQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3
    SLICE_X45Y61.B2      net (fanout=8)        0.790   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<3>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (2.151ns logic, 2.700ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.295 - 0.308)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X44Y60.A5      net (fanout=9)        0.672   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X44Y60.A       Tilo                  0.254   N26
                                                       eUART/eBAUD_FREQ_DIV/oTC621_SW0
    SLICE_X45Y61.A3      net (fanout=1)        0.543   N26
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y61.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (2.146ns logic, 2.705ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (SLICE_X46Y60.CIN), 594 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.049ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X45Y61.B3      net (fanout=8)        1.003   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (2.139ns logic, 2.910ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.BQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_3
    SLICE_X45Y61.B2      net (fanout=8)        0.790   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<3>
    SLICE_X45Y61.B       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC521
    SLICE_X45Y61.A6      net (fanout=2)        0.420   eUART/eBAUD_FREQ_DIV/oTC52
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (2.139ns logic, 2.697ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X44Y60.A5      net (fanout=9)        0.672   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X44Y60.A       Tilo                  0.254   N26
                                                       eUART/eBAUD_FREQ_DIV/oTC621_SW0
    SLICE_X45Y61.A3      net (fanout=1)        0.543   N26
    SLICE_X45Y61.A       Tilo                  0.259   N16
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X45Y60.C3      net (fanout=1)        0.542   N17
    SLICE_X45Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X45Y60.D5      net (fanout=17)       0.279   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X45Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y59.AX      net (fanout=1)        0.663   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y59.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y60.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (2.134ns logic, 2.702ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eSEND_FIFO/sFIFO_14_1 (SLICE_X40Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eSEND_FIFO/sFIFO_15_1 (FF)
  Destination:          eUART/eSEND_FIFO/sFIFO_14_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eSEND_FIFO/sFIFO_15_1 to eUART/eSEND_FIFO/sFIFO_14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.BQ      Tcko                  0.198   eUART/eSEND_FIFO/sFIFO_15<3>
                                                       eUART/eSEND_FIFO/sFIFO_15_1
    SLICE_X40Y69.A5      net (fanout=1)        0.048   eUART/eSEND_FIFO/sFIFO_15<1>
    SLICE_X40Y69.CLK     Tah         (-Th)    -0.121   eUART/eSEND_FIFO/sFIFO_14<6>
                                                       eUART/eSEND_FIFO/Mmux_sFIFO[14][7]_sFIFO[14][7]_mux_34_OUT21
                                                       eUART/eSEND_FIFO/sFIFO_14_1
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.319ns logic, 0.048ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_RECIVER/sDATA_CNT_0 (SLICE_X40Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_RECIVER/sDATA_CNT_0 (FF)
  Destination:          eUART/eUART_RECIVER/sDATA_CNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_RECIVER/sDATA_CNT_0 to eUART/eUART_RECIVER/sDATA_CNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.AQ      Tcko                  0.200   eUART/eUART_RECIVER/sDATA_CNT<2>
                                                       eUART/eUART_RECIVER/sDATA_CNT_0
    SLICE_X40Y58.A6      net (fanout=5)        0.038   eUART/eUART_RECIVER/sDATA_CNT<0>
    SLICE_X40Y58.CLK     Tah         (-Th)    -0.190   eUART/eUART_RECIVER/sDATA_CNT<2>
                                                       eUART/eUART_RECIVER/Mcount_sDATA_CNT_xor<0>11
                                                       eUART/eUART_RECIVER/sDATA_CNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_RECIVER/sTC_CNT_2 (SLICE_X42Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_RECIVER/sTC_CNT_2 (FF)
  Destination:          eUART/eUART_RECIVER/sTC_CNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_RECIVER/sTC_CNT_2 to eUART/eUART_RECIVER/sTC_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.200   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_2
    SLICE_X42Y57.A6      net (fanout=4)        0.040   eUART/eUART_RECIVER/sTC_CNT<2>
    SLICE_X42Y57.CLK     Tah         (-Th)    -0.190   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_2_rstpot
                                                       eUART/eUART_RECIVER/sTC_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: iCLK_BUFGP/BUFG/I0
  Logical resource: iCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: iCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eRECV_FIFO/sFIFO_2<3>/CLK
  Logical resource: eUART/eRECV_FIFO/sFIFO_2_0/CK
  Location pin: SLICE_X30Y54.CLK
  Clock network: iCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eRECV_FIFO/sFIFO_2<3>/SR
  Logical resource: eUART/eRECV_FIFO/sFIFO_2_0/SR
  Location pin: SLICE_X30Y54.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.183|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 666  (Setup/Max: 666, Hold: 0)

Constraints cover 17346 paths, 0 nets, and 1932 connections

Design statistics:
   Minimum period:   5.183ns{1}   (Maximum frequency: 192.938MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  7 15:21:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 449 MB



