/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 * Copyright 2019 Variscite Ltd.
 * 
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8qm.dtsi"

/ {
	compatible = "fsl,imx8qm-var-spear", "fsl,imx8qm";

	chosen {
		bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200";
		stdout-path = &lpuart0;
	};

	aliases {
		gpio0 = &gpio0;
		gpio1 = &gpio1;
		gpio2 = &gpio2;
		gpio3 = &gpio3;
		gpio4 = &gpio4;
		gpio5 = &gpio5;
		gpio6 = &gpio6;
		gpio7 = &gpio7;
		i2c0  = &i2c0;
		i2c1  = &i2c1;
		i2c2  = &i2c2;
		i2c3  = &i2c3;
		i2c4  = &i2c4;
	};

	regulators: regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_audio: audio {
			compatible = "regulator-fixed";
			regulator-name = "wm8904_supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "sw-3p3-sd1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		hsic_io_power: hsic_io_power {
			compatible = "regulator-fixed";
			regulator-name = "hsic_io_power";
			regulator-always-on;
		};

		hsic_host1_vbus: hsic_host1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "hsic_host1_vbus";
			regulator-always-on;
		};

		hsic_host2_vbus: hsic_host2_vbus {
			compatible = "regulator-fixed";
			regulator-name = "hsic_host2_vbus";
			regulator-always-on;
		};
	};

	sound-wm8904 {
		compatible = "fsl,imx-audio-wm8904";
		model = "imx-wm8904";
		audio-codec = <&wm8904>;
		audio-cpu = <&esai0>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR",
			"IN2L", "Line In Jack",
			"IN2R", "Line In Jack",
			"IN1L", "Mic Jack",
			"Playback", "CPU-Playback",
			"CPU-Capture", "Capture";
		status = "okay";
	};

	sound-amix-sai {
		compatible = "fsl,imx-audio-amix";
		model = "amix-audio-sai";
		dais = <&sai6>, <&sai7>;
		amix-controller = <&amix>;
	};
};

&acm {
	status = "okay";
};

&amix {
	status = "okay";
};

&asrc0 {
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	fsl,asrc-rate  = <48000>;
	status = "okay";
};

&asrc1 {
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	fsl,asrc-rate = <48000>;
	status = "okay";
};

&esai0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esai0>;
	assigned-clocks = <&clk IMX8QM_ACM_ESAI0_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QM_AUD_ESAI_0_EXTAL_IPG>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_CLK>;
	assigned-clock-rates = <0>, <786432000>, <49152000>, <24576000>, <49152000>;
	status = "okay";
};

&sai6 {
	assigned-clocks = <&clk IMX8QM_ACM_SAI6_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QM_AUD_SAI_6_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <24576000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&sai7 {
	assigned-clocks = <&clk IMX8QM_ACM_SAI7_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QM_AUD_SAI_7_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <24576000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx8qm_var_spear {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				SC_P_ADC_IN2_LSIO_GPIO3_IO20			0x00000041
				SC_P_ADC_IN3_LSIO_GPIO3_IO21			0x00000041
				SC_P_ADC_IN4_LSIO_GPIO3_IO22			0x00000041
				SC_P_ADC_IN5_LSIO_GPIO3_IO23			0x00000041
				SC_P_ADC_IN7_LSIO_GPIO3_IO25			0x00000041
				SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO4_IO15	0x00000041
				SC_P_ENET1_REFCLK_125M_25M_LSIO_GPIO4_IO16	0x00000041
				SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07			0x00000041
				SC_P_ESAI1_TX1_LSIO_GPIO2_IO09			0x00000041
				SC_P_ESAI1_TX2_RX3_LSIO_GPIO2_IO10		0x00000041
				SC_P_ESAI1_TX3_RX2_LSIO_GPIO2_IO11		0x00000041
				SC_P_ESAI1_TX4_RX1_LSIO_GPIO2_IO12		0x00000041
				SC_P_ESAI1_TX5_RX0_LSIO_GPIO2_IO13		0x00000041
				SC_P_FLEXCAN0_RX_LSIO_GPIO3_IO29		0x00000041
				SC_P_FLEXCAN0_TX_LSIO_GPIO3_IO30		0x00000041
				SC_P_FLEXCAN1_RX_LSIO_GPIO3_IO31		0x00000041
				SC_P_FLEXCAN1_TX_LSIO_GPIO4_IO00		0x00000041
				SC_P_FLEXCAN2_RX_LSIO_GPIO4_IO01		0x00000041
				SC_P_FLEXCAN2_TX_LSIO_GPIO4_IO02		0x00000041
				SC_P_GPT0_CAPTURE_LSIO_GPIO0_IO15		0x00000041
				SC_P_GPT0_CLK_LSIO_GPIO0_IO14			0x00000041
				SC_P_GPT0_COMPARE_LSIO_GPIO0_IO16		0x00000041
				SC_P_GPT1_CAPTURE_LSIO_GPIO0_IO18		0x00000041
				SC_P_GPT1_CLK_LSIO_GPIO0_IO17			0x00000041
				SC_P_GPT1_COMPARE_LSIO_GPIO0_IO19		0x00000041
				SC_P_LVDS0_GPIO00_LSIO_GPIO1_IO04		0x00000041
				SC_P_LVDS0_GPIO01_LSIO_GPIO1_IO05		0x00000041
				SC_P_LVDS0_I2C0_SCL_LSIO_GPIO1_IO06		0x00000041
				SC_P_LVDS0_I2C1_SCL_LSIO_GPIO1_IO08		0x00000041
				SC_P_LVDS0_I2C1_SDA_LSIO_GPIO1_IO09		0x00000041
				SC_P_LVDS1_GPIO00_LSIO_GPIO1_IO10		0x00000041
				SC_P_LVDS1_GPIO01_LSIO_GPIO1_IO11		0x00000041
				SC_P_LVDS1_I2C0_SCL_LSIO_GPIO1_IO12		0x00000041
				SC_P_LVDS1_I2C0_SDA_LSIO_GPIO1_IO13		0x00000041
				SC_P_LVDS1_I2C1_SCL_LSIO_GPIO1_IO14		0x00000041
				SC_P_LVDS1_I2C1_SDA_LSIO_GPIO1_IO15		0x00000041
				SC_P_M40_GPIO0_00_LSIO_GPIO0_IO08		0x00000041
				SC_P_M40_GPIO0_01_LSIO_GPIO0_IO09		0x00000041
				SC_P_M40_I2C0_SCL_LSIO_GPIO0_IO06		0x00000041
				SC_P_M40_I2C0_SDA_LSIO_GPIO0_IO07		0x00000041
				SC_P_M41_GPIO0_00_LSIO_GPIO0_IO12		0x00000041
				SC_P_M41_GPIO0_01_LSIO_GPIO0_IO13		0x00000041
				SC_P_M41_I2C0_SCL_LSIO_GPIO0_IO10		0x00000041
				SC_P_M41_I2C0_SDA_LSIO_GPIO0_IO11		0x00000041
				SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO18		0x00000041
				SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO19		0x00000041
				SC_P_MIPI_DSI0_I2C0_SCL_LSIO_GPIO1_IO16		0x00000041
				SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO17		0x00000041
				SC_P_MLB_DATA_LSIO_GPIO3_IO28			0x00000041
				SC_P_MLB_SIG_LSIO_GPIO3_IO26			0x00000041
				SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO27	0x00000041
				SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29		0x00000041
				SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28		0x00000041
				SC_P_PCIE_CTRL1_CLKREQ_B_LSIO_GPIO4_IO30	0x00000041
				SC_P_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00		0x00000041
				SC_P_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31		0x00000041
				SC_P_SAI1_RXC_LSIO_GPIO3_IO12			0x00000041
				SC_P_SAI1_TXC_LSIO_GPIO3_IO15			0x00000041
				SC_P_SAI1_TXD_LSIO_GPIO3_IO16			0x00000041
				SC_P_SCU_GPIO0_00_LSIO_GPIO0_IO28		0x00000061
				SC_P_SCU_GPIO0_01_LSIO_GPIO0_IO29		0x00000061
				SC_P_SCU_GPIO0_05_LSIO_GPIO1_IO01		0x00000041
				SC_P_SCU_GPIO0_06_LSIO_GPIO1_IO02		0x00000041
				SC_P_MLB_CLK_LSIO_GPIO3_IO27			0x00000041
				SC_P_SPI2_SCK_LSIO_GPIO3_IO07			0x00000041
				SC_P_UART0_CTS_B_LSIO_GPIO0_IO23		0x00000041
				SC_P_UART0_RTS_B_LSIO_GPIO0_IO22		0x00000041
				SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03		0x00000041
				SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04		0x00000041
				SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05		0x00000041
				SC_P_USB_SS3_TC3_LSIO_GPIO4_IO06		0x00000041
				SC_P_USDHC1_DATA4_LSIO_GPIO5_IO19		0x00000041
				SC_P_USDHC1_DATA5_LSIO_GPIO5_IO20		0x00000041
				SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21		0x00000041
				SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22		0x00000041
				SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07		0x00000041
				SC_P_USDHC1_STROBE_LSIO_GPIO5_IO23		0x00000041
				SC_P_ADC_IN6_LSIO_GPIO3_IO24			0x00000041
				SC_P_ADC_IN0_LSIO_GPIO3_IO18			0x00000041
				SC_P_ADC_IN1_LSIO_GPIO3_IO19			0x00000041
				SC_P_SPI3_CS1_LSIO_GPIO2_IO21			0x00000041
				SC_P_SPDIF0_RX_LSIO_GPIO2_IO14			0x00000041
				SC_P_SPI0_SDI_LSIO_GPIO3_IO04			0x00000041
				SC_P_SPDIF0_EXT_CLK_LSIO_GPIO2_IO16		0x00000041
				SC_P_SPI2_CS1_LSIO_GPIO3_IO11			0x00000041
				SC_P_MCLK_IN0_LSIO_GPIO3_IO00			0x00000041
				SC_P_SPI0_SCK_LSIO_GPIO3_IO02			0x00000041
				SC_P_ESAI1_FST_LSIO_GPIO2_IO05			0x00000041
				SC_P_SPI3_SDI_LSIO_GPIO2_IO19			0x00000041
				SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06			0x00000041
				SC_P_ESAI1_FSR_LSIO_GPIO2_IO04			0x00000041
				SC_P_SAI1_RXD_LSIO_GPIO3_IO13			0x00000041
				SC_P_ESAI1_TX0_LSIO_GPIO2_IO08			0x00000041
				SC_P_SPI0_SDO_LSIO_GPIO3_IO03			0x00000041
				SC_P_SPI2_SDO_LSIO_GPIO3_IO08			0x00000041
				SC_P_SPI2_SDI_LSIO_GPIO3_IO09			0x00000041
				SC_P_SPI2_CS0_LSIO_GPIO3_IO10			0x00000041
				SC_P_SAI1_TXFS_LSIO_GPIO3_IO17			0x00000041
				SC_P_SPI0_CS0_LSIO_GPIO3_IO05			0x00000041
				SC_P_SPDIF0_TX_LSIO_GPIO2_IO15			0x00000041
				SC_P_SPI0_CS1_LSIO_GPIO3_IO06			0x00000041
				SC_P_SPI3_SDO_LSIO_GPIO2_IO18			0x00000041
				SC_P_SPI3_CS0_LSIO_GPIO2_IO20			0x00000041
				SC_P_SPI3_SCK_LSIO_GPIO2_IO17			0x00000041
			>;
		};
		pinctrl_esai0: esai0grp {
			fsl,pins = <
				SC_P_ESAI0_FSR_AUD_ESAI0_FSR			0xc600004c
				SC_P_ESAI0_FST_AUD_ESAI0_FST			0xc600004c
				SC_P_ESAI0_SCKR_AUD_ESAI0_SCKR			0xc600004c
				SC_P_ESAI0_SCKT_AUD_ESAI0_SCKT			0xc600004c
				SC_P_ESAI0_TX0_AUD_ESAI0_TX0			0xc600004c
				SC_P_ESAI0_TX5_RX0_AUD_ESAI0_TX5_RX0		0xc600004c
				SC_P_MCLK_OUT0_AUD_ESAI0_TX_HF_CLK		0xc600004c
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000048
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000048
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000048
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x06000048
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x06000048
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x06000048
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x06000048
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x06000048
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x06000048
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000048
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x06000048
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x06000048
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x06000048
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x06000048
				SC_P_ESAI0_TX2_RX3_LSIO_GPIO2_IO28		0x06000048
			>;
		};

		pinctrl_fec2: fec2grp {
			fsl,pins = <
				SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL	0x06000048
				SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC	0x06000048
				SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0	0x06000048
				SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1	0x06000048
				SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2	0x06000048
				SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3	0x06000048
				SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC	0x06000048
				SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL	0x06000048
				SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0	0x06000048
				SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1	0x06000048
				SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2	0x06000048
				SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3	0x06000048
				SC_P_ESAI0_TX3_RX2_LSIO_GPIO2_IO29		0x06000048
			>;
		};

		pinctrl_lpi2c0: lpi2c0grp {
			fsl,pins = <
				SC_P_HDMI_TX0_TS_SCL_DMA_I2C0_SCL		0xc600004c
				SC_P_HDMI_TX0_TS_SDA_DMA_I2C0_SDA		0xc600004c
			>;
		};

		pinctrl_lpi2c4: lpi2c4grp {
			fsl,pins = <
				SC_P_ENET1_MDC_DMA_I2C4_SCL				0xc600004c
				SC_P_ENET1_MDIO_DMA_I2C4_SDA			0xc600004c
			>;
		};

		pinctrl_lpuart0: lpuart0grp {
			fsl,pins = <
				SC_P_UART0_RX_DMA_UART0_RX				0x06000020
				SC_P_UART0_TX_DMA_UART0_TX				0x06000020
			>;
		};

		pinctrl_lpuart1: lpuart1grp {
			fsl,pins = <
				SC_P_UART1_RX_DMA_UART1_RX				0x06000020
				SC_P_UART1_TX_DMA_UART1_TX				0x06000020
				SC_P_UART1_CTS_B_DMA_UART1_RTS_B		0x06000020
				SC_P_UART1_RTS_B_DMA_UART1_CTS_B		0x06000020
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000041
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000021
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000020
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000020
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000020
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000020
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000041
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000021
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000021
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000021
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000021
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000021
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000020
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000020
			>;
		};

		pinctrl_mipicsi0: mipicsi0grp {
			fsl,pins = <
				SC_P_MIPI_CSI0_MCLK_OUT_MIPI_CSI0_ACM_MCLK_OUT  0xC0000041
				SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO1_IO28		0x06000048
				SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO1_IO27		0x06000048
			>;
		};

		pinctrl_mipicsi1: mipicsi1grp {
			fsl,pins = <
				SC_P_MIPI_CSI1_MCLK_OUT_MIPI_CSI1_ACM_MCLK_OUT  0xC0000041
				SC_P_MIPI_CSI1_GPIO0_00_LSIO_GPIO1_IO30		0x06000048
				SC_P_MIPI_CSI1_GPIO0_01_LSIO_GPIO1_IO31		0x06000048
			>;
		};

		pinctrl_wifi: wifigrp {
			fsl,pins = <
				SC_P_SCU_GPIO0_07_SCU_DSC_RTC_CLOCK_OUTPUT_32K 	0xc600004c /* WIFI_32K_CLK   */
				SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31		0x06000021 /* WIFI_REG_ON    */
				SC_P_SCU_GPIO0_02_LSIO_GPIO0_IO30		0x00000021 /* BT_REG_ON      */
				SC_P_QSPI1A_DATA0_LSIO_GPIO4_IO26		0x00000021 /* BT_BUF         */
			>;
		};

		pinctrl_usb_hsic_idle: usbhsic_idle {
			fsl,pins = <
				SC_P_LVDS0_I2C0_SDA_LSIO_GPIO1_IO07		0x00000021
				SC_P_USB_HSIC0_DATA_CONN_USB_HSIC0_DATA		0xc60000c5
				SC_P_USB_HSIC0_STROBE_CONN_USB_HSIC0_STROBE	0xc60000c5
			>;
		};

		pinctrl_usb_hsic_active: usbsic_active {
			fsl,pins = <
				SC_P_LVDS0_I2C0_SDA_LSIO_GPIO1_IO07		0x00000021
				SC_P_USB_HSIC0_DATA_CONN_USB_HSIC0_DATA		0xc60000c5
				SC_P_USB_HSIC0_STROBE_CONN_USB_HSIC0_STROBE	0xc60000d5
			>;
		};
	};
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_wifi>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_wifi>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_wifi>;
	bus-width = <4>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	ci-disable-lpm;
	power-polarity-active-high;
	disable-over-current;
	status = "okay";
};

&usbotg3 {
	dr_mode = "otg";
	status = "okay";
};

&usbh1 {
	pinctrl-names = "idle", "active";
	pinctrl-0 = <&pinctrl_usb_hsic_idle>;
	pinctrl-1 = <&pinctrl_usb_hsic_active>;
	srp-disable;
	hnp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-reset-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	phy-reset-duration = <100>;
	phy-reset-post-delay = <200>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			at803x,vddio-1p8v;
			at803x,eee-disabled;
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			at803x,vddio-1p8v;
			at803x,eee-disabled;
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio2 29 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <100>;
	phy-reset-post-delay = <200>;
	status = "okay";
};


&flexspi0 {
	status = "disabled";
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c0>;
	clock-frequency = <100000>;
	status = "okay";

	/* GPIO Expander */
	pca9534: gpio@20 {
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		status ="okay";
		
		usb3_hub_reset {
			gpio-hog;
			gpios = <1 0>;
			output-low;
			line-name = "usb3_hub_reset";
		};

		hsic_hub_reset {
			gpio-hog;
			gpios = <2 0>;
			output-low;
			line-name = "hsic_hub_reset";
		};

	};
};

&i2c4 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c4>;
	status = "okay";

	wm8904: codec@1a {
		compatible = "wlf,wm8904";
		reg = <0x1a>;
		clocks = <&clk IMX8QM_AUD_MCLKOUT0>;
		clock-names = "mclk";
		power-domains = <&pd_mclk_out0>;
		DCVDD-supply = <&reg_audio>;
		DBVDD-supply = <&reg_audio>;
		AVDD-supply = <&reg_audio>;
		CPVDD-supply = <&reg_audio>;
		MICVDD-supply = <&reg_audio>;
		gpio-cfg = <
			0x0018 /* GPIO1 => DMIC_CLK */
			0xffff /* GPIO2 => don't touch */
			0xffff /* GPIO3 => don't touch */
			0xffff /* GPIO4 => don't touch */
		>;
		status = "okay";
	};
};

&i2c0_mipi_csi0 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	clock-frequency = <100000>;
	status = "okay";

	ov5640_mipi1: ov5640_mipi1@3c {
		status = "okay";
		compatible = "ovti,ov5640_mipi_v3";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipicsi0>;
		clocks = <&clk IMX8QM_24MHZ>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		pwn-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio1 27 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <1>;
		mipi_csi;

		port {
			ov5640_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_sensor_ep>;
			};
		};
	};
};

&i2c0_mipi_csi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	clock-frequency = <100000>;
	status = "okay";

	ov5640_mipi2: ov5640_mipi2@3c {
		status = "okay";
		compatible = "ovti,ov5640_mipi_v3";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipicsi1>;
		clocks = <&clk IMX8QM_24MHZ>;
		clock-names = "csi_mclk";
		csi_id = <1>;
		pwn-gpios = <&gpio1 31 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio1 30 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <1>;
		mipi_csi;

		port {
			ov5640_mipi2_ep: endpoint {
				remote-endpoint = <&mipi2_sensor_ep>;
			};
		};
	};
};

&pd_dma_lpuart0 {
	debug_console;
};

&lpuart0 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};


&lpuart1 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	uart-has-rtscts;
	status = "okay";
};


&pd_dma_lpspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	wakeup-irq = <250>;

	pd_dma0_chan4: PD_LPSPI2_RX {
		reg = <SC_R_DMA_0_CH4>;
		power-domains =<&pd_dma_lpspi2>;
		#power-domain-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		pd_dma0_chan5: PD_LPSPI2_TX {
			reg = <SC_R_DMA_0_CH5>;
			power-domains =<&pd_dma0_chan4>;
			#power-domain-cells = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@0 {
		reg = <0>;
		mipi1_sensor_ep: endpoint1 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <1 2>;
		};
	};
};

&mipi_csi_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@1 {
		reg = <1>;
		mipi2_sensor_ep: endpoint1 {
			remote-endpoint = <&ov5640_mipi2_ep>;
			data-lanes = <1 2>;
		};
	};
};

&mlb {
	status = "disabled";
};

&isi_0 {
	status = "okay";
};

&isi_4 {
	status = "okay";
};

&isi_1 {
	status = "okay";
};

&isi_2 {
	status = "okay";
};

&isi_3 {
	status = "okay";
};

&isi_5 {
        status = "okay";
};

&isi_6 {
        status = "okay";
};

&isi_7 {
        status = "okay";
};

&gpu_3d0 {
	status = "okay";
};

&gpu_3d1 {
	status = "okay";
};

&imx8_gpu_ss {
	status = "okay";
};

&pixel_combiner1 {
	status = "okay";
};

&prg1 {
	status = "okay";
};

&prg2 {
	status = "okay";
};

&prg3 {
	status = "okay";
};

&prg4 {
	status = "okay";
};

&prg5 {
	status = "okay";
};

&prg6 {
	status = "okay";
};

&prg7 {
	status = "okay";
};

&prg8 {
	status = "okay";
};

&prg9 {
	status = "okay";
};

&dpr1_channel1 {
	status = "okay";
};

&dpr1_channel2 {
	status = "okay";
};

&dpr1_channel3 {
	status = "okay";
};

&dpr2_channel1 {
	status = "okay";
};

&dpr2_channel2 {
	status = "okay";
};

&dpr2_channel3 {
	status = "okay";
};

&dpu1 {
	status = "okay";
};

&pixel_combiner2 {
	status = "okay";
};

&prg10 {
	status = "okay";
};

&prg11 {
	status = "okay";
};

&prg12 {
	status = "okay";
};

&prg13 {
	status = "okay";
};

&prg14 {
	status = "okay";
};

&prg15 {
	status = "okay";
};

&prg16 {
	status = "okay";
};

&prg17 {
	status = "okay";
};

&prg18 {
	status = "okay";
};

&dpr3_channel1 {
	status = "okay";
};

&dpr3_channel2 {
	status = "okay";
};

&dpr3_channel3 {
	status = "okay";
};

&dpr4_channel1 {
	status = "okay";
};

&dpr4_channel2 {
	status = "okay";
};

&dpr4_channel3 {
	status = "okay";
};

&dpu2 {
	status = "okay";
};

&pciea {
	ext_osc = <1>;
	pinctrl-names = "default";
	status = "okay";
};

&pcieb {
	status = "disabled";
};

&sata{
	status = "okay";
};

&intmux_cm40 {
	status = "okay";
};

&rpmsg {
	/*
	 * 64K for one rpmsg instance:
	 */
	vdev-nums = <1>;
	reg = <0x0 0x90000000 0x0 0x10000>;
	status = "okay";
};

&intmux_cm41 {
	status = "okay";
};

&rpmsg1 {
	/*
	 * 64K for one rpmsg instance:
	 */
	vdev-nums = <1>;
	reg = <0x0 0x90100000 0x0 0x10000>;
	status = "okay";
};

&wdog {
	status = "okay";
};

&vpu_decoder {
	core_type = <2>;
	status = "okay";
};

&vpu_encoder {
	core_type = <2>;
	status = "okay";
};

&rtc {
	status = "disabled";
};

&sc_pwrkey {
	status = "okay";
};
