module alu_tb();

reg [3:0] A_tb,B_tb;
reg[1:0] opcode_tb;
reg rst_tb,clk_tb;
wire out_tb;

alu_seq dut0(A_tb,B_tb,opcode_tb,rst_tb,clk_tb,out_tb);

initial begin
    clk_tb = 0;
    forever begin
        #1 clk_tb = ~clk_tb;
    end
end

initial begin
    rst_tb = 1;
    A_tb = 0;
    B_tb = 0;
    opcode_tb = 0;
    @(negedge clk_tb);
    @(negedge clk_tb);
    rst_tb = 0;
    repeat (20) begin
        A_tb = $random;
        B_tb = $random;
        opcode_tb = $random;
        @(negedge clk_tb);
        @(negedge clk_tb);
    end

end
endmodule



















endmodule