# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=42706
HOSTNAME=r7515ed520
SELINUX_ROLE_REQUESTED=
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm
MAKEFLAGS=DEVICE=xilinx_u50_xdma_201920_1 TARGET=sw_emu
HISTSIZE=1000
SSH_CLIENT=1.172.209.140 62917 22
MYVIVADO=
SELINUX_USE_CURRENT_RANGE=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2019.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
SSH_TTY=/dev/pts/8
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2019.2/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=YL_HUANG
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2019.2/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o
PATH=/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/Vivado/2019.2/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2019.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/cmake-3.3.2/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/YL_HUANG/.local/bin:/home/YL_HUANG/bin
MAIL=/var/spool/mail/YL_HUANG
XILINX_VITIS=/opt/Xilinx/Vitis/2019.2
PWD=/home/YL_HUANG/5_13/hls4ml_ours
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2019.2
HDI_APPROOT=/opt/Xilinx/Vitis/2019.2
SELINUX_LEVEL_REQUESTED=
XILINX_HLS=/opt/Xilinx/Vivado/2019.2
XILINX_VIVADO=/opt/Xilinx/Vivado/2019.2
XILINX_SDK=/opt/Xilinx/Vitis/2019.2
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2019.2/tps/isl
HOME=/home/YL_HUANG
SHLVL=3
RDI_BASEROOT=/opt/Xilinx/Vitis
DEVICE=xilinx_u50_xdma_201920_1
RDI_APPROOT=/opt/Xilinx/Vitis/2019.2
TARGET=sw_emu
LOGNAME=YL_HUANG
PYTHONPATH=/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/YL_HUANG/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=1.172.209.140 62917 140.113.225.125 22
RDI_BINROOT=/opt/Xilinx/Vitis/2019.2/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_ENABLE_SCOUT_HLS=0
RDI_PROG=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1016
DISPLAY=localhost:13.0
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2019.2
HDIPRELDPATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2019.2
RDI_DATADIR=/opt/Xilinx/Vitis/2019.2/data
RDI_INSTALLROOT=/opt/Xilinx
_=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=32848
XILINX_CD_SESSION=2fab1b24-098a-49e6-86cd-4d28e02fd3e6
XILINX_RS_PORT=42533
XILINX_RS_SESSION=54955930-2291-44fd-902c-0d91d694b7e3


V++ command line :
------------------------------------------
/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform xilinx_u50_xdma_201920_1 --save-temps -g --temp_dir ./build_dir.sw_emu.xilinx_u50_xdma_201920_1 -l -obuild_dir.sw_emu.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin _x.sw_emu.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo --config config.ini --kernel_frequency 200 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from Hw Platform : 

Target platform : /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 May 2022 17:06:36
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 May 2022 17:06:36
output: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 19 May 2022 17:06:36
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int
cmd: /opt/Xilinx/Vitis/2019.2/bin/../runtime/bin/regiongen_new -v -m /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 19 May 2022 17:06:37
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml
cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -std=c++11 -g -D MYPROJ=myproject -D IS_DENSE -I /home/YL_HUANG/5_13/hls4ml_ours/src -I /home/YL_HUANG/5_13/hls4ml_ours/src -I /home/YL_HUANG/5_13/hls4ml_ours/src/weights -I /home/YL_HUANG/5_13/hls4ml_ours/src/nnet_utils -std=c++11 -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/myproject.o -MP -MF obj/myproject.Cd /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/xo/alveo_hls4ml/alveo_hls4ml/cpu_sources/myproject.cpp -o obj/myproject.o
V++ internal step status: success
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml
cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -std=c++11 -g -D MYPROJ=myproject -D IS_DENSE -I /home/YL_HUANG/5_13/hls4ml_ours/src -I /home/YL_HUANG/5_13/hls4ml_ours/src -I /home/YL_HUANG/5_13/hls4ml_ours/src/weights -I /home/YL_HUANG/5_13/hls4ml_ours/src/nnet_utils -std=c++11 -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/alveo_hls4ml.o -MP -MF obj/alveo_hls4ml.Cd /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/xo/alveo_hls4ml/alveo_hls4ml/cpu_sources/alveo_hls4ml.cpp -o obj/alveo_hls4ml.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 19 May 2022 17:06:41
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml
cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml/alveo_hls4ml.csim_cu.a /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml/obj/myproject.o /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml/obj/alveo_hls4ml.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 19 May 2022 17:06:41
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int
cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++ -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++11 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 19 May 2022 17:06:42
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int
cmd: /opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++11 -Wall -shared -Wl,--whole-archive,-soname,alveo_hls4ml.so -o alveo_hls4ml.so alveo_hls4ml/alveo_hls4ml.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 19 May 2022 17:06:42
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int
cmd: /opt/xilinx/xrt/bin/xclbinutil --add-section BITSTREAM:RAW:/home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.so --force --key-value SYS:mode:sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 19 May 2022 17:06:42
launch dir: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int
cmd: /opt/xilinx/xrt/bin/xclbinutil --quiet --info --input /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 19 May 2022 17:06:43
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 May 2022 17:06:43
output: /home/YL_HUANG/5_13/hls4ml_ours/build_dir.sw_emu.xilinx_u50_xdma_201920_1/reports/link/system_estimate_alveo_hls4ml.xtxt
