<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › csp › hw_cfg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>hw_cfg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2003 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>


<span class="cp">#ifndef CSP_HW_CFG_H</span>
<span class="cp">#define CSP_HW_CFG_H</span>

<span class="cm">/* ---- Include Files ---------------------------------------------------- */</span>

<span class="cp">#include &lt;cfg_global.h&gt;</span>
<span class="cp">#include &lt;mach/csp/cap_inline.h&gt;</span>

<span class="cp">#if defined(__KERNEL__)</span>
<span class="cp">#include &lt;mach/memory_settings.h&gt;</span>
<span class="cp">#else</span>
<span class="cp">#include &lt;hw_cfg.h&gt;</span>
<span class="cp">#endif</span>

<span class="cm">/* Some items that can be defined externally, but will be set to default values */</span>
<span class="cm">/* if they are not defined. */</span>
<span class="cm">/*      HW_CFG_PLL_SPREAD_SPECTRUM_DISABLE   Default undefined and SS is enabled. */</span>
<span class="cm">/*      HW_CFG_SDRAM_CAS_LATENCY        5    Default 5, Values [3..6] */</span>
<span class="cm">/*      HW_CFG_SDRAM_CHIP_SELECT_CNT    1    Default 1, Vaules [1..2] */</span>
<span class="cm">/*      HW_CFG_SDRAM_SPEED_GRADE        667  Default 667, Values [400,533,667,800] */</span>
<span class="cm">/*      HW_CFG_SDRAM_WIDTH_BITS         16   Default 16, Vaules [8,16] */</span>
<span class="cm">/*      HW_CFG_SDRAM_ADDR_BRC                Default undefined and Row-Bank-Col (RBC) addressing used. Define to use Bank-Row-Col (BRC). */</span>
<span class="cm">/*      HW_CFG_SDRAM_CLK_ASYNC               Default undefined and DDR clock is synchronous with AXI BUS clock. Define for ASYNC mode. */</span>

<span class="cp">#if defined(CFG_GLOBAL_CHIP)</span>
  <span class="cp">#if (CFG_GLOBAL_CHIP == FPGA11107)</span>
     <span class="cp">#define HW_CFG_BUS_CLK_HZ            5000000</span>
     <span class="cp">#define HW_CFG_DDR_CTLR_CLK_HZ      10000000</span>
     <span class="cp">#define HW_CFG_DDR_PHY_OMIT</span>
     <span class="cp">#define HW_CFG_UART_CLK_HZ           7500000</span>
  <span class="cp">#else</span>
     <span class="cp">#define HW_CFG_PLL_VCO_HZ           2000000000</span>
     <span class="cp">#define HW_CFG_PLL2_VCO_HZ          1800000000</span>
     <span class="cp">#define HW_CFG_ARM_CLK_HZ            CAP_HW_CFG_ARM_CLK_HZ</span>
     <span class="cp">#define HW_CFG_BUS_CLK_HZ            166666666</span>
     <span class="cp">#define HW_CFG_DDR_CTLR_CLK_HZ       333333333</span>
     <span class="cp">#define HW_CFG_DDR_PHY_CLK_HZ        (2 * HW_CFG_DDR_CTLR_CLK_HZ)</span>
     <span class="cp">#define HW_CFG_UART_CLK_HZ           142857142</span>
     <span class="cp">#define HW_CFG_VPM_CLK_HZ            CAP_HW_CFG_VPM_CLK_HZ</span>
  <span class="cp">#endif</span>
<span class="cp">#else</span>
   <span class="cp">#define HW_CFG_PLL_VCO_HZ           1800000000</span>
   <span class="cp">#define HW_CFG_PLL2_VCO_HZ          1800000000</span>
   <span class="cp">#define HW_CFG_ARM_CLK_HZ            450000000</span>
   <span class="cp">#define HW_CFG_BUS_CLK_HZ            150000000</span>
   <span class="cp">#define HW_CFG_DDR_CTLR_CLK_HZ       300000000</span>
   <span class="cp">#define HW_CFG_DDR_PHY_CLK_HZ        (2 * HW_CFG_DDR_CTLR_CLK_HZ)</span>
   <span class="cp">#define HW_CFG_UART_CLK_HZ           150000000</span>
   <span class="cp">#define HW_CFG_VPM_CLK_HZ            300000000</span>
<span class="cp">#endif</span>

<span class="cm">/* ---- Public Constants and Types --------------------------------------- */</span>
<span class="cm">/* ---- Public Variable Externs ------------------------------------------ */</span>
<span class="cm">/* ---- Public Function Prototypes --------------------------------------- */</span>


<span class="cp">#endif </span><span class="cm">/* CSP_HW_CFG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
