INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'McCain Boonma' on host 'desktop-4oqqii8' (Windows NT_amd64 version 6.2) on Mon Mar 27 20:37:08 -0400 2023
INFO: [HLS 200-10] In directory 'E:/Github/CoDesign-Project/Project_Update_2'
Sourcing Tcl script 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project cluster 
INFO: [HLS 200-10] Opening project 'E:/Github/CoDesign-Project/Project_Update_2/cluster'.
INFO: [HLS 200-1510] Running: set_top clusterOp 
INFO: [HLS 200-1510] Running: add_files cluster/cluster.h 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.h' to the project
INFO: [HLS 200-1510] Running: add_files cluster/cluster.cpp 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cluster/cluster_test.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cluster/cluster_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./cluster/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clusterOp clusterOp 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 50821
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../cluster_test.cpp in debug mode
   Generating csim.exe
In file included from E:/Xilinx/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_fpo.h:143,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_axi_sdata.h:42,
                 from ../../../cluster_test.cpp:3:
E:/Xilinx/Vitis_HLS/2022.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from E:/Xilinx/Vitis_HLS/2022.2/include/hls_fpo.h:143:0,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_axi_sdata.h:42,
                 from ../../../cluster_test.cpp:3:
E:/Xilinx/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Cluster 0: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 35 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 273 278 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 331 332 356 357 358 359 
Cluster 1: 18 34 161 267 275 299 330 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 353 354 
Cluster 2: 36 37 38 39 143 144 145 146 147 148 149 150 151 152 153 157 160 162 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 223 268 269 
Cluster 3: 154 155 156 158 159 163 217 218 219 220 222 224 289 
Cluster 4: 221 225 229 234 235 237 240 259 296 
Cluster 5: 226 
Cluster 6: 227 230 231 242 244 245 253 254 255 256 258 260 266 271 272 
Cluster 7: 228 232 233 238 239 261 265 
Cluster 8: 236 243 262 263 
Cluster 9: 241 257 264 270 293 294 295 
Cluster 10: 246 247 248 249 250 251 252 
Cluster 11: 274 276 279 280 281 282 283 284 285 286 287 288 297 298 352 355 
Cluster 12: 277 
Cluster 13: 290 291 292 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 360
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.856 seconds; current allocated memory: 0.426 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.766 seconds; peak allocated memory: 676.844 MB.
