XDOM_DDR3_PG.v,verilog,xil_defaultlib,../../../../artyS7.srcs/sources_1/ip/XDOM_DDR3_PG/sim/XDOM_DDR3_PG.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
