
projectTKVT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b90  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  08009ca0  08009ca0  0000aca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a234  0800a234  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a234  0800a234  0000c1d8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a234  0800a234  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a234  0800a234  0000b234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a238  0800a238  0000b238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a23c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000378c  200001d8  0800a414  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003964  0800a414  0000c964  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b34a  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004179  00000000  00000000  0002754b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  0002b6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001085  00000000  00000000  0002cc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f618  00000000  00000000  0002dc8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc06  00000000  00000000  0004d2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d702  00000000  00000000  00069eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001075ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a84  00000000  00000000  001075f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0010e074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c88 	.word	0x08009c88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009c88 	.word	0x08009c88

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2uiz>:
 80009fc:	004a      	lsls	r2, r1, #1
 80009fe:	d211      	bcs.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d211      	bcs.n	8000a2a <__aeabi_d2uiz+0x2e>
 8000a06:	d50d      	bpl.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d40e      	bmi.n	8000a30 <__aeabi_d2uiz+0x34>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a2e:	d102      	bne.n	8000a36 <__aeabi_d2uiz+0x3a>
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	4770      	bx	lr
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	4770      	bx	lr

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_frsub>:
 8000adc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ae0:	e002      	b.n	8000ae8 <__addsf3>
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_fsub>:
 8000ae4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ae8 <__addsf3>:
 8000ae8:	0042      	lsls	r2, r0, #1
 8000aea:	bf1f      	itttt	ne
 8000aec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000af0:	ea92 0f03 	teqne	r2, r3
 8000af4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000af8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000afc:	d06a      	beq.n	8000bd4 <__addsf3+0xec>
 8000afe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b02:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b06:	bfc1      	itttt	gt
 8000b08:	18d2      	addgt	r2, r2, r3
 8000b0a:	4041      	eorgt	r1, r0
 8000b0c:	4048      	eorgt	r0, r1
 8000b0e:	4041      	eorgt	r1, r0
 8000b10:	bfb8      	it	lt
 8000b12:	425b      	neglt	r3, r3
 8000b14:	2b19      	cmp	r3, #25
 8000b16:	bf88      	it	hi
 8000b18:	4770      	bxhi	lr
 8000b1a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b22:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b26:	bf18      	it	ne
 8000b28:	4240      	negne	r0, r0
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b32:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4249      	negne	r1, r1
 8000b3a:	ea92 0f03 	teq	r2, r3
 8000b3e:	d03f      	beq.n	8000bc0 <__addsf3+0xd8>
 8000b40:	f1a2 0201 	sub.w	r2, r2, #1
 8000b44:	fa41 fc03 	asr.w	ip, r1, r3
 8000b48:	eb10 000c 	adds.w	r0, r0, ip
 8000b4c:	f1c3 0320 	rsb	r3, r3, #32
 8000b50:	fa01 f103 	lsl.w	r1, r1, r3
 8000b54:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b58:	d502      	bpl.n	8000b60 <__addsf3+0x78>
 8000b5a:	4249      	negs	r1, r1
 8000b5c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b60:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b64:	d313      	bcc.n	8000b8e <__addsf3+0xa6>
 8000b66:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b6a:	d306      	bcc.n	8000b7a <__addsf3+0x92>
 8000b6c:	0840      	lsrs	r0, r0, #1
 8000b6e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b72:	f102 0201 	add.w	r2, r2, #1
 8000b76:	2afe      	cmp	r2, #254	@ 0xfe
 8000b78:	d251      	bcs.n	8000c1e <__addsf3+0x136>
 8000b7a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b82:	bf08      	it	eq
 8000b84:	f020 0001 	biceq.w	r0, r0, #1
 8000b88:	ea40 0003 	orr.w	r0, r0, r3
 8000b8c:	4770      	bx	lr
 8000b8e:	0049      	lsls	r1, r1, #1
 8000b90:	eb40 0000 	adc.w	r0, r0, r0
 8000b94:	3a01      	subs	r2, #1
 8000b96:	bf28      	it	cs
 8000b98:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b9c:	d2ed      	bcs.n	8000b7a <__addsf3+0x92>
 8000b9e:	fab0 fc80 	clz	ip, r0
 8000ba2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ba6:	ebb2 020c 	subs.w	r2, r2, ip
 8000baa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bae:	bfaa      	itet	ge
 8000bb0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bb4:	4252      	neglt	r2, r2
 8000bb6:	4318      	orrge	r0, r3
 8000bb8:	bfbc      	itt	lt
 8000bba:	40d0      	lsrlt	r0, r2
 8000bbc:	4318      	orrlt	r0, r3
 8000bbe:	4770      	bx	lr
 8000bc0:	f092 0f00 	teq	r2, #0
 8000bc4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bc8:	bf06      	itte	eq
 8000bca:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bce:	3201      	addeq	r2, #1
 8000bd0:	3b01      	subne	r3, #1
 8000bd2:	e7b5      	b.n	8000b40 <__addsf3+0x58>
 8000bd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bdc:	bf18      	it	ne
 8000bde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be2:	d021      	beq.n	8000c28 <__addsf3+0x140>
 8000be4:	ea92 0f03 	teq	r2, r3
 8000be8:	d004      	beq.n	8000bf4 <__addsf3+0x10c>
 8000bea:	f092 0f00 	teq	r2, #0
 8000bee:	bf08      	it	eq
 8000bf0:	4608      	moveq	r0, r1
 8000bf2:	4770      	bx	lr
 8000bf4:	ea90 0f01 	teq	r0, r1
 8000bf8:	bf1c      	itt	ne
 8000bfa:	2000      	movne	r0, #0
 8000bfc:	4770      	bxne	lr
 8000bfe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c02:	d104      	bne.n	8000c0e <__addsf3+0x126>
 8000c04:	0040      	lsls	r0, r0, #1
 8000c06:	bf28      	it	cs
 8000c08:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c0c:	4770      	bx	lr
 8000c0e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c12:	bf3c      	itt	cc
 8000c14:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bxcc	lr
 8000c1a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c26:	4770      	bx	lr
 8000c28:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c2c:	bf16      	itet	ne
 8000c2e:	4608      	movne	r0, r1
 8000c30:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c34:	4601      	movne	r1, r0
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	bf06      	itte	eq
 8000c3a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c3e:	ea90 0f01 	teqeq	r0, r1
 8000c42:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_ui2f>:
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	e004      	b.n	8000c58 <__aeabi_i2f+0x8>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_i2f>:
 8000c50:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c54:	bf48      	it	mi
 8000c56:	4240      	negmi	r0, r0
 8000c58:	ea5f 0c00 	movs.w	ip, r0
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c64:	4601      	mov	r1, r0
 8000c66:	f04f 0000 	mov.w	r0, #0
 8000c6a:	e01c      	b.n	8000ca6 <__aeabi_l2f+0x2a>

08000c6c <__aeabi_ul2f>:
 8000c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c70:	bf08      	it	eq
 8000c72:	4770      	bxeq	lr
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	e00a      	b.n	8000c90 <__aeabi_l2f+0x14>
 8000c7a:	bf00      	nop

08000c7c <__aeabi_l2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__aeabi_l2f+0x14>
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	ea5f 0c01 	movs.w	ip, r1
 8000c94:	bf02      	ittt	eq
 8000c96:	4684      	moveq	ip, r0
 8000c98:	4601      	moveq	r1, r0
 8000c9a:	2000      	moveq	r0, #0
 8000c9c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ca0:	bf08      	it	eq
 8000ca2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ca6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000caa:	fabc f28c 	clz	r2, ip
 8000cae:	3a08      	subs	r2, #8
 8000cb0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cb4:	db10      	blt.n	8000cd8 <__aeabi_l2f+0x5c>
 8000cb6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cba:	4463      	add	r3, ip
 8000cbc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f102 0220 	add.w	r2, r2, #32
 8000cdc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce0:	f1c2 0220 	rsb	r2, r2, #32
 8000ce4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ce8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cec:	eb43 0002 	adc.w	r0, r3, r2
 8000cf0:	bf08      	it	eq
 8000cf2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_fmul>:
 8000cf8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d00:	bf1e      	ittt	ne
 8000d02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d06:	ea92 0f0c 	teqne	r2, ip
 8000d0a:	ea93 0f0c 	teqne	r3, ip
 8000d0e:	d06f      	beq.n	8000df0 <__aeabi_fmul+0xf8>
 8000d10:	441a      	add	r2, r3
 8000d12:	ea80 0c01 	eor.w	ip, r0, r1
 8000d16:	0240      	lsls	r0, r0, #9
 8000d18:	bf18      	it	ne
 8000d1a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d1e:	d01e      	beq.n	8000d5e <__aeabi_fmul+0x66>
 8000d20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d24:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d28:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d2c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d30:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d34:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d38:	bf3e      	ittt	cc
 8000d3a:	0049      	lslcc	r1, r1, #1
 8000d3c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d40:	005b      	lslcc	r3, r3, #1
 8000d42:	ea40 0001 	orr.w	r0, r0, r1
 8000d46:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d4a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d4c:	d81d      	bhi.n	8000d8a <__aeabi_fmul+0x92>
 8000d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d56:	bf08      	it	eq
 8000d58:	f020 0001 	biceq.w	r0, r0, #1
 8000d5c:	4770      	bx	lr
 8000d5e:	f090 0f00 	teq	r0, #0
 8000d62:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d66:	bf08      	it	eq
 8000d68:	0249      	lsleq	r1, r1, #9
 8000d6a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d72:	3a7f      	subs	r2, #127	@ 0x7f
 8000d74:	bfc2      	ittt	gt
 8000d76:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d7a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d7e:	4770      	bxgt	lr
 8000d80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	dc5d      	bgt.n	8000e48 <__aeabi_fmul+0x150>
 8000d8c:	f112 0f19 	cmn.w	r2, #25
 8000d90:	bfdc      	itt	le
 8000d92:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d96:	4770      	bxle	lr
 8000d98:	f1c2 0200 	rsb	r2, r2, #0
 8000d9c:	0041      	lsls	r1, r0, #1
 8000d9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000da2:	f1c2 0220 	rsb	r2, r2, #32
 8000da6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000daa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dae:	f140 0000 	adc.w	r0, r0, #0
 8000db2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000db6:	bf08      	it	eq
 8000db8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbc:	4770      	bx	lr
 8000dbe:	f092 0f00 	teq	r2, #0
 8000dc2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dc6:	bf02      	ittt	eq
 8000dc8:	0040      	lsleq	r0, r0, #1
 8000dca:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dce:	3a01      	subeq	r2, #1
 8000dd0:	d0f9      	beq.n	8000dc6 <__aeabi_fmul+0xce>
 8000dd2:	ea40 000c 	orr.w	r0, r0, ip
 8000dd6:	f093 0f00 	teq	r3, #0
 8000dda:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dde:	bf02      	ittt	eq
 8000de0:	0049      	lsleq	r1, r1, #1
 8000de2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000de6:	3b01      	subeq	r3, #1
 8000de8:	d0f9      	beq.n	8000dde <__aeabi_fmul+0xe6>
 8000dea:	ea41 010c 	orr.w	r1, r1, ip
 8000dee:	e78f      	b.n	8000d10 <__aeabi_fmul+0x18>
 8000df0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df4:	ea92 0f0c 	teq	r2, ip
 8000df8:	bf18      	it	ne
 8000dfa:	ea93 0f0c 	teqne	r3, ip
 8000dfe:	d00a      	beq.n	8000e16 <__aeabi_fmul+0x11e>
 8000e00:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e04:	bf18      	it	ne
 8000e06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e0a:	d1d8      	bne.n	8000dbe <__aeabi_fmul+0xc6>
 8000e0c:	ea80 0001 	eor.w	r0, r0, r1
 8000e10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e14:	4770      	bx	lr
 8000e16:	f090 0f00 	teq	r0, #0
 8000e1a:	bf17      	itett	ne
 8000e1c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e20:	4608      	moveq	r0, r1
 8000e22:	f091 0f00 	teqne	r1, #0
 8000e26:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e2a:	d014      	beq.n	8000e56 <__aeabi_fmul+0x15e>
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	d101      	bne.n	8000e36 <__aeabi_fmul+0x13e>
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	d10f      	bne.n	8000e56 <__aeabi_fmul+0x15e>
 8000e36:	ea93 0f0c 	teq	r3, ip
 8000e3a:	d103      	bne.n	8000e44 <__aeabi_fmul+0x14c>
 8000e3c:	024b      	lsls	r3, r1, #9
 8000e3e:	bf18      	it	ne
 8000e40:	4608      	movne	r0, r1
 8000e42:	d108      	bne.n	8000e56 <__aeabi_fmul+0x15e>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e54:	4770      	bx	lr
 8000e56:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e5a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e5e:	4770      	bx	lr

08000e60 <__aeabi_fdiv>:
 8000e60:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e68:	bf1e      	ittt	ne
 8000e6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6e:	ea92 0f0c 	teqne	r2, ip
 8000e72:	ea93 0f0c 	teqne	r3, ip
 8000e76:	d069      	beq.n	8000f4c <__aeabi_fdiv+0xec>
 8000e78:	eba2 0203 	sub.w	r2, r2, r3
 8000e7c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e80:	0249      	lsls	r1, r1, #9
 8000e82:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e86:	d037      	beq.n	8000ef8 <__aeabi_fdiv+0x98>
 8000e88:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e8c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e90:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	428b      	cmp	r3, r1
 8000e9a:	bf38      	it	cc
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ea2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	bf24      	itt	cs
 8000eaa:	1a5b      	subcs	r3, r3, r1
 8000eac:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eb0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eb4:	bf24      	itt	cs
 8000eb6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ebe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ec2:	bf24      	itt	cs
 8000ec4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ec8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ecc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ed0:	bf24      	itt	cs
 8000ed2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ed6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eda:	011b      	lsls	r3, r3, #4
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ee2:	d1e0      	bne.n	8000ea6 <__aeabi_fdiv+0x46>
 8000ee4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ee6:	f63f af50 	bhi.w	8000d8a <__aeabi_fmul+0x92>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ef0:	bf08      	it	eq
 8000ef2:	f020 0001 	biceq.w	r0, r0, #1
 8000ef6:	4770      	bx	lr
 8000ef8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000efc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f00:	327f      	adds	r2, #127	@ 0x7f
 8000f02:	bfc2      	ittt	gt
 8000f04:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f08:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f0c:	4770      	bxgt	lr
 8000f0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	3a01      	subs	r2, #1
 8000f18:	e737      	b.n	8000d8a <__aeabi_fmul+0x92>
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fdiv+0xc2>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fdiv+0xda>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e795      	b.n	8000e78 <__aeabi_fdiv+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d108      	bne.n	8000f68 <__aeabi_fdiv+0x108>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	f47f af7d 	bne.w	8000e56 <__aeabi_fmul+0x15e>
 8000f5c:	ea93 0f0c 	teq	r3, ip
 8000f60:	f47f af70 	bne.w	8000e44 <__aeabi_fmul+0x14c>
 8000f64:	4608      	mov	r0, r1
 8000f66:	e776      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f68:	ea93 0f0c 	teq	r3, ip
 8000f6c:	d104      	bne.n	8000f78 <__aeabi_fdiv+0x118>
 8000f6e:	024b      	lsls	r3, r1, #9
 8000f70:	f43f af4c 	beq.w	8000e0c <__aeabi_fmul+0x114>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e76e      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f78:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f7c:	bf18      	it	ne
 8000f7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f82:	d1ca      	bne.n	8000f1a <__aeabi_fdiv+0xba>
 8000f84:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f88:	f47f af5c 	bne.w	8000e44 <__aeabi_fmul+0x14c>
 8000f8c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f90:	f47f af3c 	bne.w	8000e0c <__aeabi_fmul+0x114>
 8000f94:	e75f      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f96:	bf00      	nop

08000f98 <__aeabi_f2iz>:
 8000f98:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f9c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fa0:	d30f      	bcc.n	8000fc2 <__aeabi_f2iz+0x2a>
 8000fa2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fa6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000faa:	d90d      	bls.n	8000fc8 <__aeabi_f2iz+0x30>
 8000fac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fb4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fb8:	fa23 f002 	lsr.w	r0, r3, r2
 8000fbc:	bf18      	it	ne
 8000fbe:	4240      	negne	r0, r0
 8000fc0:	4770      	bx	lr
 8000fc2:	f04f 0000 	mov.w	r0, #0
 8000fc6:	4770      	bx	lr
 8000fc8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fcc:	d101      	bne.n	8000fd2 <__aeabi_f2iz+0x3a>
 8000fce:	0242      	lsls	r2, r0, #9
 8000fd0:	d105      	bne.n	8000fde <__aeabi_f2iz+0x46>
 8000fd2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fd6:	bf08      	it	eq
 8000fd8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fdc:	4770      	bx	lr
 8000fde:	f04f 0000 	mov.w	r0, #0
 8000fe2:	4770      	bx	lr

08000fe4 <__aeabi_f2uiz>:
 8000fe4:	0042      	lsls	r2, r0, #1
 8000fe6:	d20e      	bcs.n	8001006 <__aeabi_f2uiz+0x22>
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30b      	bcc.n	8001006 <__aeabi_f2uiz+0x22>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d409      	bmi.n	800100c <__aeabi_f2uiz+0x28>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	fa23 f002 	lsr.w	r0, r3, r2
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2uiz+0x32>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d102      	bne.n	800101c <__aeabi_f2uiz+0x38>
 8001016:	f04f 30ff 	mov.w	r0, #4294967295
 800101a:	4770      	bx	lr
 800101c:	f04f 0000 	mov.w	r0, #0
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcbd 	bl	80009ac <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa33 	bl	80004c8 <__aeabi_dmul>
 8001062:	f7ff fccb 	bl	80009fc <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9b4 	bl	80003d4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa2a 	bl	80004c8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f86c 	bl	8000158 <__aeabi_dsub>
 8001080:	f7ff fcbc 	bl	80009fc <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <_ZN14readBME280TaskC1Ev>:
#include "BME280Task.h"


readBME280Task::readBME280Task(){}
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <_ZN14readBME280Task9startTaskEv>:
{

}

void readBME280Task::startTask()
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f805 	bl	80010bc <_ZN14readBME280Task11processTaskEv>
		vTaskDelay(200);
 80010b2:	20c8      	movs	r0, #200	@ 0xc8
 80010b4:	f004 fe16 	bl	8005ce4 <vTaskDelay>
		processTask();
 80010b8:	bf00      	nop
 80010ba:	e7f7      	b.n	80010ac <_ZN14readBME280Task9startTaskEv+0x8>

080010bc <_ZN14readBME280Task11processTaskEv>:
	}
}


void readBME280Task::processTask(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

	readData();
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f000 f81b 	bl	8001100 <_ZN14readBME280Task8readDataEv>
	if (xQueueSend(QueueBMEToLora, &_BME_data, 100) == pdPASS)
 80010ca:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <_ZN14readBME280Task11processTaskEv+0x3c>)
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	2300      	movs	r3, #0
 80010d2:	2264      	movs	r2, #100	@ 0x64
 80010d4:	f004 f962 	bl	800539c <xQueueGenericSend>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b01      	cmp	r3, #1
	{

	}

	if(xQueueSend(QueueBMEToMicroSD, &_BME_data, 100) == pdPASS)
 80010dc:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <_ZN14readBME280Task11processTaskEv+0x40>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	2300      	movs	r3, #0
 80010e4:	2264      	movs	r2, #100	@ 0x64
 80010e6:	f004 f959 	bl	800539c <xQueueGenericSend>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b01      	cmp	r3, #1
	{

	}

}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000278 	.word	0x20000278
 80010fc:	20000274 	.word	0x20000274

08001100 <_ZN14readBME280Task8readDataEv>:

void readBME280Task::readData(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
#pragma message ("cha vit hm c BME")
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <_ZN19GPSDataAnalysisTaskC1Ev>:
#include "GPSTask.h"

GPSDataAnalysisTask :: GPSDataAnalysisTask(){}
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr

0800112e <_ZN19GPSDataAnalysisTask9startTaskEv>:
{

}

void GPSDataAnalysisTask::startTask()
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f000 f806 	bl	8001148 <_ZN19GPSDataAnalysisTask11processTaskEv>
		vTaskDelay(1000);
 800113c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001140:	f004 fdd0 	bl	8005ce4 <vTaskDelay>
		processTask();
 8001144:	bf00      	nop
 8001146:	e7f6      	b.n	8001136 <_ZN19GPSDataAnalysisTask9startTaskEv+0x8>

08001148 <_ZN19GPSDataAnalysisTask11processTaskEv>:

	}
}

void GPSDataAnalysisTask::processTask(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]

	readData();
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f000 f81b 	bl	800118c <_ZN19GPSDataAnalysisTask8readDataEv>
	if (xQueueSend(QueueGPSToLora, &_GPS_data, 100) == pdPASS)
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <_ZN19GPSDataAnalysisTask11processTaskEv+0x3c>)
 8001158:	6818      	ldr	r0, [r3, #0]
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	2300      	movs	r3, #0
 800115e:	2264      	movs	r2, #100	@ 0x64
 8001160:	f004 f91c 	bl	800539c <xQueueGenericSend>
 8001164:	4603      	mov	r3, r0
 8001166:	2b01      	cmp	r3, #1
	{

	}
	if (xQueueSend(QueueGPSToMicroSD, &_GPS_data, 100) == pdPASS)
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <_ZN19GPSDataAnalysisTask11processTaskEv+0x40>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	2300      	movs	r3, #0
 8001170:	2264      	movs	r2, #100	@ 0x64
 8001172:	f004 f913 	bl	800539c <xQueueGenericSend>
 8001176:	4603      	mov	r3, r0
 8001178:	2b01      	cmp	r3, #1
	{

	}

}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000270 	.word	0x20000270
 8001188:	2000026c 	.word	0x2000026c

0800118c <_ZN19GPSDataAnalysisTask8readDataEv>:
void GPSDataAnalysisTask::readData(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive(&huart2, &RxChar, 1, 10);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f103 0118 	add.w	r1, r3, #24
 800119a:	230a      	movs	r3, #10
 800119c:	2201      	movs	r2, #1
 800119e:	4820      	ldr	r0, [pc, #128]	@ (8001220 <_ZN19GPSDataAnalysisTask8readDataEv+0x94>)
 80011a0:	f003 fda7 	bl	8004cf2 <HAL_UART_Receive>

	if(idx < RX_BUFFER_SIZE-1) RxBuffer[idx++] = RxChar;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 80011aa:	2b7e      	cmp	r3, #126	@ 0x7e
 80011ac:	d80d      	bhi.n	80011ca <_ZN19GPSDataAnalysisTask8readDataEv+0x3e>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	b291      	uxth	r1, r2
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	f8a2 109a 	strh.w	r1, [r2, #154]	@ 0x9a
 80011be:	4619      	mov	r1, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7e1a      	ldrb	r2, [r3, #24]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	440b      	add	r3, r1
 80011c8:	765a      	strb	r2, [r3, #25]
	// Kt thc chui NMEA
	if(RxChar == '\n')
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	7e1b      	ldrb	r3, [r3, #24]
 80011ce:	2b0a      	cmp	r3, #10
 80011d0:	d122      	bne.n	8001218 <_ZN19GPSDataAnalysisTask8readDataEv+0x8c>
	{
		RxBuffer[idx] = '\0'; // kt thc chui
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 80011d8:	461a      	mov	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	2200      	movs	r2, #0
 80011e0:	765a      	strb	r2, [r3, #25]
		if(strstr(RxBuffer, "$GPx") != NULL)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3319      	adds	r3, #25
 80011e6:	490f      	ldr	r1, [pc, #60]	@ (8001224 <_ZN19GPSDataAnalysisTask8readDataEv+0x98>)
 80011e8:	4618      	mov	r0, r3
 80011ea:	f006 fed9 	bl	8007fa0 <strstr>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d006      	beq.n	8001202 <_ZN19GPSDataAnalysisTask8readDataEv+0x76>
		{
			parseGNRMC(RxBuffer, &_GPS_data);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3319      	adds	r3, #25
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	4619      	mov	r1, r3
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f000 f813 	bl	8001228 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t>
		}

		// Reset buffer
		idx = 0;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
		memset(RxBuffer, 0, RX_BUFFER_SIZE);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3319      	adds	r3, #25
 800120e:	2280      	movs	r2, #128	@ 0x80
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f006 fe4d 	bl	8007eb2 <memset>
	}
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000610 	.word	0x20000610
 8001224:	08009ca0 	.word	0x08009ca0

08001228 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t>:

void GPSDataAnalysisTask:: parseGNRMC(char *nmea, GPS_data_t *gps)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
	char *token;
	int field = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	613b      	str	r3, [r7, #16]

	token = strtok(nmea, ",");
 8001238:	4942      	ldr	r1, [pc, #264]	@ (8001344 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x11c>)
 800123a:	68b8      	ldr	r0, [r7, #8]
 800123c:	f006 fe54 	bl	8007ee8 <strtok>
 8001240:	6178      	str	r0, [r7, #20]
	while(token != NULL)
 8001242:	e076      	b.n	8001332 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x10a>
	{
		field++;
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	3301      	adds	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
		switch(field)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	3b02      	subs	r3, #2
 800124e:	2b07      	cmp	r3, #7
 8001250:	d86a      	bhi.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>
 8001252:	a201      	add	r2, pc, #4	@ (adr r2, 8001258 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x30>)
 8001254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001258:	08001279 	.word	0x08001279
 800125c:	08001329 	.word	0x08001329
 8001260:	08001293 	.word	0x08001293
 8001264:	080012a3 	.word	0x080012a3
 8001268:	080012c1 	.word	0x080012c1
 800126c:	080012d1 	.word	0x080012d1
 8001270:	080012ef 	.word	0x080012ef
 8001274:	08001309 	.word	0x08001309
		{
		case 2: // Thi gian UTC (hhmmss.sss)
			gps->timeUTC = atof(token);
 8001278:	6978      	ldr	r0, [r7, #20]
 800127a:	f005 fe56 	bl	8006f2a <atof>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fbd9 	bl	8000a3c <__aeabi_d2f>
 800128a:	4602      	mov	r2, r0
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	601a      	str	r2, [r3, #0]
			break;
 8001290:	e04a      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>
			//            case 3: // Trng thi (A/V)
			//                gps->status = token[0];
			//                break;

		case 4: // V 
			gps->lat = convertToDecimal(token);
 8001292:	6979      	ldr	r1, [r7, #20]
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f000 f857 	bl	8001348 <_ZN19GPSDataAnalysisTask16convertToDecimalEPc>
 800129a:	4602      	mov	r2, r0
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	605a      	str	r2, [r3, #4]
			break;
 80012a0:	e042      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>

		case 5: // Bc/Nam
			gps->ns = token[0];
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	781a      	ldrb	r2, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	751a      	strb	r2, [r3, #20]
			if(gps->ns == 'S') gps->lat = -gps->lat;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7d1b      	ldrb	r3, [r3, #20]
 80012ae:	2b53      	cmp	r3, #83	@ 0x53
 80012b0:	d137      	bne.n	8001322 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0xfa>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	605a      	str	r2, [r3, #4]
			break;
 80012be:	e030      	b.n	8001322 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0xfa>

		case 6: // Kinh 
			gps->lon = convertToDecimal(token);
 80012c0:	6979      	ldr	r1, [r7, #20]
 80012c2:	68f8      	ldr	r0, [r7, #12]
 80012c4:	f000 f840 	bl	8001348 <_ZN19GPSDataAnalysisTask16convertToDecimalEPc>
 80012c8:	4602      	mov	r2, r0
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	609a      	str	r2, [r3, #8]
			break;
 80012ce:	e02b      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>

		case 7: // ng/Ty
			gps->ew = token[0];
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	781a      	ldrb	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	755a      	strb	r2, [r3, #21]
			if(gps->ew == 'W') gps->lon = -gps->lon;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	7d5b      	ldrb	r3, [r3, #21]
 80012dc:	2b57      	cmp	r3, #87	@ 0x57
 80012de:	d122      	bne.n	8001326 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0xfe>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	609a      	str	r2, [r3, #8]
			break;
 80012ec:	e01b      	b.n	8001326 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0xfe>

		case 8: // Tc  (knots)
			gps->speed = atof(token);
 80012ee:	6978      	ldr	r0, [r7, #20]
 80012f0:	f005 fe1b 	bl	8006f2a <atof>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4610      	mov	r0, r2
 80012fa:	4619      	mov	r1, r3
 80012fc:	f7ff fb9e 	bl	8000a3c <__aeabi_d2f>
 8001300:	4602      	mov	r2, r0
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	60da      	str	r2, [r3, #12]
			break;
 8001306:	e00f      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>

		case 9: // Hng di chuyn
			gps->course = atof(token);
 8001308:	6978      	ldr	r0, [r7, #20]
 800130a:	f005 fe0e 	bl	8006f2a <atof>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fb91 	bl	8000a3c <__aeabi_d2f>
 800131a:	4602      	mov	r2, r0
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	611a      	str	r2, [r3, #16]
			break;
 8001320:	e002      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>
			break;
 8001322:	bf00      	nop
 8001324:	e000      	b.n	8001328 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x100>
			break;
 8001326:	bf00      	nop
			//                    gps->year = 2000 + atoi(y);
			//                }
			//                break;
		}

		token = strtok(NULL, ",");
 8001328:	4906      	ldr	r1, [pc, #24]	@ (8001344 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x11c>)
 800132a:	2000      	movs	r0, #0
 800132c:	f006 fddc 	bl	8007ee8 <strtok>
 8001330:	6178      	str	r0, [r7, #20]
	while(token != NULL)
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d185      	bne.n	8001244 <_ZN19GPSDataAnalysisTask10parseGNRMCEPcP10GPS_data_t+0x1c>
	}
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	08009ca8 	.word	0x08009ca8

08001348 <_ZN19GPSDataAnalysisTask16convertToDecimalEPc>:

float GPSDataAnalysisTask::convertToDecimal(char *nmeaCoord)
{
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b087      	sub	sp, #28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
	float val = atof(nmeaCoord);
 8001352:	6838      	ldr	r0, [r7, #0]
 8001354:	f005 fde9 	bl	8006f2a <atof>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4610      	mov	r0, r2
 800135e:	4619      	mov	r1, r3
 8001360:	f7ff fb6c 	bl	8000a3c <__aeabi_d2f>
 8001364:	4603      	mov	r3, r0
 8001366:	617b      	str	r3, [r7, #20]
	int degrees = (int)(val / 100);
 8001368:	4914      	ldr	r1, [pc, #80]	@ (80013bc <_ZN19GPSDataAnalysisTask16convertToDecimalEPc+0x74>)
 800136a:	6978      	ldr	r0, [r7, #20]
 800136c:	f7ff fd78 	bl	8000e60 <__aeabi_fdiv>
 8001370:	4603      	mov	r3, r0
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fe10 	bl	8000f98 <__aeabi_f2iz>
 8001378:	4603      	mov	r3, r0
 800137a:	613b      	str	r3, [r7, #16]
	float minutes = val - (degrees * 100);
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	2264      	movs	r2, #100	@ 0x64
 8001380:	fb02 f303 	mul.w	r3, r2, r3
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fc63 	bl	8000c50 <__aeabi_i2f>
 800138a:	4603      	mov	r3, r0
 800138c:	4619      	mov	r1, r3
 800138e:	6978      	ldr	r0, [r7, #20]
 8001390:	f7ff fba8 	bl	8000ae4 <__aeabi_fsub>
 8001394:	4603      	mov	r3, r0
 8001396:	60fb      	str	r3, [r7, #12]
	return degrees + minutes / 60.0f;
 8001398:	6938      	ldr	r0, [r7, #16]
 800139a:	f7ff fc59 	bl	8000c50 <__aeabi_i2f>
 800139e:	4604      	mov	r4, r0
 80013a0:	4907      	ldr	r1, [pc, #28]	@ (80013c0 <_ZN19GPSDataAnalysisTask16convertToDecimalEPc+0x78>)
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f7ff fd5c 	bl	8000e60 <__aeabi_fdiv>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4620      	mov	r0, r4
 80013ae:	f7ff fb9b 	bl	8000ae8 <__addsf3>
 80013b2:	4603      	mov	r3, r0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	371c      	adds	r7, #28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd90      	pop	{r4, r7, pc}
 80013bc:	42c80000 	.word	0x42c80000
 80013c0:	42700000 	.word	0x42700000

080013c4 <_ZN18readRawDataIMUTaskC1Ev>:
#include "IMUTask.h"

readRawDataIMUTask::readRawDataIMUTask(){}
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4618      	mov	r0, r3
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <_ZN18readRawDataIMUTask9startTaskEv>:
{

}

void readRawDataIMUTask::startTask ()
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f000 f805 	bl	80013f0 <_ZN18readRawDataIMUTask11processTaskEv>
		vTaskDelay(20);
 80013e6:	2014      	movs	r0, #20
 80013e8:	f004 fc7c 	bl	8005ce4 <vTaskDelay>
		processTask();
 80013ec:	bf00      	nop
 80013ee:	e7f7      	b.n	80013e0 <_ZN18readRawDataIMUTask9startTaskEv+0x8>

080013f0 <_ZN18readRawDataIMUTask11processTaskEv>:
	}
}


void readRawDataIMUTask::processTask(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80013f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013fc:	480f      	ldr	r0, [pc, #60]	@ (800143c <_ZN18readRawDataIMUTask11processTaskEv+0x4c>)
 80013fe:	f002 fa0d 	bl	800381c <HAL_GPIO_TogglePin>
	readData();
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 f820 	bl	8001448 <_ZN18readRawDataIMUTask8readDataEv>
	if(xQueueSend(QueueIMUToLora, &_IMU_data, 100) == pdPASS)
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <_ZN18readRawDataIMUTask11processTaskEv+0x50>)
 800140a:	6818      	ldr	r0, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f103 0108 	add.w	r1, r3, #8
 8001412:	2300      	movs	r3, #0
 8001414:	2264      	movs	r2, #100	@ 0x64
 8001416:	f003 ffc1 	bl	800539c <xQueueGenericSend>
 800141a:	4603      	mov	r3, r0
 800141c:	2b01      	cmp	r3, #1
	{

	}

	if(xQueueSend(QueueIMUToMicroSD, &_IMU_data, 100) == pdPASS)
 800141e:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <_ZN18readRawDataIMUTask11processTaskEv+0x54>)
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f103 0108 	add.w	r1, r3, #8
 8001428:	2300      	movs	r3, #0
 800142a:	2264      	movs	r2, #100	@ 0x64
 800142c:	f003 ffb6 	bl	800539c <xQueueGenericSend>
 8001430:	4603      	mov	r3, r0
 8001432:	2b01      	cmp	r3, #1
	{

	}

}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40011000 	.word	0x40011000
 8001440:	20000280 	.word	0x20000280
 8001444:	2000027c 	.word	0x2000027c

08001448 <_ZN18readRawDataIMUTask8readDataEv>:

void readRawDataIMUTask::readData(void)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
#pragma message ("chua viet ham doc IMU")
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr

0800145a <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 800145a:	b480      	push	{r7}
 800145c:	b085      	sub	sp, #20
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	6039      	str	r1, [r7, #0]
 8001464:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	881b      	ldrh	r3, [r3, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4053      	eors	r3, r2
 8001470:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8001472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001476:	011b      	lsls	r3, r3, #4
 8001478:	b25a      	sxtb	r2, r3
 800147a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147e:	4053      	eors	r3, r2
 8001480:	b25b      	sxtb	r3, r3
 8001482:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	b29b      	uxth	r3, r3
 800148c:	b21a      	sxth	r2, r3
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	b21b      	sxth	r3, r3
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b21b      	sxth	r3, r3
 8001496:	4053      	eors	r3, r2
 8001498:	b21a      	sxth	r2, r3
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	b21b      	sxth	r3, r3
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	4053      	eors	r3, r2
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	091b      	lsrs	r3, r3, #4
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4053      	eors	r3, r2
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	801a      	strh	r2, [r3, #0]
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014d0:	801a      	strh	r2, [r3, #0]
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 80014e8:	f107 030e 	add.w	r3, r7, #14
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ffe8 	bl	80014c2 <crc_init>
	while (length--) {
 80014f2:	e009      	b.n	8001508 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	607a      	str	r2, [r7, #4]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	f107 020e 	add.w	r2, r7, #14
 8001500:	4611      	mov	r1, r2
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ffa9 	bl	800145a <crc_accumulate>
	while (length--) {
 8001508:	887b      	ldrh	r3, [r7, #2]
 800150a:	1e5a      	subs	r2, r3, #1
 800150c:	807a      	strh	r2, [r7, #2]
 800150e:	2b00      	cmp	r3, #0
 8001510:	bf14      	ite	ne
 8001512:	2301      	movne	r3, #1
 8001514:	2300      	moveq	r3, #0
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1eb      	bne.n	80014f4 <crc_calculate+0x18>
        }
        return crcTmp;
 800151c:	89fb      	ldrh	r3, [r7, #14]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	4613      	mov	r3, r2
 8001532:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	617b      	str	r3, [r7, #20]
	while (length--) {
 8001538:	e007      	b.n	800154a <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	1c5a      	adds	r2, r3, #1
 800153e:	617a      	str	r2, [r7, #20]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	68f9      	ldr	r1, [r7, #12]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff88 	bl	800145a <crc_accumulate>
	while (length--) {
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	1e5a      	subs	r2, r3, #1
 800154e:	80fa      	strh	r2, [r7, #6]
 8001550:	2b00      	cmp	r3, #0
 8001552:	bf14      	ite	ne
 8001554:	2301      	movne	r3, #1
 8001556:	2300      	moveq	r3, #0
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1ed      	bne.n	800153a <crc_accumulate_buffer+0x14>
        }
}
 800155e:	bf00      	nop
 8001560:	bf00      	nop
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a0e      	ldr	r2, [pc, #56]	@ (80015b8 <mavlink_sha256_init+0x50>)
 8001580:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <mavlink_sha256_init+0x54>)
 8001586:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a0d      	ldr	r2, [pc, #52]	@ (80015c0 <mavlink_sha256_init+0x58>)
 800158c:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a0c      	ldr	r2, [pc, #48]	@ (80015c4 <mavlink_sha256_init+0x5c>)
 8001592:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a0c      	ldr	r2, [pc, #48]	@ (80015c8 <mavlink_sha256_init+0x60>)
 8001598:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a0b      	ldr	r2, [pc, #44]	@ (80015cc <mavlink_sha256_init+0x64>)
 800159e:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a0b      	ldr	r2, [pc, #44]	@ (80015d0 <mavlink_sha256_init+0x68>)
 80015a4:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <mavlink_sha256_init+0x6c>)
 80015aa:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	6a09e667 	.word	0x6a09e667
 80015bc:	bb67ae85 	.word	0xbb67ae85
 80015c0:	3c6ef372 	.word	0x3c6ef372
 80015c4:	a54ff53a 	.word	0xa54ff53a
 80015c8:	510e527f 	.word	0x510e527f
 80015cc:	9b05688c 	.word	0x9b05688c
 80015d0:	1f83d9ab 	.word	0x1f83d9ab
 80015d4:	5be0cd19 	.word	0x5be0cd19

080015d8 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 80015d8:	b480      	push	{r7}
 80015da:	b0cf      	sub	sp, #316	@ 0x13c
 80015dc:	af00      	add	r7, sp, #0
 80015de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80015e6:	6018      	str	r0, [r3, #0]
 80015e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015ec:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80015f0:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 80015f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 8001602:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001606:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 8001612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001616:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 8001622:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001626:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 8001632:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001636:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 8001642:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001646:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 8001652:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001656:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 8001662:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001666:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800166e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 8001672:	2300      	movs	r3, #0
 8001674:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001678:	e016      	b.n	80016a8 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 800167a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001684:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	4413      	add	r3, r2
 800168c:	6819      	ldr	r1, [r3, #0]
 800168e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001692:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001696:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800169a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 800169e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016a2:	3301      	adds	r3, #1
 80016a4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80016a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016ac:	2b0f      	cmp	r3, #15
 80016ae:	dde4      	ble.n	800167a <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 80016b0:	2310      	movs	r3, #16
 80016b2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80016b6:	e069      	b.n	800178c <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80016b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016bc:	1e9a      	subs	r2, r3, #2
 80016be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80016c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ca:	ea4f 4273 	mov.w	r2, r3, ror #17
 80016ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016d2:	1e99      	subs	r1, r3, #2
 80016d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80016dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80016e0:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80016e4:	405a      	eors	r2, r3
 80016e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016ea:	1e99      	subs	r1, r3, #2
 80016ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80016f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80016f8:	0a9b      	lsrs	r3, r3, #10
 80016fa:	405a      	eors	r2, r3
 80016fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001700:	1fd9      	subs	r1, r3, #7
 8001702:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001706:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800170a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800170e:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8001710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001714:	f1a3 010f 	sub.w	r1, r3, #15
 8001718:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800171c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001720:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001724:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8001728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800172c:	f1a3 000f 	sub.w	r0, r3, #15
 8001730:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001734:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001738:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800173c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8001740:	4059      	eors	r1, r3
 8001742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001746:	f1a3 000f 	sub.w	r0, r3, #15
 800174a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800174e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001752:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001756:	08db      	lsrs	r3, r3, #3
 8001758:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800175a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800175c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001760:	f1a3 0110 	sub.w	r1, r3, #16
 8001764:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001768:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800176c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001770:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8001772:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001776:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800177a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800177e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8001782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001786:	3301      	adds	r3, #1
 8001788:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800178c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001790:	2b3f      	cmp	r3, #63	@ 0x3f
 8001792:	dd91      	ble.n	80016b8 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800179a:	e078      	b.n	800188e <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800179c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017a0:	ea4f 12b3 	mov.w	r2, r3, ror #6
 80017a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017a8:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80017ac:	405a      	eors	r2, r3
 80017ae:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017b2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80017b6:	405a      	eors	r2, r3
 80017b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017bc:	441a      	add	r2, r3
 80017be:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80017c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017c6:	4019      	ands	r1, r3
 80017c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017cc:	43d8      	mvns	r0, r3
 80017ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80017d2:	4003      	ands	r3, r0
 80017d4:	404b      	eors	r3, r1
 80017d6:	441a      	add	r2, r3
 80017d8:	496e      	ldr	r1, [pc, #440]	@ (8001994 <mavlink_sha256_calc+0x3bc>)
 80017da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017e2:	441a      	add	r2, r3
 80017e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80017e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80017ec:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 80017f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80017f4:	4413      	add	r3, r2
 80017f6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80017fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017fe:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8001802:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001806:	ea4f 3373 	mov.w	r3, r3, ror #13
 800180a:	405a      	eors	r2, r3
 800180c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001810:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8001814:	405a      	eors	r2, r3
 8001816:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 800181a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800181e:	4059      	eors	r1, r3
 8001820:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001824:	4019      	ands	r1, r3
 8001826:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800182a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800182e:	4003      	ands	r3, r0
 8001830:	404b      	eors	r3, r1
 8001832:	4413      	add	r3, r2
 8001834:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 8001838:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800183c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 8001840:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001844:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 8001848:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800184c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 8001850:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8001854:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001858:	4413      	add	r3, r2
 800185a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 800185e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001862:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 8001866:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800186a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 800186e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001872:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 8001876:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800187a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800187e:	4413      	add	r3, r2
 8001880:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8001884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001888:	3301      	adds	r3, #1
 800188a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800188e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001892:	2b3f      	cmp	r3, #63	@ 0x3f
 8001894:	dd82      	ble.n	800179c <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 8001896:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800189a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80018a6:	441a      	add	r2, r3
 80018a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 80018b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80018c4:	441a      	add	r2, r3
 80018c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 80018d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018d6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80018e2:	441a      	add	r2, r3
 80018e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 80018f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80018f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	695a      	ldr	r2, [r3, #20]
 80018fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001900:	441a      	add	r2, r3
 8001902:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001906:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 800190e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001912:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	699a      	ldr	r2, [r3, #24]
 800191a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800191e:	441a      	add	r2, r3
 8001920:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001924:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 800192c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001930:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	69da      	ldr	r2, [r3, #28]
 8001938:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800193c:	441a      	add	r2, r3
 800193e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001942:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 800194a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800194e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6a1a      	ldr	r2, [r3, #32]
 8001956:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800195a:	441a      	add	r2, r3
 800195c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001960:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 8001968:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800196c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001974:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001978:	441a      	add	r2, r3
 800197a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800197e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001986:	bf00      	nop
 8001988:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	08009cf0 	.word	0x08009cf0

08001998 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b09c      	sub	sp, #112	@ 0x70
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	441a      	add	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d904      	bls.n	80019d0 <mavlink_sha256_update+0x38>
	++m->sz[1];
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 80019d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80019d2:	08db      	lsrs	r3, r3, #3
 80019d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019d8:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 80019da:	e057      	b.n	8001a8c <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 80019dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019de:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80019e2:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d201      	bcs.n	80019f0 <mavlink_sha256_update+0x58>
            l = len;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80019f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019f8:	4413      	add	r3, r2
 80019fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80019fc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80019fe:	4618      	mov	r0, r3
 8001a00:	f006 fc09 	bl	8008216 <memcpy>
	offset += l;
 8001a04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001a06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a08:	4413      	add	r3, r2
 8001a0a:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 8001a0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001a0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a10:	4413      	add	r3, r2
 8001a12:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8001a1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a1e:	2b40      	cmp	r3, #64	@ 0x40
 8001a20:	d134      	bne.n	8001a8c <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	3328      	adds	r3, #40	@ 0x28
 8001a26:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 8001a28:	2300      	movs	r3, #0
 8001a2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a2c:	e023      	b.n	8001a76 <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8001a2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001a34:	4413      	add	r3, r2
 8001a36:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8001a38:	f107 0210 	add.w	r2, r7, #16
 8001a3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4413      	add	r3, r2
 8001a42:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 8001a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a46:	3303      	adds	r3, #3
 8001a48:	781a      	ldrb	r2, [r3, #0]
 8001a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a4c:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8001a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a50:	1c9a      	adds	r2, r3, #2
 8001a52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a54:	3301      	adds	r3, #1
 8001a56:	7812      	ldrb	r2, [r2, #0]
 8001a58:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8001a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a60:	3302      	adds	r3, #2
 8001a62:	7812      	ldrb	r2, [r2, #0]
 8001a64:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8001a66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a68:	3303      	adds	r3, #3
 8001a6a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8001a70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a72:	3301      	adds	r3, #1
 8001a74:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a78:	2b0f      	cmp	r3, #15
 8001a7a:	ddd8      	ble.n	8001a2e <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	4619      	mov	r1, r3
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f7ff fda8 	bl	80015d8 <mavlink_sha256_calc>
	    offset = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1a4      	bne.n	80019dc <mavlink_sha256_update+0x44>
	}
    }
}
 8001a92:	bf00      	nop
 8001a94:	bf00      	nop
 8001a96:	3770      	adds	r7, #112	@ 0x70
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b098      	sub	sp, #96	@ 0x60
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	08db      	lsrs	r3, r3, #3
 8001aac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001ab2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ab4:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 8001ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001abc:	3301      	adds	r3, #1
 8001abe:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3308      	adds	r3, #8
 8001ac4:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 8001ac6:	2380      	movs	r3, #128	@ 0x80
 8001ac8:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	3301      	adds	r3, #1
 8001ad0:	2247      	movs	r2, #71	@ 0x47
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f006 f9ec 	bl	8007eb2 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ae0:	3307      	adds	r3, #7
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	3360      	adds	r3, #96	@ 0x60
 8001ae6:	443b      	add	r3, r7
 8001ae8:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0a1a      	lsrs	r2, r3, #8
 8001af2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001af4:	3306      	adds	r3, #6
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	3360      	adds	r3, #96	@ 0x60
 8001afa:	443b      	add	r3, r7
 8001afc:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	0c1a      	lsrs	r2, r3, #16
 8001b06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b08:	3305      	adds	r3, #5
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	3360      	adds	r3, #96	@ 0x60
 8001b0e:	443b      	add	r3, r7
 8001b10:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	0e1a      	lsrs	r2, r3, #24
 8001b1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	3360      	adds	r3, #96	@ 0x60
 8001b22:	443b      	add	r3, r7
 8001b24:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b2e:	3303      	adds	r3, #3
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	3360      	adds	r3, #96	@ 0x60
 8001b34:	443b      	add	r3, r7
 8001b36:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	0a1a      	lsrs	r2, r3, #8
 8001b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b42:	3302      	adds	r3, #2
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	3360      	adds	r3, #96	@ 0x60
 8001b48:	443b      	add	r3, r7
 8001b4a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	0c1a      	lsrs	r2, r3, #16
 8001b54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b56:	3301      	adds	r3, #1
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	3360      	adds	r3, #96	@ 0x60
 8001b5c:	443b      	add	r3, r7
 8001b5e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	0e1b      	lsrs	r3, r3, #24
 8001b68:	b2d9      	uxtb	r1, r3
 8001b6a:	f107 020c 	add.w	r2, r7, #12
 8001b6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b70:	4413      	add	r3, r2
 8001b72:	460a      	mov	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8001b76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b78:	f103 0208 	add.w	r2, r3, #8
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4619      	mov	r1, r3
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ff08 	bl	8001998 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8001b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b8a:	78da      	ldrb	r2, [r3, #3]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	3301      	adds	r3, #1
 8001b94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001b96:	7892      	ldrb	r2, [r2, #2]
 8001b98:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	3302      	adds	r3, #2
 8001b9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001ba0:	7852      	ldrb	r2, [r2, #1]
 8001ba2:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	3303      	adds	r3, #3
 8001ba8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001baa:	7812      	ldrb	r2, [r2, #0]
 8001bac:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bb4:	79d2      	ldrb	r2, [r2, #7]
 8001bb6:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	3305      	adds	r3, #5
 8001bbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bbe:	7992      	ldrb	r2, [r2, #6]
 8001bc0:	701a      	strb	r2, [r3, #0]
}
 8001bc2:	bf00      	nop
 8001bc4:	3760      	adds	r7, #96	@ 0x60
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8001bd6:	79fa      	ldrb	r2, [r7, #7]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	4a03      	ldr	r2, [pc, #12]	@ (8001bf0 <mavlink_get_channel_status+0x24>)
 8001be2:	4413      	add	r3, r2
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	200001f4 	.word	0x200001f4

08001bf4 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8001bf4:	b5b0      	push	{r4, r5, r7, lr}
 8001bf6:	b0a0      	sub	sp, #128	@ 0x80
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <mavlink_sign_packet+0x20>
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <mavlink_sign_packet+0x24>
	    return 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	e04f      	b.n	8001cb8 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	785a      	ldrb	r2, [r3, #1]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c26:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	f107 0110 	add.w	r1, r7, #16
 8001c32:	2206      	movs	r2, #6
 8001c34:	4618      	mov	r0, r3
 8001c36:	f006 faee 	bl	8008216 <memcpy>
	signing->timestamp++;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c40:	1c54      	adds	r4, r2, #1
 8001c42:	f143 0500 	adc.w	r5, r3, #0
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 8001c4c:	f107 0318 	add.w	r3, r7, #24
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fc89 	bl	8001568 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f103 0110 	add.w	r1, r3, #16
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	2220      	movs	r2, #32
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fe98 	bl	8001998 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8001c68:	78fa      	ldrb	r2, [r7, #3]
 8001c6a:	f107 0318 	add.w	r3, r7, #24
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fe91 	bl	8001998 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001c76:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 8001c7a:	f107 0318 	add.w	r3, r7, #24
 8001c7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fe88 	bl	8001998 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001c88:	f107 0318 	add.w	r3, r7, #24
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fe80 	bl	8001998 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001c98:	f107 0318 	add.w	r3, r7, #24
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	68b9      	ldr	r1, [r7, #8]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff fe79 	bl	8001998 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	1dda      	adds	r2, r3, #7
 8001caa:	f107 0318 	add.w	r3, r7, #24
 8001cae:	4611      	mov	r1, r2
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fef3 	bl	8001a9c <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8001cb6:	230d      	movs	r3, #13
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3780      	adds	r7, #128	@ 0x80
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bdb0      	pop	{r4, r5, r7, pc}

08001cc0 <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001ccc:	e002      	b.n	8001cd4 <_mav_trim_payload+0x14>
		length--;
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d906      	bls.n	8001ce8 <_mav_trim_payload+0x28>
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f2      	beq.n	8001cce <_mav_trim_payload+0xe>
	}
	return length;
 8001ce8:	78fb      	ldrb	r3, [r7, #3]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	b08f      	sub	sp, #60	@ 0x3c
 8001cf8:	af04      	add	r7, sp, #16
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	72fb      	strb	r3, [r7, #11]
 8001d02:	4613      	mov	r3, r2
 8001d04:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7b1b      	ldrb	r3, [r3, #12]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	bf14      	ite	ne
 8001d12:	2301      	movne	r3, #1
 8001d14:	2300      	moveq	r3, #0
 8001d16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#ifndef MAVLINK_NO_SIGN_PACKET
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001d1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d1e:	f083 0301 	eor.w	r3, r3, #1
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00c      	beq.n	8001d42 <mavlink_finalize_message_buffer+0x4e>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d008      	beq.n	8001d42 <mavlink_finalize_message_buffer+0x4e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <mavlink_finalize_message_buffer+0x4e>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <mavlink_finalize_message_buffer+0x50>
 8001d42:	2300      	movs	r3, #0
 8001d44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#else
	bool signing = false;
#endif
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8001d48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <mavlink_finalize_message_buffer+0x60>
 8001d50:	230d      	movs	r3, #13
 8001d52:	e000      	b.n	8001d56 <mavlink_finalize_message_buffer+0x62>
 8001d54:	2300      	movs	r3, #0
 8001d56:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001d5a:	230a      	movs	r3, #10
 8001d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8001d60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d006      	beq.n	8001d76 <mavlink_finalize_message_buffer+0x82>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	22fe      	movs	r2, #254	@ 0xfe
 8001d6c:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001d6e:	2306      	movs	r3, #6
 8001d70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d74:	e002      	b.n	8001d7c <mavlink_finalize_message_buffer+0x88>
	} else {
		msg->magic = MAVLINK_STX;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	22fd      	movs	r2, #253	@ 0xfd
 8001d7a:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001d7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <mavlink_finalize_message_buffer+0x96>
 8001d84:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d88:	e009      	b.n	8001d9e <mavlink_finalize_message_buffer+0xaa>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	330c      	adds	r3, #12
 8001d8e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8001d92:	4611      	mov	r1, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff93 	bl	8001cc0 <_mav_trim_payload>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	7afa      	ldrb	r2, [r7, #11]
 8001da6:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	7aba      	ldrb	r2, [r7, #10]
 8001dac:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8001db4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d006      	beq.n	8001dca <mavlink_finalize_message_buffer+0xd6>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	791b      	ldrb	r3, [r3, #4]
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	799a      	ldrb	r2, [r3, #6]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	799b      	ldrb	r3, [r3, #6]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	789b      	ldrb	r3, [r3, #2]
 8001de8:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	78db      	ldrb	r3, [r3, #3]
 8001dee:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 8001df0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d013      	beq.n	8001e20 <mavlink_finalize_message_buffer+0x12c>
		buf[2] = msg->seq;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	799b      	ldrb	r3, [r3, #6]
 8001dfc:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	79db      	ldrb	r3, [r3, #7]
 8001e02:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	7a1b      	ldrb	r3, [r3, #8]
 8001e08:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	7a5a      	ldrb	r2, [r3, #9]
 8001e0e:	7a99      	ldrb	r1, [r3, #10]
 8001e10:	0209      	lsls	r1, r1, #8
 8001e12:	430a      	orrs	r2, r1
 8001e14:	7adb      	ldrb	r3, [r3, #11]
 8001e16:	041b      	lsls	r3, r3, #16
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	777b      	strb	r3, [r7, #29]
 8001e1e:	e030      	b.n	8001e82 <mavlink_finalize_message_buffer+0x18e>
	} else {
		buf[2] = msg->incompat_flags;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	791b      	ldrb	r3, [r3, #4]
 8001e24:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	795b      	ldrb	r3, [r3, #5]
 8001e2a:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	799b      	ldrb	r3, [r3, #6]
 8001e30:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	79db      	ldrb	r3, [r3, #7]
 8001e36:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	7a1b      	ldrb	r3, [r3, #8]
 8001e3c:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	7a5a      	ldrb	r2, [r3, #9]
 8001e42:	7a99      	ldrb	r1, [r3, #10]
 8001e44:	0209      	lsls	r1, r1, #8
 8001e46:	430a      	orrs	r2, r1
 8001e48:	7adb      	ldrb	r3, [r3, #11]
 8001e4a:	041b      	lsls	r3, r3, #16
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	7a5a      	ldrb	r2, [r3, #9]
 8001e56:	7a99      	ldrb	r1, [r3, #10]
 8001e58:	0209      	lsls	r1, r1, #8
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	7adb      	ldrb	r3, [r3, #11]
 8001e5e:	041b      	lsls	r3, r3, #16
 8001e60:	4313      	orrs	r3, r2
 8001e62:	121b      	asrs	r3, r3, #8
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	7a5a      	ldrb	r2, [r3, #9]
 8001e6e:	7a99      	ldrb	r1, [r3, #10]
 8001e70:	0209      	lsls	r1, r1, #8
 8001e72:	430a      	orrs	r2, r1
 8001e74:	7adb      	ldrb	r3, [r3, #11]
 8001e76:	041b      	lsls	r3, r3, #16
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	141b      	asrs	r3, r3, #16
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	f107 0318 	add.w	r3, r7, #24
 8001e90:	3301      	adds	r3, #1
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fb21 	bl	80014dc <crc_calculate>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f103 010c 	add.w	r1, r3, #12
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	78db      	ldrb	r3, [r3, #3]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	f107 0316 	add.w	r3, r7, #22
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fb39 	bl	8001526 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8001eb4:	f107 0216 	add.w	r2, r7, #22
 8001eb8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff facb 	bl	800145a <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001ec4:	8af9      	ldrh	r1, [r7, #22]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	330c      	adds	r3, #12
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	78d2      	ldrb	r2, [r2, #3]
 8001ece:	4413      	add	r3, r2
 8001ed0:	b2ca      	uxtb	r2, r1
 8001ed2:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001ed4:	8afb      	ldrh	r3, [r7, #22]
 8001ed6:	0a1b      	lsrs	r3, r3, #8
 8001ed8:	b299      	uxth	r1, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f103 020c 	add.w	r2, r3, #12
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	78db      	ldrb	r3, [r3, #3]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b2ca      	uxtb	r2, r1
 8001eea:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8001eec:	8afa      	ldrh	r2, [r7, #22]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	801a      	strh	r2, [r3, #0]

#ifndef MAVLINK_NO_SIGN_PACKET
	if (signing) {
 8001ef2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d01a      	beq.n	8001f30 <mavlink_finalize_message_buffer+0x23c>
		mavlink_sign_packet(status->signing,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f503 758b 	add.w	r5, r3, #278	@ 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001f0c:	68f9      	ldr	r1, [r7, #12]
 8001f0e:	310c      	adds	r1, #12
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8001f14:	4401      	add	r1, r0
 8001f16:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 8001f1a:	f107 0018 	add.w	r0, r7, #24
 8001f1e:	9102      	str	r1, [sp, #8]
 8001f20:	9201      	str	r2, [sp, #4]
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	4633      	mov	r3, r6
 8001f26:	4602      	mov	r2, r0
 8001f28:	4629      	mov	r1, r5
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	f7ff fe62 	bl	8001bf4 <mavlink_sign_packet>
	}
#endif

	return msg->len + header_len + 2 + signature_len;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	78db      	ldrb	r3, [r3, #3]
 8001f34:	461a      	mov	r2, r3
 8001f36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	4413      	add	r3, r2
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	b29b      	uxth	r3, r3
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	372c      	adds	r7, #44	@ 0x2c
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f56 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b088      	sub	sp, #32
 8001f5a:	af04      	add	r7, sp, #16
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	4608      	mov	r0, r1
 8001f60:	4611      	mov	r1, r2
 8001f62:	461a      	mov	r2, r3
 8001f64:	4603      	mov	r3, r0
 8001f66:	70fb      	strb	r3, [r7, #3]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	70bb      	strb	r3, [r7, #2]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8001f70:	787b      	ldrb	r3, [r7, #1]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fe2a 	bl	8001bcc <mavlink_get_channel_status>
 8001f78:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8001f7a:	78ba      	ldrb	r2, [r7, #2]
 8001f7c:	78f9      	ldrb	r1, [r7, #3]
 8001f7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f82:	9302      	str	r3, [sp, #8]
 8001f84:	7f3b      	ldrb	r3, [r7, #28]
 8001f86:	9301      	str	r3, [sp, #4]
 8001f88:	7e3b      	ldrb	r3, [r7, #24]
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff feb0 	bl	8001cf4 <mavlink_finalize_message_buffer>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af04      	add	r7, sp, #16
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	4608      	mov	r0, r1
 8001fa8:	4611      	mov	r1, r2
 8001faa:	461a      	mov	r2, r3
 8001fac:	4603      	mov	r3, r0
 8001fae:	70fb      	strb	r3, [r7, #3]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	70bb      	strb	r3, [r7, #2]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8001fb8:	78ba      	ldrb	r2, [r7, #2]
 8001fba:	78f9      	ldrb	r1, [r7, #3]
 8001fbc:	7d3b      	ldrb	r3, [r7, #20]
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	7c3b      	ldrb	r3, [r7, #16]
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	787b      	ldrb	r3, [r7, #1]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7ff ffc3 	bl	8001f56 <mavlink_finalize_message_chan>
 8001fd0:	4603      	mov	r3, r0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	78db      	ldrb	r3, [r3, #3]
 8001fe8:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	789b      	ldrb	r3, [r3, #2]
 8001fee:	2bfe      	cmp	r3, #254	@ 0xfe
 8001ff0:	d13a      	bne.n	8002068 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001ff6:	2305      	movs	r3, #5
 8001ff8:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	789a      	ldrb	r2, [r3, #2]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3301      	adds	r3, #1
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3302      	adds	r3, #2
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	7992      	ldrb	r2, [r2, #6]
 8002012:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3303      	adds	r3, #3
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	79d2      	ldrb	r2, [r2, #7]
 800201c:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3304      	adds	r3, #4
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	7a12      	ldrb	r2, [r2, #8]
 8002026:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	7a5a      	ldrb	r2, [r3, #9]
 800202c:	7a99      	ldrb	r1, [r3, #10]
 800202e:	0209      	lsls	r1, r1, #8
 8002030:	430a      	orrs	r2, r1
 8002032:	7adb      	ldrb	r3, [r3, #11]
 8002034:	041b      	lsls	r3, r3, #16
 8002036:	4313      	orrs	r3, r2
 8002038:	461a      	mov	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3305      	adds	r3, #5
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	1d98      	adds	r0, r3, #6
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f103 010c 	add.w	r1, r3, #12
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	78db      	ldrb	r3, [r3, #3]
 8002050:	461a      	mov	r2, r3
 8002052:	f006 f8e0 	bl	8008216 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8002056:	7dbb      	ldrb	r3, [r7, #22]
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	78d2      	ldrb	r2, [r2, #3]
 800205c:	4413      	add	r3, r2
 800205e:	3301      	adds	r3, #1
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	e06c      	b.n	8002142 <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	330c      	adds	r3, #12
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fe25 	bl	8001cc0 <_mav_trim_payload>
 8002076:	4603      	mov	r3, r0
 8002078:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800207a:	2309      	movs	r3, #9
 800207c:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	789a      	ldrb	r2, [r3, #2]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3301      	adds	r3, #1
 800208a:	7bfa      	ldrb	r2, [r7, #15]
 800208c:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3302      	adds	r3, #2
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	7912      	ldrb	r2, [r2, #4]
 8002096:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3303      	adds	r3, #3
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	7952      	ldrb	r2, [r2, #5]
 80020a0:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	3304      	adds	r3, #4
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	7992      	ldrb	r2, [r2, #6]
 80020aa:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3305      	adds	r3, #5
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	79d2      	ldrb	r2, [r2, #7]
 80020b4:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3306      	adds	r3, #6
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	7a12      	ldrb	r2, [r2, #8]
 80020be:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	7a5a      	ldrb	r2, [r3, #9]
 80020c4:	7a99      	ldrb	r1, [r3, #10]
 80020c6:	0209      	lsls	r1, r1, #8
 80020c8:	430a      	orrs	r2, r1
 80020ca:	7adb      	ldrb	r3, [r3, #11]
 80020cc:	041b      	lsls	r3, r3, #16
 80020ce:	4313      	orrs	r3, r2
 80020d0:	461a      	mov	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3307      	adds	r3, #7
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	7a5a      	ldrb	r2, [r3, #9]
 80020de:	7a99      	ldrb	r1, [r3, #10]
 80020e0:	0209      	lsls	r1, r1, #8
 80020e2:	430a      	orrs	r2, r1
 80020e4:	7adb      	ldrb	r3, [r3, #11]
 80020e6:	041b      	lsls	r3, r3, #16
 80020e8:	4313      	orrs	r3, r2
 80020ea:	121a      	asrs	r2, r3, #8
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3308      	adds	r3, #8
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	7a5a      	ldrb	r2, [r3, #9]
 80020f8:	7a99      	ldrb	r1, [r3, #10]
 80020fa:	0209      	lsls	r1, r1, #8
 80020fc:	430a      	orrs	r2, r1
 80020fe:	7adb      	ldrb	r3, [r3, #11]
 8002100:	041b      	lsls	r3, r3, #16
 8002102:	4313      	orrs	r3, r2
 8002104:	141a      	asrs	r2, r3, #16
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3309      	adds	r3, #9
 800210a:	b2d2      	uxtb	r2, r2
 800210c:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f103 000a 	add.w	r0, r3, #10
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	330c      	adds	r3, #12
 8002118:	7bfa      	ldrb	r2, [r7, #15]
 800211a:	4619      	mov	r1, r3
 800211c:	f006 f87b 	bl	8008216 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8002120:	7dba      	ldrb	r2, [r7, #22]
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	4413      	add	r3, r2
 8002126:	3301      	adds	r3, #1
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4413      	add	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	791b      	ldrb	r3, [r3, #4]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <mavlink_msg_to_send_buffer+0x164>
 800213a:	230d      	movs	r3, #13
 800213c:	e000      	b.n	8002140 <mavlink_msg_to_send_buffer+0x166>
 800213e:	2300      	movs	r3, #0
 8002140:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	b29b      	uxth	r3, r3
 8002148:	b2da      	uxtb	r2, r3
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	b29b      	uxth	r3, r3
 8002154:	0a1b      	lsrs	r3, r3, #8
 8002156:	b29a      	uxth	r2, r3
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	3301      	adds	r3, #1
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d008      	beq.n	8002178 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1c98      	adds	r0, r3, #2
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8002170:	7dfa      	ldrb	r2, [r7, #23]
 8002172:	4619      	mov	r1, r3
 8002174:	f006 f84f 	bl	8008216 <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8002178:	7dbb      	ldrb	r3, [r7, #22]
 800217a:	b29a      	uxth	r2, r3
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	b29b      	uxth	r3, r3
 8002180:	4413      	add	r3, r2
 8002182:	b29a      	uxth	r2, r3
 8002184:	7dfb      	ldrb	r3, [r7, #23]
 8002186:	b29b      	uxth	r3, r3
 8002188:	4413      	add	r3, r2
 800218a:	b29b      	uxth	r3, r3
 800218c:	3303      	adds	r3, #3
 800218e:	b29b      	uxth	r3, r3
}
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <mavlink_msg_sensor_data_pack>:
 * @param gps_sample_time [ms] Thi gian ly mu GPS
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_sensor_data_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t utc_time, float latitude, float longitude, float speed, float course, float voltage, float acc_x, float acc_y, float acc_z, float gyro_x, float gyro_y, float gyro_z, float temperature, float humidity, float pressure, float co_concentration, float pm_diameter, float distance, uint32_t gps_sample_time)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b09a      	sub	sp, #104	@ 0x68
 800219c:	af02      	add	r7, sp, #8
 800219e:	60ba      	str	r2, [r7, #8]
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	460b      	mov	r3, r1
 80021a8:	73bb      	strb	r3, [r7, #14]
    _mav_put_uint32_t(buf, 72, gps_sample_time);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_SENSOR_DATA_LEN);
#else
    mavlink_sensor_data_t packet;
    packet.utc_time = utc_time;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	617b      	str	r3, [r7, #20]
    packet.latitude = latitude;
 80021ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021b0:	61bb      	str	r3, [r7, #24]
    packet.longitude = longitude;
 80021b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80021b4:	61fb      	str	r3, [r7, #28]
    packet.speed = speed;
 80021b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80021b8:	623b      	str	r3, [r7, #32]
    packet.course = course;
 80021ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
    packet.voltage = voltage;
 80021be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80021c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    packet.acc_x = acc_x;
 80021c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80021c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    packet.acc_y = acc_y;
 80021c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80021ca:	633b      	str	r3, [r7, #48]	@ 0x30
    packet.acc_z = acc_z;
 80021cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021d0:	637b      	str	r3, [r7, #52]	@ 0x34
    packet.gyro_x = gyro_x;
 80021d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    packet.gyro_y = gyro_y;
 80021d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    packet.gyro_z = gyro_z;
 80021de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021e2:	643b      	str	r3, [r7, #64]	@ 0x40
    packet.temperature = temperature;
 80021e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021e8:	647b      	str	r3, [r7, #68]	@ 0x44
    packet.humidity = humidity;
 80021ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    packet.pressure = pressure;
 80021f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    packet.co_concentration = co_concentration;
 80021f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021fa:	653b      	str	r3, [r7, #80]	@ 0x50
    packet.pm_diameter = pm_diameter;
 80021fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002200:	657b      	str	r3, [r7, #84]	@ 0x54
    packet.distance = distance;
 8002202:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002206:	65bb      	str	r3, [r7, #88]	@ 0x58
    packet.gps_sample_time = gps_sample_time;
 8002208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800220c:	65fb      	str	r3, [r7, #92]	@ 0x5c

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SENSOR_DATA_LEN);
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	330c      	adds	r3, #12
 8002212:	f107 0114 	add.w	r1, r7, #20
 8002216:	224c      	movs	r2, #76	@ 0x4c
 8002218:	4618      	mov	r0, r3
 800221a:	f005 fffc 	bl	8008216 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_SENSOR_DATA;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2200      	movs	r2, #0
 8002222:	f062 0268 	orn	r2, r2, #104	@ 0x68
 8002226:	725a      	strb	r2, [r3, #9]
 8002228:	2200      	movs	r2, #0
 800222a:	729a      	strb	r2, [r3, #10]
 800222c:	2200      	movs	r2, #0
 800222e:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_SENSOR_DATA_MIN_LEN, MAVLINK_MSG_ID_SENSOR_DATA_LEN, MAVLINK_MSG_ID_SENSOR_DATA_CRC);
 8002230:	7bba      	ldrb	r2, [r7, #14]
 8002232:	7bf9      	ldrb	r1, [r7, #15]
 8002234:	23e4      	movs	r3, #228	@ 0xe4
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	234c      	movs	r3, #76	@ 0x4c
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	234c      	movs	r3, #76	@ 0x4c
 800223e:	68b8      	ldr	r0, [r7, #8]
 8002240:	f7ff fead 	bl	8001f9e <mavlink_finalize_message>
 8002244:	4603      	mov	r3, r0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3760      	adds	r7, #96	@ 0x60
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <mavlink_msg_sensor_data_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param sensor_data C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_sensor_data_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_sensor_data_t* sensor_data)
{
 800224e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002252:	b09f      	sub	sp, #124	@ 0x7c
 8002254:	af12      	add	r7, sp, #72	@ 0x48
 8002256:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
 800225a:	4603      	mov	r3, r0
 800225c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002260:	460b      	mov	r3, r1
 8002262:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    return mavlink_msg_sensor_data_pack(system_id, component_id, msg, sensor_data->utc_time, sensor_data->latitude, sensor_data->longitude, sensor_data->speed, sensor_data->course, sensor_data->voltage, sensor_data->acc_x, sensor_data->acc_y, sensor_data->acc_z, sensor_data->gyro_x, sensor_data->gyro_y, sensor_data->gyro_z, sensor_data->temperature, sensor_data->humidity, sensor_data->pressure, sensor_data->co_concentration, sensor_data->pm_diameter, sensor_data->distance, sensor_data->gps_sample_time);
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	623b      	str	r3, [r7, #32]
 800226c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226e:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8002278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8002284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002286:	695a      	ldr	r2, [r3, #20]
 8002288:	61fa      	str	r2, [r7, #28]
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	6999      	ldr	r1, [r3, #24]
 800228e:	61b9      	str	r1, [r7, #24]
 8002290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002292:	69d8      	ldr	r0, [r3, #28]
 8002294:	6178      	str	r0, [r7, #20]
 8002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002298:	6a1c      	ldr	r4, [r3, #32]
 800229a:	613c      	str	r4, [r7, #16]
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	f8d3 c024 	ldr.w	ip, [r3, #36]	@ 0x24
 80022a2:	f8c7 c00c 	str.w	ip, [r7, #12]
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	f8d3 e028 	ldr.w	lr, [r3, #40]	@ 0x28
 80022ac:	f8c7 e008 	str.w	lr, [r7, #8]
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b8:	f8d3 e030 	ldr.w	lr, [r3, #48]	@ 0x30
 80022bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022be:	f8d3 c034 	ldr.w	ip, [r3, #52]	@ 0x34
 80022c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c4:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80022d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80022da:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 80022de:	9311      	str	r3, [sp, #68]	@ 0x44
 80022e0:	9210      	str	r2, [sp, #64]	@ 0x40
 80022e2:	910f      	str	r1, [sp, #60]	@ 0x3c
 80022e4:	950e      	str	r5, [sp, #56]	@ 0x38
 80022e6:	960d      	str	r6, [sp, #52]	@ 0x34
 80022e8:	f8cd c030 	str.w	ip, [sp, #48]	@ 0x30
 80022ec:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 80022f0:	687d      	ldr	r5, [r7, #4]
 80022f2:	950a      	str	r5, [sp, #40]	@ 0x28
 80022f4:	f8d7 e008 	ldr.w	lr, [r7, #8]
 80022f8:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80022fc:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8002300:	f8cd c020 	str.w	ip, [sp, #32]
 8002304:	693e      	ldr	r6, [r7, #16]
 8002306:	9607      	str	r6, [sp, #28]
 8002308:	697d      	ldr	r5, [r7, #20]
 800230a:	9506      	str	r5, [sp, #24]
 800230c:	69b9      	ldr	r1, [r7, #24]
 800230e:	9105      	str	r1, [sp, #20]
 8002310:	69fa      	ldr	r2, [r7, #28]
 8002312:	9204      	str	r2, [sp, #16]
 8002314:	f8cd b00c 	str.w	fp, [sp, #12]
 8002318:	f8cd a008 	str.w	sl, [sp, #8]
 800231c:	f8cd 9004 	str.w	r9, [sp, #4]
 8002320:	f8cd 8000 	str.w	r8, [sp]
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002328:	4621      	mov	r1, r4
 800232a:	f7ff ff35 	bl	8002198 <mavlink_msg_sensor_data_pack>
 800232e:	4603      	mov	r3, r0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3734      	adds	r7, #52	@ 0x34
 8002334:	46bd      	mov	sp, r7
 8002336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800233a <_ZN20LoraComunicationTaskC1Ev>:
#include <LoraComunicationTask.h>

LoraComunicationTask::LoraComunicationTask(){counter = 0;}
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <_ZN20LoraComunicationTask9startTaskEv>:

}


void LoraComunicationTask::startTask()
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f802 	bl	8002368 <_ZN20LoraComunicationTask11processTaskEv>
 8002364:	e7fb      	b.n	800235e <_ZN20LoraComunicationTask9startTaskEv+0x8>
	...

08002368 <_ZN20LoraComunicationTask11processTaskEv>:
	}
}

void LoraComunicationTask::processTask()
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

	giveData(); // ly d liu t cc task khc
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f839 	bl	80023e8 <_ZN20LoraComunicationTask8giveDataEv>

	if(counter == 1000) // gi bn tin vi tn s 1HZ
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800237c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002380:	d12c      	bne.n	80023dc <_ZN20LoraComunicationTask11processTaskEv+0x74>
	{
		len_encoded = mavlink_msg_sensor_data_encode(SYSTEM_ID, COMPONENT_ID, &msg, &_Lora_data);
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800238a:	2101      	movs	r1, #1
 800238c:	2014      	movs	r0, #20
 800238e:	f7ff ff5e 	bl	800224e <mavlink_msg_sensor_data_encode>
 8002392:	4603      	mov	r3, r0
 8002394:	461a      	mov	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
		len_encoded = mavlink_msg_to_send_buffer(tx_mavlink_buffer, &msg);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	4611      	mov	r1, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fe17 	bl	8001fda <mavlink_msg_to_send_buffer>
 80023ac:	4603      	mov	r3, r0
 80023ae:	461a      	mov	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
		if (len_encoded > 0) {
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d009      	beq.n	80023d4 <_ZN20LoraComunicationTask11processTaskEv+0x6c>
			HAL_UART_Transmit(&huart1, tx_mavlink_buffer, len_encoded, 100);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f503 71ba 	add.w	r1, r3, #372	@ 0x174
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8b3 2124 	ldrh.w	r2, [r3, #292]	@ 0x124
 80023cc:	2364      	movs	r3, #100	@ 0x64
 80023ce:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <_ZN20LoraComunicationTask11processTaskEv+0x7c>)
 80023d0:	f002 fc04 	bl	8004bdc <HAL_UART_Transmit>
		}
		counter = 0;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
	}
}
 80023dc:	bf00      	nop
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	200005c8 	.word	0x200005c8

080023e8 <_ZN20LoraComunicationTask8giveDataEv>:


void LoraComunicationTask::giveData(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	counter++;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 80023f6:	1c5a      	adds	r2, r3, #1
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
	if(xQueueReceive(QueueBMEToLora, &_BME_data, 10) == pdPASS)
 80023fe:	4b53      	ldr	r3, [pc, #332]	@ (800254c <_ZN20LoraComunicationTask8giveDataEv+0x164>)
 8002400:	6818      	ldr	r0, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002408:	220a      	movs	r2, #10
 800240a:	4619      	mov	r1, r3
 800240c:	f003 f8c8 	bl	80055a0 <xQueueReceive>
 8002410:	4603      	mov	r3, r0
 8002412:	2b01      	cmp	r3, #1
 8002414:	bf0c      	ite	eq
 8002416:	2301      	moveq	r3, #1
 8002418:	2300      	movne	r3, #0
 800241a:	b2db      	uxtb	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	d011      	beq.n	8002444 <_ZN20LoraComunicationTask8giveDataEv+0x5c>
	{
		_Lora_data.temperature  = _BME_data.temp;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f8d3 22bc 	ldr.w	r2, [r3, #700]	@ 0x2bc
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		_Lora_data.humidity     = _BME_data.humi;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f8d3 22b8 	ldr.w	r2, [r3, #696]	@ 0x2b8
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
		_Lora_data.pressure     = _BME_data.press;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f8d3 22c0 	ldr.w	r2, [r3, #704]	@ 0x2c0
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
	}

	if(xQueueReceive(QueueGPSToLora, &_GPS_data, 10) == pdPASS)
 8002444:	4b42      	ldr	r3, [pc, #264]	@ (8002550 <_ZN20LoraComunicationTask8giveDataEv+0x168>)
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800244e:	220a      	movs	r2, #10
 8002450:	4619      	mov	r1, r3
 8002452:	f003 f8a5 	bl	80055a0 <xQueueReceive>
 8002456:	4603      	mov	r3, r0
 8002458:	2b01      	cmp	r3, #1
 800245a:	bf0c      	ite	eq
 800245c:	2301      	moveq	r3, #1
 800245e:	2300      	movne	r3, #0
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d021      	beq.n	80024aa <_ZN20LoraComunicationTask8giveDataEv+0xc2>
	{
		_Lora_data.utc_time  = _GPS_data.timeUTC;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe fdb9 	bl	8000fe4 <__aeabi_f2uiz>
 8002472:	4602      	mov	r2, r0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
		_Lora_data.latitude  = _GPS_data.lat;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f8d3 22a4 	ldr.w	r2, [r3, #676]	@ 0x2a4
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
		_Lora_data.longitude = _GPS_data.lon;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f8d3 22a8 	ldr.w	r2, [r3, #680]	@ 0x2a8
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
		_Lora_data.speed     = _GPS_data.speed;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f8d3 22ac 	ldr.w	r2, [r3, #684]	@ 0x2ac
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
		_Lora_data.course    = _GPS_data.course;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f8d3 22b0 	ldr.w	r2, [r3, #688]	@ 0x2b0
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
	}

	if(xQueueReceive(QueueIMUToLora, &_IMU_data, 10) == pdPASS)
 80024aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002554 <_ZN20LoraComunicationTask8giveDataEv+0x16c>)
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80024b4:	220a      	movs	r2, #10
 80024b6:	4619      	mov	r1, r3
 80024b8:	f003 f872 	bl	80055a0 <xQueueReceive>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b01      	cmp	r3, #1
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d023      	beq.n	8002514 <_ZN20LoraComunicationTask8giveDataEv+0x12c>
	{
		_Lora_data.acc_x  = _IMU_data.ax;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		_Lora_data.acc_y  = _IMU_data.ay;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
		_Lora_data.acc_z  = _IMU_data.az;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		_Lora_data.gyro_x = _IMU_data.gx;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f8d3 22c4 	ldr.w	r2, [r3, #708]	@ 0x2c4
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
		_Lora_data.gyro_y = _IMU_data.gy;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
		_Lora_data.gyro_z = _IMU_data.gz;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f8d3 22cc 	ldr.w	r2, [r3, #716]	@ 0x2cc
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
	}

	if(xQueueReceive(QueuePM25ToLora, &pm, 10) == pdPASS)
 8002514:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <_ZN20LoraComunicationTask8giveDataEv+0x170>)
 8002516:	6818      	ldr	r0, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 800251e:	220a      	movs	r2, #10
 8002520:	4619      	mov	r1, r3
 8002522:	f003 f83d 	bl	80055a0 <xQueueReceive>
 8002526:	4603      	mov	r3, r0
 8002528:	2b01      	cmp	r3, #1
 800252a:	bf0c      	ite	eq
 800252c:	2301      	moveq	r3, #1
 800252e:	2300      	movne	r3, #0
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d005      	beq.n	8002542 <_ZN20LoraComunicationTask8giveDataEv+0x15a>
	{
		_Lora_data.pm_diameter = pm;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	}
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000278 	.word	0x20000278
 8002550:	20000270 	.word	0x20000270
 8002554:	20000280 	.word	0x20000280
 8002558:	20000288 	.word	0x20000288

0800255c <_ZN12readPM25TaskC1Ev>:
#include "PM25Task.h"

readPM25Task::readPM25Task(){}
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <_ZN12readPM25Task9startTaskEv>:
{

}

void readPM25Task::startTask()
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f807 	bl	800258c <_ZN12readPM25Task11processTaskEv>
		vTaskDelay(1000);
 800257e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002582:	f003 fbaf 	bl	8005ce4 <vTaskDelay>
		processTask();
 8002586:	bf00      	nop
 8002588:	e7f6      	b.n	8002578 <_ZN12readPM25Task9startTaskEv+0x8>
	...

0800258c <_ZN12readPM25Task11processTaskEv>:
	}
}

void readPM25Task::processTask(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

	if (xQueueSend(QueuePM25ToMicroSD, &pm, 100) == pdPASS)
 8002594:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <_ZN12readPM25Task11processTaskEv+0x3c>)
 8002596:	6818      	ldr	r0, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f103 0108 	add.w	r1, r3, #8
 800259e:	2300      	movs	r3, #0
 80025a0:	2264      	movs	r2, #100	@ 0x64
 80025a2:	f002 fefb 	bl	800539c <xQueueGenericSend>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b01      	cmp	r3, #1
	{

	}

	if (xQueueSend(QueuePM25ToLora, &pm, 100) == pdPASS)
 80025aa:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <_ZN12readPM25Task11processTaskEv+0x40>)
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f103 0108 	add.w	r1, r3, #8
 80025b4:	2300      	movs	r3, #0
 80025b6:	2264      	movs	r2, #100	@ 0x64
 80025b8:	f002 fef0 	bl	800539c <xQueueGenericSend>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b01      	cmp	r3, #1
	{

	}
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000284 	.word	0x20000284
 80025cc:	20000288 	.word	0x20000288

080025d0 <_Z8initTaskv>:
QueueHandle_t QueuePM25ToLora;
/* USING QUEUE END*/

/* USING FUNCTION BEGIN*/
void initTask()
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0

	QueueBMEToLora = xQueueCreate(10, sizeof(BME_data_t));
 80025d4:	2200      	movs	r2, #0
 80025d6:	210c      	movs	r1, #12
 80025d8:	200a      	movs	r0, #10
 80025da:	f002 fe85 	bl	80052e8 <xQueueGenericCreate>
 80025de:	4603      	mov	r3, r0
 80025e0:	4a35      	ldr	r2, [pc, #212]	@ (80026b8 <_Z8initTaskv+0xe8>)
 80025e2:	6013      	str	r3, [r2, #0]
	QueueBMEToMicroSD = xQueueCreate(10, sizeof(BME_data_t));
 80025e4:	2200      	movs	r2, #0
 80025e6:	210c      	movs	r1, #12
 80025e8:	200a      	movs	r0, #10
 80025ea:	f002 fe7d 	bl	80052e8 <xQueueGenericCreate>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4a32      	ldr	r2, [pc, #200]	@ (80026bc <_Z8initTaskv+0xec>)
 80025f2:	6013      	str	r3, [r2, #0]

	QueueGPSToLora = xQueueCreate(10, sizeof(GPS_data_t));
 80025f4:	2200      	movs	r2, #0
 80025f6:	2118      	movs	r1, #24
 80025f8:	200a      	movs	r0, #10
 80025fa:	f002 fe75 	bl	80052e8 <xQueueGenericCreate>
 80025fe:	4603      	mov	r3, r0
 8002600:	4a2f      	ldr	r2, [pc, #188]	@ (80026c0 <_Z8initTaskv+0xf0>)
 8002602:	6013      	str	r3, [r2, #0]
	QueueGPSToMicroSD = xQueueCreate(10, sizeof(GPS_data_t));
 8002604:	2200      	movs	r2, #0
 8002606:	2118      	movs	r1, #24
 8002608:	200a      	movs	r0, #10
 800260a:	f002 fe6d 	bl	80052e8 <xQueueGenericCreate>
 800260e:	4603      	mov	r3, r0
 8002610:	4a2c      	ldr	r2, [pc, #176]	@ (80026c4 <_Z8initTaskv+0xf4>)
 8002612:	6013      	str	r3, [r2, #0]

	QueueIMUToLora = xQueueCreate(10, sizeof(IMU_data_t));
 8002614:	2200      	movs	r2, #0
 8002616:	2118      	movs	r1, #24
 8002618:	200a      	movs	r0, #10
 800261a:	f002 fe65 	bl	80052e8 <xQueueGenericCreate>
 800261e:	4603      	mov	r3, r0
 8002620:	4a29      	ldr	r2, [pc, #164]	@ (80026c8 <_Z8initTaskv+0xf8>)
 8002622:	6013      	str	r3, [r2, #0]
	QueueIMUToMicroSD = xQueueCreate(10, sizeof(IMU_data_t));
 8002624:	2200      	movs	r2, #0
 8002626:	2118      	movs	r1, #24
 8002628:	200a      	movs	r0, #10
 800262a:	f002 fe5d 	bl	80052e8 <xQueueGenericCreate>
 800262e:	4603      	mov	r3, r0
 8002630:	4a26      	ldr	r2, [pc, #152]	@ (80026cc <_Z8initTaskv+0xfc>)
 8002632:	6013      	str	r3, [r2, #0]

	QueuePM25ToLora = xQueueCreate(10, sizeof(float));
 8002634:	2200      	movs	r2, #0
 8002636:	2104      	movs	r1, #4
 8002638:	200a      	movs	r0, #10
 800263a:	f002 fe55 	bl	80052e8 <xQueueGenericCreate>
 800263e:	4603      	mov	r3, r0
 8002640:	4a23      	ldr	r2, [pc, #140]	@ (80026d0 <_Z8initTaskv+0x100>)
 8002642:	6013      	str	r3, [r2, #0]
	QueuePM25ToMicroSD = xQueueCreate(10, sizeof(float));
 8002644:	2200      	movs	r2, #0
 8002646:	2104      	movs	r1, #4
 8002648:	200a      	movs	r0, #10
 800264a:	f002 fe4d 	bl	80052e8 <xQueueGenericCreate>
 800264e:	4603      	mov	r3, r0
 8002650:	4a20      	ldr	r2, [pc, #128]	@ (80026d4 <_Z8initTaskv+0x104>)
 8002652:	6013      	str	r3, [r2, #0]


	semaBME280Task = xSemaphoreCreateBinary();
 8002654:	2203      	movs	r2, #3
 8002656:	2100      	movs	r1, #0
 8002658:	2001      	movs	r0, #1
 800265a:	f002 fe45 	bl	80052e8 <xQueueGenericCreate>
 800265e:	4603      	mov	r3, r0
 8002660:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <_Z8initTaskv+0x108>)
 8002662:	6013      	str	r3, [r2, #0]
	semaGPSTask = xSemaphoreCreateBinary();
 8002664:	2203      	movs	r2, #3
 8002666:	2100      	movs	r1, #0
 8002668:	2001      	movs	r0, #1
 800266a:	f002 fe3d 	bl	80052e8 <xQueueGenericCreate>
 800266e:	4603      	mov	r3, r0
 8002670:	4a1a      	ldr	r2, [pc, #104]	@ (80026dc <_Z8initTaskv+0x10c>)
 8002672:	6013      	str	r3, [r2, #0]
	semaIMUTask = xSemaphoreCreateBinary();
 8002674:	2203      	movs	r2, #3
 8002676:	2100      	movs	r1, #0
 8002678:	2001      	movs	r0, #1
 800267a:	f002 fe35 	bl	80052e8 <xQueueGenericCreate>
 800267e:	4603      	mov	r3, r0
 8002680:	4a17      	ldr	r2, [pc, #92]	@ (80026e0 <_Z8initTaskv+0x110>)
 8002682:	6013      	str	r3, [r2, #0]
	semaLoraComunicationTask = xSemaphoreCreateBinary();
 8002684:	2203      	movs	r2, #3
 8002686:	2100      	movs	r1, #0
 8002688:	2001      	movs	r0, #1
 800268a:	f002 fe2d 	bl	80052e8 <xQueueGenericCreate>
 800268e:	4603      	mov	r3, r0
 8002690:	4a14      	ldr	r2, [pc, #80]	@ (80026e4 <_Z8initTaskv+0x114>)
 8002692:	6013      	str	r3, [r2, #0]
	semaMicroSDTask = xSemaphoreCreateBinary();
 8002694:	2203      	movs	r2, #3
 8002696:	2100      	movs	r1, #0
 8002698:	2001      	movs	r0, #1
 800269a:	f002 fe25 	bl	80052e8 <xQueueGenericCreate>
 800269e:	4603      	mov	r3, r0
 80026a0:	4a11      	ldr	r2, [pc, #68]	@ (80026e8 <_Z8initTaskv+0x118>)
 80026a2:	6013      	str	r3, [r2, #0]
	semaPM25Task = xSemaphoreCreateBinary();
 80026a4:	2203      	movs	r2, #3
 80026a6:	2100      	movs	r1, #0
 80026a8:	2001      	movs	r0, #1
 80026aa:	f002 fe1d 	bl	80052e8 <xQueueGenericCreate>
 80026ae:	4603      	mov	r3, r0
 80026b0:	4a0e      	ldr	r2, [pc, #56]	@ (80026ec <_Z8initTaskv+0x11c>)
 80026b2:	6013      	str	r3, [r2, #0]

}
 80026b4:	bf00      	nop
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000278 	.word	0x20000278
 80026bc:	20000274 	.word	0x20000274
 80026c0:	20000270 	.word	0x20000270
 80026c4:	2000026c 	.word	0x2000026c
 80026c8:	20000280 	.word	0x20000280
 80026cc:	2000027c 	.word	0x2000027c
 80026d0:	20000288 	.word	0x20000288
 80026d4:	20000284 	.word	0x20000284
 80026d8:	20000254 	.word	0x20000254
 80026dc:	20000258 	.word	0x20000258
 80026e0:	2000025c 	.word	0x2000025c
 80026e4:	20000260 	.word	0x20000260
 80026e8:	20000264 	.word	0x20000264
 80026ec:	20000268 	.word	0x20000268

080026f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4a06      	ldr	r2, [pc, #24]	@ (8002718 <vApplicationGetIdleTaskMemory+0x28>)
 8002700:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	4a05      	ldr	r2, [pc, #20]	@ (800271c <vApplicationGetIdleTaskMemory+0x2c>)
 8002706:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2280      	movs	r2, #128	@ 0x80
 800270c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	2000028c 	.word	0x2000028c
 800271c:	2000032c 	.word	0x2000032c

08002720 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002726:	f000 fdcb 	bl	80032c0 <HAL_Init>

	/* USER CODE BEGIN Init */
	startAllTask();
 800272a:	f000 f9f9 	bl	8002b20 <startAllTask>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800272e:	f000 f87f 	bl	8002830 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002732:	f000 f989 	bl	8002a48 <MX_GPIO_Init>
	MX_I2C1_Init();
 8002736:	f000 f8b7 	bl	80028a8 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800273a:	f000 f931 	bl	80029a0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800273e:	f000 f959 	bl	80029f4 <MX_USART2_UART_Init>
	MX_TIM3_Init();
 8002742:	f000 f8df 	bl	8002904 <MX_TIM3_Init>
	/* Create the thread(s) */
	/* definition and creation of defaultTask */


	/* USER CODE BEGIN RTOS_THREADS */
	if(xTaskCreate(startIMUTask, "IMU-Task", 128, NULL, 1, NULL) == pdPASS)
 8002746:	2300      	movs	r3, #0
 8002748:	9301      	str	r3, [sp, #4]
 800274a:	2301      	movs	r3, #1
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	2300      	movs	r3, #0
 8002750:	2280      	movs	r2, #128	@ 0x80
 8002752:	492c      	ldr	r1, [pc, #176]	@ (8002804 <main+0xe4>)
 8002754:	482c      	ldr	r0, [pc, #176]	@ (8002808 <main+0xe8>)
 8002756:	f003 f975 	bl	8005a44 <xTaskCreate>
 800275a:	4603      	mov	r3, r0
 800275c:	2b01      	cmp	r3, #1
 800275e:	d104      	bne.n	800276a <main+0x4a>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002760:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002764:	4829      	ldr	r0, [pc, #164]	@ (800280c <main+0xec>)
 8002766:	f001 f859 	bl	800381c <HAL_GPIO_TogglePin>
	}

	if ( xTaskCreate(startBMETask, "BME-Task", 128, NULL, 1, NULL) == pdPASS)
 800276a:	2300      	movs	r3, #0
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	2301      	movs	r3, #1
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	2300      	movs	r3, #0
 8002774:	2280      	movs	r2, #128	@ 0x80
 8002776:	4926      	ldr	r1, [pc, #152]	@ (8002810 <main+0xf0>)
 8002778:	4826      	ldr	r0, [pc, #152]	@ (8002814 <main+0xf4>)
 800277a:	f003 f963 	bl	8005a44 <xTaskCreate>
 800277e:	4603      	mov	r3, r0
 8002780:	2b01      	cmp	r3, #1
 8002782:	d104      	bne.n	800278e <main+0x6e>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002784:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002788:	4820      	ldr	r0, [pc, #128]	@ (800280c <main+0xec>)
 800278a:	f001 f847 	bl	800381c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startGPSTask, "GPS-Task", 128, NULL, 1, NULL) == pdPASS)
 800278e:	2300      	movs	r3, #0
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	2301      	movs	r3, #1
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2300      	movs	r3, #0
 8002798:	2280      	movs	r2, #128	@ 0x80
 800279a:	491f      	ldr	r1, [pc, #124]	@ (8002818 <main+0xf8>)
 800279c:	481f      	ldr	r0, [pc, #124]	@ (800281c <main+0xfc>)
 800279e:	f003 f951 	bl	8005a44 <xTaskCreate>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d104      	bne.n	80027b2 <main+0x92>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80027a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027ac:	4817      	ldr	r0, [pc, #92]	@ (800280c <main+0xec>)
 80027ae:	f001 f835 	bl	800381c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startPM25Task, "PM25-Task", 128, NULL, 1, NULL) == pdPASS)
 80027b2:	2300      	movs	r3, #0
 80027b4:	9301      	str	r3, [sp, #4]
 80027b6:	2301      	movs	r3, #1
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2300      	movs	r3, #0
 80027bc:	2280      	movs	r2, #128	@ 0x80
 80027be:	4918      	ldr	r1, [pc, #96]	@ (8002820 <main+0x100>)
 80027c0:	4818      	ldr	r0, [pc, #96]	@ (8002824 <main+0x104>)
 80027c2:	f003 f93f 	bl	8005a44 <xTaskCreate>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d104      	bne.n	80027d6 <main+0xb6>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80027cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027d0:	480e      	ldr	r0, [pc, #56]	@ (800280c <main+0xec>)
 80027d2:	f001 f823 	bl	800381c <HAL_GPIO_TogglePin>
	}

	if(xTaskCreate(startLoraTask, "Lora-Task", 128, NULL, 1, NULL) == pdPASS)
 80027d6:	2300      	movs	r3, #0
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	2301      	movs	r3, #1
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2300      	movs	r3, #0
 80027e0:	2280      	movs	r2, #128	@ 0x80
 80027e2:	4911      	ldr	r1, [pc, #68]	@ (8002828 <main+0x108>)
 80027e4:	4811      	ldr	r0, [pc, #68]	@ (800282c <main+0x10c>)
 80027e6:	f003 f92d 	bl	8005a44 <xTaskCreate>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d104      	bne.n	80027fa <main+0xda>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80027f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027f4:	4805      	ldr	r0, [pc, #20]	@ (800280c <main+0xec>)
 80027f6:	f001 f811 	bl	800381c <HAL_GPIO_TogglePin>
	}
	//xTaskCreate(startMICRTask, "Micro-Task", 512S, NULL, 1, NULL);
	/* USER CODE END RTOS_THREADS */
	/* Start scheduler */
	vTaskStartScheduler();
 80027fa:	f003 faa9 	bl	8005d50 <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80027fe:	bf00      	nop
 8002800:	e7fd      	b.n	80027fe <main+0xde>
 8002802:	bf00      	nop
 8002804:	08009cac 	.word	0x08009cac
 8002808:	08002ced 	.word	0x08002ced
 800280c:	40011000 	.word	0x40011000
 8002810:	08009cb8 	.word	0x08009cb8
 8002814:	08002d05 	.word	0x08002d05
 8002818:	08009cc4 	.word	0x08009cc4
 800281c:	08002d1d 	.word	0x08002d1d
 8002820:	08009cd0 	.word	0x08009cd0
 8002824:	08002d4d 	.word	0x08002d4d
 8002828:	08009cdc 	.word	0x08009cdc
 800282c:	08002d35 	.word	0x08002d35

08002830 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b090      	sub	sp, #64	@ 0x40
 8002834:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002836:	f107 0318 	add.w	r3, r7, #24
 800283a:	2228      	movs	r2, #40	@ 0x28
 800283c:	2100      	movs	r1, #0
 800283e:	4618      	mov	r0, r3
 8002840:	f005 fb37 	bl	8007eb2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002844:	1d3b      	adds	r3, r7, #4
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	605a      	str	r2, [r3, #4]
 800284c:	609a      	str	r2, [r3, #8]
 800284e:	60da      	str	r2, [r3, #12]
 8002850:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002852:	2302      	movs	r3, #2
 8002854:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002856:	2301      	movs	r3, #1
 8002858:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800285a:	2310      	movs	r3, #16
 800285c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800285e:	2300      	movs	r3, #0
 8002860:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002862:	f107 0318 	add.w	r3, r7, #24
 8002866:	4618      	mov	r0, r3
 8002868:	f001 f936 	bl	8003ad8 <HAL_RCC_OscConfig>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <SystemClock_Config+0x46>
	{
		Error_Handler();
 8002872:	f000 f94f 	bl	8002b14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002876:	230f      	movs	r3, #15
 8002878:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800288a:	1d3b      	adds	r3, r7, #4
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f001 fba4 	bl	8003fdc <HAL_RCC_ClockConfig>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <SystemClock_Config+0x6e>
	{
		Error_Handler();
 800289a:	f000 f93b 	bl	8002b14 <Error_Handler>
	}
}
 800289e:	bf00      	nop
 80028a0:	3740      	adds	r7, #64	@ 0x40
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80028ac:	4b12      	ldr	r3, [pc, #72]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028ae:	4a13      	ldr	r2, [pc, #76]	@ (80028fc <MX_I2C1_Init+0x54>)
 80028b0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80028b2:	4b11      	ldr	r3, [pc, #68]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028b4:	4a12      	ldr	r2, [pc, #72]	@ (8002900 <MX_I2C1_Init+0x58>)
 80028b6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028b8:	4b0f      	ldr	r3, [pc, #60]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80028be:	4b0e      	ldr	r3, [pc, #56]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028ca:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028cc:	4b0a      	ldr	r3, [pc, #40]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80028d2:	4b09      	ldr	r3, [pc, #36]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028d8:	4b07      	ldr	r3, [pc, #28]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028da:	2200      	movs	r2, #0
 80028dc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028de:	4b06      	ldr	r3, [pc, #24]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028e4:	4804      	ldr	r0, [pc, #16]	@ (80028f8 <MX_I2C1_Init+0x50>)
 80028e6:	f000 ffb3 	bl	8003850 <HAL_I2C_Init>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80028f0:	f000 f910 	bl	8002b14 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80028f4:	bf00      	nop
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	2000052c 	.word	0x2000052c
 80028fc:	40005400 	.word	0x40005400
 8002900:	000186a0 	.word	0x000186a0

08002904 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800290a:	f107 0308 	add.w	r3, r7, #8
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	609a      	str	r2, [r3, #8]
 8002916:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002918:	463b      	mov	r3, r7
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002920:	4b1d      	ldr	r3, [pc, #116]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002922:	4a1e      	ldr	r2, [pc, #120]	@ (800299c <MX_TIM3_Init+0x98>)
 8002924:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 8000;
 8002926:	4b1c      	ldr	r3, [pc, #112]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002928:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800292c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292e:	4b1a      	ldr	r3, [pc, #104]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500;
 8002934:	4b18      	ldr	r3, [pc, #96]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002936:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800293a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293c:	4b16      	ldr	r3, [pc, #88]	@ (8002998 <MX_TIM3_Init+0x94>)
 800293e:	2200      	movs	r2, #0
 8002940:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002944:	2280      	movs	r2, #128	@ 0x80
 8002946:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002948:	4813      	ldr	r0, [pc, #76]	@ (8002998 <MX_TIM3_Init+0x94>)
 800294a:	f001 fd05 	bl	8004358 <HAL_TIM_Base_Init>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <MX_TIM3_Init+0x54>
	{
		Error_Handler();
 8002954:	f000 f8de 	bl	8002b14 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800295c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800295e:	f107 0308 	add.w	r3, r7, #8
 8002962:	4619      	mov	r1, r3
 8002964:	480c      	ldr	r0, [pc, #48]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002966:	f001 fe89 	bl	800467c <HAL_TIM_ConfigClockSource>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM3_Init+0x70>
	{
		Error_Handler();
 8002970:	f000 f8d0 	bl	8002b14 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800297c:	463b      	mov	r3, r7
 800297e:	4619      	mov	r1, r3
 8002980:	4805      	ldr	r0, [pc, #20]	@ (8002998 <MX_TIM3_Init+0x94>)
 8002982:	f002 f86b 	bl	8004a5c <HAL_TIMEx_MasterConfigSynchronization>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM3_Init+0x8c>
	{
		Error_Handler();
 800298c:	f000 f8c2 	bl	8002b14 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8002990:	bf00      	nop
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000580 	.word	0x20000580
 800299c:	40000400 	.word	0x40000400

080029a0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80029a4:	4b11      	ldr	r3, [pc, #68]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029a6:	4a12      	ldr	r2, [pc, #72]	@ (80029f0 <MX_USART1_UART_Init+0x50>)
 80029a8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80029aa:	4b10      	ldr	r3, [pc, #64]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029b0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029b2:	4b0e      	ldr	r3, [pc, #56]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80029b8:	4b0c      	ldr	r3, [pc, #48]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80029be:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80029c4:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029c6:	220c      	movs	r2, #12
 80029c8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ca:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029d0:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80029d6:	4805      	ldr	r0, [pc, #20]	@ (80029ec <MX_USART1_UART_Init+0x4c>)
 80029d8:	f002 f8b0 	bl	8004b3c <HAL_UART_Init>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80029e2:	f000 f897 	bl	8002b14 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200005c8 	.word	0x200005c8
 80029f0:	40013800 	.word	0x40013800

080029f4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80029f8:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 80029fa:	4a12      	ldr	r2, [pc, #72]	@ (8002a44 <MX_USART2_UART_Init+0x50>)
 80029fc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a04:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a06:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002a12:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002a18:	4b09      	ldr	r3, [pc, #36]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a1a:	220c      	movs	r2, #12
 8002a1c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a24:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a2a:	4805      	ldr	r0, [pc, #20]	@ (8002a40 <MX_USART2_UART_Init+0x4c>)
 8002a2c:	f002 f886 	bl	8004b3c <HAL_UART_Init>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8002a36:	f000 f86d 	bl	8002b14 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000610 	.word	0x20000610
 8002a44:	40004400 	.word	0x40004400

08002a48 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b088      	sub	sp, #32
 8002a4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4e:	f107 0310 	add.w	r3, r7, #16
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a62:	f043 0310 	orr.w	r3, r3, #16
 8002a66:	6193      	str	r3, [r2, #24]
 8002a68:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	f003 0310 	and.w	r3, r3, #16
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002a74:	4b18      	ldr	r3, [pc, #96]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	4a17      	ldr	r2, [pc, #92]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a7a:	f043 0304 	orr.w	r3, r3, #4
 8002a7e:	6193      	str	r3, [r2, #24]
 8002a80:	4b15      	ldr	r3, [pc, #84]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	4a11      	ldr	r2, [pc, #68]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a92:	f043 0308 	orr.w	r3, r3, #8
 8002a96:	6193      	str	r3, [r2, #24]
 8002a98:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad8 <MX_GPIO_Init+0x90>)
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	607b      	str	r3, [r7, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002aaa:	480c      	ldr	r0, [pc, #48]	@ (8002adc <MX_GPIO_Init+0x94>)
 8002aac:	f000 fe9e 	bl	80037ec <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8002ab0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ab4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2302      	movs	r3, #2
 8002ac0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002ac2:	f107 0310 	add.w	r3, r7, #16
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4804      	ldr	r0, [pc, #16]	@ (8002adc <MX_GPIO_Init+0x94>)
 8002aca:	f000 fd0b 	bl	80034e4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002ace:	bf00      	nop
 8002ad0:	3720      	adds	r7, #32
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	40011000 	.word	0x40011000

08002ae0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a07      	ldr	r2, [pc, #28]	@ (8002b0c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d101      	bne.n	8002af6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8002af2:	f000 fbfb 	bl	80032ec <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM3)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d101      	bne.n	8002b04 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		controlSemaphore();
 8002b00:	f000 f852 	bl	8002ba8 <controlSemaphore>
	}
	/* USER CODE END Callback 1 */
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40012c00 	.word	0x40012c00
 8002b10:	40000400 	.word	0x40000400

08002b14 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b18:	b672      	cpsid	i
}
 8002b1a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <Error_Handler+0x8>

08002b20 <startAllTask>:
void startMICRTask(void*parameter);
void startLoraTask(void*parameter);
/*DEFINE FUNCTION END CODE */

void startAllTask()
{
 8002b20:	b598      	push	{r3, r4, r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	initTask();
 8002b24:	f7ff fd54 	bl	80025d0 <_Z8initTaskv>

	IMUTask =  new readRawDataIMUTask();
 8002b28:	2020      	movs	r0, #32
 8002b2a:	f004 f9dd 	bl	8006ee8 <_Znwj>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461c      	mov	r4, r3
 8002b32:	4620      	mov	r0, r4
 8002b34:	f7fe fc46 	bl	80013c4 <_ZN18readRawDataIMUTaskC1Ev>
 8002b38:	4b16      	ldr	r3, [pc, #88]	@ (8002b94 <startAllTask+0x74>)
 8002b3a:	601c      	str	r4, [r3, #0]
	BMETask = new readBME280Task();
 8002b3c:	200c      	movs	r0, #12
 8002b3e:	f004 f9d3 	bl	8006ee8 <_Znwj>
 8002b42:	4603      	mov	r3, r0
 8002b44:	461c      	mov	r4, r3
 8002b46:	4620      	mov	r0, r4
 8002b48:	f7fe faa2 	bl	8001090 <_ZN14readBME280TaskC1Ev>
 8002b4c:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <startAllTask+0x78>)
 8002b4e:	601c      	str	r4, [r3, #0]
	GPSTask = new GPSDataAnalysisTask();
 8002b50:	209c      	movs	r0, #156	@ 0x9c
 8002b52:	f004 f9c9 	bl	8006ee8 <_Znwj>
 8002b56:	4603      	mov	r3, r0
 8002b58:	461c      	mov	r4, r3
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	f7fe fad9 	bl	8001112 <_ZN19GPSDataAnalysisTaskC1Ev>
 8002b60:	4b0e      	ldr	r3, [pc, #56]	@ (8002b9c <startAllTask+0x7c>)
 8002b62:	601c      	str	r4, [r3, #0]
	LoraTask = new LoraComunicationTask();
 8002b64:	f44f 7039 	mov.w	r0, #740	@ 0x2e4
 8002b68:	f004 f9be 	bl	8006ee8 <_Znwj>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	461c      	mov	r4, r3
 8002b70:	4620      	mov	r0, r4
 8002b72:	f7ff fbe2 	bl	800233a <_ZN20LoraComunicationTaskC1Ev>
 8002b76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <startAllTask+0x80>)
 8002b78:	601c      	str	r4, [r3, #0]
	//MicroSDTask = new logDataTask();
	PM25Task = new readPM25Task();
 8002b7a:	200c      	movs	r0, #12
 8002b7c:	f004 f9b4 	bl	8006ee8 <_Znwj>
 8002b80:	4603      	mov	r3, r0
 8002b82:	461c      	mov	r4, r3
 8002b84:	4620      	mov	r0, r4
 8002b86:	f7ff fce9 	bl	800255c <_ZN12readPM25TaskC1Ev>
 8002b8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <startAllTask+0x84>)
 8002b8c:	601c      	str	r4, [r3, #0]
}
 8002b8e:	bf00      	nop
 8002b90:	bd98      	pop	{r3, r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000658 	.word	0x20000658
 8002b98:	2000065c 	.word	0x2000065c
 8002b9c:	20000660 	.word	0x20000660
 8002ba0:	20000664 	.word	0x20000664
 8002ba4:	20000668 	.word	0x20000668

08002ba8 <controlSemaphore>:

// counter
uint16_t counterSemaphore = 0;

void controlSemaphore()
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
	counterSemaphore++;
 8002bac:	4b45      	ldr	r3, [pc, #276]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	4b43      	ldr	r3, [pc, #268]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002bb6:	801a      	strh	r2, [r3, #0]
	// IMU
	if (counterSemaphore % IMU_TASK_TIMER_COUNTER_MAX == IMU_TASK_TIMER_MOD)
 8002bb8:	4b42      	ldr	r3, [pc, #264]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	4b42      	ldr	r3, [pc, #264]	@ (8002cc8 <controlSemaphore+0x120>)
 8002bbe:	fba3 1302 	umull	r1, r3, r3, r2
 8002bc2:	0899      	lsrs	r1, r3, #2
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d106      	bne.n	8002be0 <controlSemaphore+0x38>
	{
		xSemaphoreGive(semaIMUTask);
 8002bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8002ccc <controlSemaphore+0x124>)
 8002bd4:	6818      	ldr	r0, [r3, #0]
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	2200      	movs	r2, #0
 8002bda:	2100      	movs	r1, #0
 8002bdc:	f002 fbde 	bl	800539c <xQueueGenericSend>
	}

	// BME
	if(counterSemaphore % BME_TASK_TIMER_COUNTER_MAX == BME_TASK_TIMER_MOD)
 8002be0:	4b38      	ldr	r3, [pc, #224]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd0 <controlSemaphore+0x128>)
 8002be6:	fba2 1203 	umull	r1, r2, r2, r3
 8002bea:	0992      	lsrs	r2, r2, #6
 8002bec:	21c8      	movs	r1, #200	@ 0xc8
 8002bee:	fb01 f202 	mul.w	r2, r1, r2
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b0a      	cmp	r3, #10
 8002bf8:	d106      	bne.n	8002c08 <controlSemaphore+0x60>
	{
		xSemaphoreGive(semaBME280Task);
 8002bfa:	4b36      	ldr	r3, [pc, #216]	@ (8002cd4 <controlSemaphore+0x12c>)
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	2200      	movs	r2, #0
 8002c02:	2100      	movs	r1, #0
 8002c04:	f002 fbca 	bl	800539c <xQueueGenericSend>
	}

	//GPS
	if(counterSemaphore % GPS_TASK_TIMER_COUNTER_MAX == GPS_TASK_TIMER_MOD)
 8002c08:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	4a30      	ldr	r2, [pc, #192]	@ (8002cd0 <controlSemaphore+0x128>)
 8002c0e:	fba2 1203 	umull	r1, r2, r2, r3
 8002c12:	0992      	lsrs	r2, r2, #6
 8002c14:	21c8      	movs	r1, #200	@ 0xc8
 8002c16:	fb01 f202 	mul.w	r2, r1, r2
 8002c1a:	1a9b      	subs	r3, r3, r2
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b14      	cmp	r3, #20
 8002c20:	d106      	bne.n	8002c30 <controlSemaphore+0x88>
	{
		xSemaphoreGive(semaGPSTask);
 8002c22:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd8 <controlSemaphore+0x130>)
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	2300      	movs	r3, #0
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	f002 fbb6 	bl	800539c <xQueueGenericSend>
	}

	//PM25
	if(counterSemaphore % PM25_TASK_TIMER_COUNTER_MAX == PM25_TASK_TIMER_MOD)
 8002c30:	4b24      	ldr	r3, [pc, #144]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	4a29      	ldr	r2, [pc, #164]	@ (8002cdc <controlSemaphore+0x134>)
 8002c36:	fba2 1203 	umull	r1, r2, r2, r3
 8002c3a:	0992      	lsrs	r2, r2, #6
 8002c3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c40:	fb01 f202 	mul.w	r2, r1, r2
 8002c44:	1a9b      	subs	r3, r3, r2
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d106      	bne.n	8002c5a <controlSemaphore+0xb2>
	{
		xSemaphoreGive(semaPM25Task);
 8002c4c:	4b24      	ldr	r3, [pc, #144]	@ (8002ce0 <controlSemaphore+0x138>)
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	2200      	movs	r2, #0
 8002c54:	2100      	movs	r1, #0
 8002c56:	f002 fba1 	bl	800539c <xQueueGenericSend>
	}

	//MICRO SD
	if(counterSemaphore % MICR_TASK_TIMER_COUNTER_MAX == MICR_TASK_TIMER_MOD)
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8002cdc <controlSemaphore+0x134>)
 8002c60:	fba2 1203 	umull	r1, r2, r2, r3
 8002c64:	0992      	lsrs	r2, r2, #6
 8002c66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c6a:	fb01 f202 	mul.w	r2, r1, r2
 8002c6e:	1a9b      	subs	r3, r3, r2
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b64      	cmp	r3, #100	@ 0x64
 8002c74:	d106      	bne.n	8002c84 <controlSemaphore+0xdc>
	{
		xSemaphoreGive(semaMicroSDTask);
 8002c76:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce4 <controlSemaphore+0x13c>)
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	f002 fb8c 	bl	800539c <xQueueGenericSend>
	}

	//Lora
	if (counterSemaphore % LORA_TASK_TIMER_COUNTER_MAX == LORA_TASK_TIMER_MOD)
 8002c84:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	4a14      	ldr	r2, [pc, #80]	@ (8002cdc <controlSemaphore+0x134>)
 8002c8a:	fba2 1203 	umull	r1, r2, r2, r3
 8002c8e:	0992      	lsrs	r2, r2, #6
 8002c90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c94:	fb01 f202 	mul.w	r2, r1, r2
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	2bc8      	cmp	r3, #200	@ 0xc8
 8002c9e:	d106      	bne.n	8002cae <controlSemaphore+0x106>
	{
		xSemaphoreGive(semaLoraComunicationTask);
 8002ca0:	4b11      	ldr	r3, [pc, #68]	@ (8002ce8 <controlSemaphore+0x140>)
 8002ca2:	6818      	ldr	r0, [r3, #0]
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2100      	movs	r1, #0
 8002caa:	f002 fb77 	bl	800539c <xQueueGenericSend>
	}

	// reset counter
	if (counterSemaphore == COUNTER_TIMER_MAX)
 8002cae:	4b05      	ldr	r3, [pc, #20]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	f64e 3228 	movw	r2, #60200	@ 0xeb28
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d102      	bne.n	8002cc0 <controlSemaphore+0x118>
	{
		counterSemaphore = 0;
 8002cba:	4b02      	ldr	r3, [pc, #8]	@ (8002cc4 <controlSemaphore+0x11c>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	801a      	strh	r2, [r3, #0]
	}
}
 8002cc0:	bf00      	nop
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	2000066c 	.word	0x2000066c
 8002cc8:	cccccccd 	.word	0xcccccccd
 8002ccc:	2000025c 	.word	0x2000025c
 8002cd0:	51eb851f 	.word	0x51eb851f
 8002cd4:	20000254 	.word	0x20000254
 8002cd8:	20000258 	.word	0x20000258
 8002cdc:	10624dd3 	.word	0x10624dd3
 8002ce0:	20000268 	.word	0x20000268
 8002ce4:	20000264 	.word	0x20000264
 8002ce8:	20000260 	.word	0x20000260

08002cec <startIMUTask>:



/* FUNCTION START TASK CODE BEGIN */
void startIMUTask()
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
	IMUTask->startTask();
 8002cf0:	4b03      	ldr	r3, [pc, #12]	@ (8002d00 <startIMUTask+0x14>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7fe fb6f 	bl	80013d8 <_ZN18readRawDataIMUTask9startTaskEv>
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000658 	.word	0x20000658

08002d04 <startBMETask>:
void startBMETask()
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
	BMETask->startTask();
 8002d08:	4b03      	ldr	r3, [pc, #12]	@ (8002d18 <startBMETask+0x14>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fe f9c9 	bl	80010a4 <_ZN14readBME280Task9startTaskEv>
}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000065c 	.word	0x2000065c

08002d1c <startGPSTask>:
void startGPSTask()
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
	GPSTask->startTask();
 8002d20:	4b03      	ldr	r3, [pc, #12]	@ (8002d30 <startGPSTask+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fe fa02 	bl	800112e <_ZN19GPSDataAnalysisTask9startTaskEv>
}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000660 	.word	0x20000660

08002d34 <startLoraTask>:
void startLoraTask()
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
	LoraTask->startTask();
 8002d38:	4b03      	ldr	r3, [pc, #12]	@ (8002d48 <startLoraTask+0x14>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fb0a 	bl	8002356 <_ZN20LoraComunicationTask9startTaskEv>
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000664 	.word	0x20000664

08002d4c <startPM25Task>:
void startPM25Task()
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	PM25Task->startTask();
 8002d50:	4b03      	ldr	r3, [pc, #12]	@ (8002d60 <startPM25Task+0x14>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fc0b 	bl	8002570 <_ZN12readPM25Task9startTaskEv>
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20000668 	.word	0x20000668

08002d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d6a:	4b18      	ldr	r3, [pc, #96]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	4a17      	ldr	r2, [pc, #92]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	6193      	str	r3, [r2, #24]
 8002d76:	4b15      	ldr	r3, [pc, #84]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	60bb      	str	r3, [r7, #8]
 8002d80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d82:	4b12      	ldr	r3, [pc, #72]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	4a11      	ldr	r2, [pc, #68]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	61d3      	str	r3, [r2, #28]
 8002d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002dcc <HAL_MspInit+0x68>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	607b      	str	r3, [r7, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	210f      	movs	r1, #15
 8002d9e:	f06f 0001 	mvn.w	r0, #1
 8002da2:	f000 fb74 	bl	800348e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_MspInit+0x6c>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <HAL_MspInit+0x6c>)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	40010000 	.word	0x40010000

08002dd4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b088      	sub	sp, #32
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	f107 0310 	add.w	r3, r7, #16
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a15      	ldr	r2, [pc, #84]	@ (8002e44 <HAL_I2C_MspInit+0x70>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d123      	bne.n	8002e3c <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002dfa:	f043 0308 	orr.w	r3, r3, #8
 8002dfe:	6193      	str	r3, [r2, #24]
 8002e00:	4b11      	ldr	r3, [pc, #68]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	f003 0308 	and.w	r3, r3, #8
 8002e08:	60fb      	str	r3, [r7, #12]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e0c:	23c0      	movs	r3, #192	@ 0xc0
 8002e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e10:	2312      	movs	r3, #18
 8002e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e14:	2303      	movs	r3, #3
 8002e16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	480b      	ldr	r0, [pc, #44]	@ (8002e4c <HAL_I2C_MspInit+0x78>)
 8002e20:	f000 fb60 	bl	80034e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e24:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002e26:	69db      	ldr	r3, [r3, #28]
 8002e28:	4a07      	ldr	r2, [pc, #28]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002e2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e2e:	61d3      	str	r3, [r2, #28]
 8002e30:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <HAL_I2C_MspInit+0x74>)
 8002e32:	69db      	ldr	r3, [r3, #28]
 8002e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e3c:	bf00      	nop
 8002e3e:	3720      	adds	r7, #32
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40005400 	.word	0x40005400
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40010c00 	.word	0x40010c00

08002e50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e94 <HAL_TIM_Base_MspInit+0x44>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d113      	bne.n	8002e8a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e62:	4b0d      	ldr	r3, [pc, #52]	@ (8002e98 <HAL_TIM_Base_MspInit+0x48>)
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <HAL_TIM_Base_MspInit+0x48>)
 8002e68:	f043 0302 	orr.w	r3, r3, #2
 8002e6c:	61d3      	str	r3, [r2, #28]
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e98 <HAL_TIM_Base_MspInit+0x48>)
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2105      	movs	r1, #5
 8002e7e:	201d      	movs	r0, #29
 8002e80:	f000 fb05 	bl	800348e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e84:	201d      	movs	r0, #29
 8002e86:	f000 fb1e 	bl	80034c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40000400 	.word	0x40000400
 8002e98:	40021000 	.word	0x40021000

08002e9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08a      	sub	sp, #40	@ 0x28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea4:	f107 0318 	add.w	r3, r7, #24
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	605a      	str	r2, [r3, #4]
 8002eae:	609a      	str	r2, [r3, #8]
 8002eb0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a37      	ldr	r2, [pc, #220]	@ (8002f94 <HAL_UART_MspInit+0xf8>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d132      	bne.n	8002f22 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ebc:	4b36      	ldr	r3, [pc, #216]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	4a35      	ldr	r2, [pc, #212]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002ec2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ec6:	6193      	str	r3, [r2, #24]
 8002ec8:	4b33      	ldr	r3, [pc, #204]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ed0:	617b      	str	r3, [r7, #20]
 8002ed2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed4:	4b30      	ldr	r3, [pc, #192]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	4a2f      	ldr	r2, [pc, #188]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002eda:	f043 0304 	orr.w	r3, r3, #4
 8002ede:	6193      	str	r3, [r2, #24]
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002eec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efa:	f107 0318 	add.w	r3, r7, #24
 8002efe:	4619      	mov	r1, r3
 8002f00:	4826      	ldr	r0, [pc, #152]	@ (8002f9c <HAL_UART_MspInit+0x100>)
 8002f02:	f000 faef 	bl	80034e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f14:	f107 0318 	add.w	r3, r7, #24
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4820      	ldr	r0, [pc, #128]	@ (8002f9c <HAL_UART_MspInit+0x100>)
 8002f1c:	f000 fae2 	bl	80034e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f20:	e034      	b.n	8002f8c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a1e      	ldr	r2, [pc, #120]	@ (8002fa0 <HAL_UART_MspInit+0x104>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d12f      	bne.n	8002f8c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	4a19      	ldr	r2, [pc, #100]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f36:	61d3      	str	r3, [r2, #28]
 8002f38:	4b17      	ldr	r3, [pc, #92]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	4b14      	ldr	r3, [pc, #80]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	4a13      	ldr	r2, [pc, #76]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f4a:	f043 0304 	orr.w	r3, r3, #4
 8002f4e:	6193      	str	r3, [r2, #24]
 8002f50:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <HAL_UART_MspInit+0xfc>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f5c:	2304      	movs	r3, #4
 8002f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f60:	2302      	movs	r3, #2
 8002f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f64:	2303      	movs	r3, #3
 8002f66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f68:	f107 0318 	add.w	r3, r7, #24
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	480b      	ldr	r0, [pc, #44]	@ (8002f9c <HAL_UART_MspInit+0x100>)
 8002f70:	f000 fab8 	bl	80034e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f74:	2308      	movs	r3, #8
 8002f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f80:	f107 0318 	add.w	r3, r7, #24
 8002f84:	4619      	mov	r1, r3
 8002f86:	4805      	ldr	r0, [pc, #20]	@ (8002f9c <HAL_UART_MspInit+0x100>)
 8002f88:	f000 faac 	bl	80034e4 <HAL_GPIO_Init>
}
 8002f8c:	bf00      	nop
 8002f8e:	3728      	adds	r7, #40	@ 0x28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40013800 	.word	0x40013800
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	40010800 	.word	0x40010800
 8002fa0:	40004400 	.word	0x40004400

08002fa4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08c      	sub	sp, #48	@ 0x30
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002fba:	4b2e      	ldr	r3, [pc, #184]	@ (8003074 <HAL_InitTick+0xd0>)
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8003074 <HAL_InitTick+0xd0>)
 8002fc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fc4:	6193      	str	r3, [r2, #24]
 8002fc6:	4b2b      	ldr	r3, [pc, #172]	@ (8003074 <HAL_InitTick+0xd0>)
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fce:	60bb      	str	r3, [r7, #8]
 8002fd0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fd2:	f107 020c 	add.w	r2, r7, #12
 8002fd6:	f107 0310 	add.w	r3, r7, #16
 8002fda:	4611      	mov	r1, r2
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f001 f96d 	bl	80042bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002fe2:	f001 f957 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8002fe6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fea:	4a23      	ldr	r2, [pc, #140]	@ (8003078 <HAL_InitTick+0xd4>)
 8002fec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff0:	0c9b      	lsrs	r3, r3, #18
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002ff6:	4b21      	ldr	r3, [pc, #132]	@ (800307c <HAL_InitTick+0xd8>)
 8002ff8:	4a21      	ldr	r2, [pc, #132]	@ (8003080 <HAL_InitTick+0xdc>)
 8002ffa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800307c <HAL_InitTick+0xd8>)
 8002ffe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003002:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003004:	4a1d      	ldr	r2, [pc, #116]	@ (800307c <HAL_InitTick+0xd8>)
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800300a:	4b1c      	ldr	r3, [pc, #112]	@ (800307c <HAL_InitTick+0xd8>)
 800300c:	2200      	movs	r2, #0
 800300e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003010:	4b1a      	ldr	r3, [pc, #104]	@ (800307c <HAL_InitTick+0xd8>)
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003016:	4b19      	ldr	r3, [pc, #100]	@ (800307c <HAL_InitTick+0xd8>)
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800301c:	4817      	ldr	r0, [pc, #92]	@ (800307c <HAL_InitTick+0xd8>)
 800301e:	f001 f99b 	bl	8004358 <HAL_TIM_Base_Init>
 8003022:	4603      	mov	r3, r0
 8003024:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003028:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800302c:	2b00      	cmp	r3, #0
 800302e:	d11b      	bne.n	8003068 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003030:	4812      	ldr	r0, [pc, #72]	@ (800307c <HAL_InitTick+0xd8>)
 8003032:	f001 f9e1 	bl	80043f8 <HAL_TIM_Base_Start_IT>
 8003036:	4603      	mov	r3, r0
 8003038:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800303c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003040:	2b00      	cmp	r3, #0
 8003042:	d111      	bne.n	8003068 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003044:	2019      	movs	r0, #25
 8003046:	f000 fa3e 	bl	80034c6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b0f      	cmp	r3, #15
 800304e:	d808      	bhi.n	8003062 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8003050:	2200      	movs	r2, #0
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	2019      	movs	r0, #25
 8003056:	f000 fa1a 	bl	800348e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800305a:	4a0a      	ldr	r2, [pc, #40]	@ (8003084 <HAL_InitTick+0xe0>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	e002      	b.n	8003068 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003068:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800306c:	4618      	mov	r0, r3
 800306e:	3730      	adds	r7, #48	@ 0x30
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40021000 	.word	0x40021000
 8003078:	431bde83 	.word	0x431bde83
 800307c:	20000670 	.word	0x20000670
 8003080:	40012c00 	.word	0x40012c00
 8003084:	20000004 	.word	0x20000004

08003088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <NMI_Handler+0x4>

08003090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <HardFault_Handler+0x4>

08003098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <MemManage_Handler+0x4>

080030a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <BusFault_Handler+0x4>

080030a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ac:	bf00      	nop
 80030ae:	e7fd      	b.n	80030ac <UsageFault_Handler+0x4>

080030b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030c0:	4802      	ldr	r0, [pc, #8]	@ (80030cc <TIM1_UP_IRQHandler+0x10>)
 80030c2:	f001 f9eb 	bl	800449c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000670 	.word	0x20000670

080030d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030d4:	4802      	ldr	r0, [pc, #8]	@ (80030e0 <TIM3_IRQHandler+0x10>)
 80030d6:	f001 f9e1 	bl	800449c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000580 	.word	0x20000580

080030e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return 1;
 80030e8:	2301      	movs	r3, #1
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <_kill>:

int _kill(int pid, int sig)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
 80030fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030fc:	f005 f85e 	bl	80081bc <__errno>
 8003100:	4603      	mov	r3, r0
 8003102:	2216      	movs	r2, #22
 8003104:	601a      	str	r2, [r3, #0]
  return -1;
 8003106:	f04f 33ff 	mov.w	r3, #4294967295
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <_exit>:

void _exit (int status)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800311a:	f04f 31ff 	mov.w	r1, #4294967295
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7ff ffe7 	bl	80030f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003124:	bf00      	nop
 8003126:	e7fd      	b.n	8003124 <_exit+0x12>

08003128 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	e00a      	b.n	8003150 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800313a:	f3af 8000 	nop.w
 800313e:	4601      	mov	r1, r0
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	60ba      	str	r2, [r7, #8]
 8003146:	b2ca      	uxtb	r2, r1
 8003148:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	3301      	adds	r3, #1
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	429a      	cmp	r2, r3
 8003156:	dbf0      	blt.n	800313a <_read+0x12>
  }

  return len;
 8003158:	687b      	ldr	r3, [r7, #4]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b086      	sub	sp, #24
 8003166:	af00      	add	r7, sp, #0
 8003168:	60f8      	str	r0, [r7, #12]
 800316a:	60b9      	str	r1, [r7, #8]
 800316c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	e009      	b.n	8003188 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	60ba      	str	r2, [r7, #8]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	3301      	adds	r3, #1
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	429a      	cmp	r2, r3
 800318e:	dbf1      	blt.n	8003174 <_write+0x12>
  }
  return len;
 8003190:	687b      	ldr	r3, [r7, #4]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3718      	adds	r7, #24
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <_close>:

int _close(int file)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031c0:	605a      	str	r2, [r3, #4]
  return 0;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr

080031ce <_isatty>:

int _isatty(int file)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031d6:	2301      	movs	r3, #1
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b085      	sub	sp, #20
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc80      	pop	{r7}
 80031f8:	4770      	bx	lr
	...

080031fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003204:	4a14      	ldr	r2, [pc, #80]	@ (8003258 <_sbrk+0x5c>)
 8003206:	4b15      	ldr	r3, [pc, #84]	@ (800325c <_sbrk+0x60>)
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003210:	4b13      	ldr	r3, [pc, #76]	@ (8003260 <_sbrk+0x64>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003218:	4b11      	ldr	r3, [pc, #68]	@ (8003260 <_sbrk+0x64>)
 800321a:	4a12      	ldr	r2, [pc, #72]	@ (8003264 <_sbrk+0x68>)
 800321c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321e:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <_sbrk+0x64>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	429a      	cmp	r2, r3
 800322a:	d207      	bcs.n	800323c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800322c:	f004 ffc6 	bl	80081bc <__errno>
 8003230:	4603      	mov	r3, r0
 8003232:	220c      	movs	r2, #12
 8003234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003236:	f04f 33ff 	mov.w	r3, #4294967295
 800323a:	e009      	b.n	8003250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800323c:	4b08      	ldr	r3, [pc, #32]	@ (8003260 <_sbrk+0x64>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003242:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <_sbrk+0x64>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	4a05      	ldr	r2, [pc, #20]	@ (8003260 <_sbrk+0x64>)
 800324c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20005000 	.word	0x20005000
 800325c:	00000400 	.word	0x00000400
 8003260:	200006b8 	.word	0x200006b8
 8003264:	20003968 	.word	0x20003968

08003268 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr

08003274 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*/


    bl  SystemInit
 8003274:	f7ff fff8 	bl	8003268 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003278:	480b      	ldr	r0, [pc, #44]	@ (80032a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800327a:	490c      	ldr	r1, [pc, #48]	@ (80032ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800327c:	4a0c      	ldr	r2, [pc, #48]	@ (80032b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800327e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003280:	e002      	b.n	8003288 <LoopCopyDataInit>

08003282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003286:	3304      	adds	r3, #4

08003288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800328a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800328c:	d3f9      	bcc.n	8003282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328e:	4a09      	ldr	r2, [pc, #36]	@ (80032b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003290:	4c09      	ldr	r4, [pc, #36]	@ (80032b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003294:	e001      	b.n	800329a <LoopFillZerobss>

08003296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003298:	3204      	adds	r2, #4

0800329a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800329a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800329c:	d3fb      	bcc.n	8003296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800329e:	f004 ff93 	bl	80081c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032a2:	f7ff fa3d 	bl	8002720 <main>
  bx lr
 80032a6:	4770      	bx	lr
  ldr r0, =_sdata
 80032a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032ac:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80032b0:	0800a23c 	.word	0x0800a23c
  ldr r2, =_sbss
 80032b4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80032b8:	20003964 	.word	0x20003964

080032bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032bc:	e7fe      	b.n	80032bc <ADC1_2_IRQHandler>
	...

080032c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c4:	4b08      	ldr	r3, [pc, #32]	@ (80032e8 <HAL_Init+0x28>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a07      	ldr	r2, [pc, #28]	@ (80032e8 <HAL_Init+0x28>)
 80032ca:	f043 0310 	orr.w	r3, r3, #16
 80032ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d0:	2003      	movs	r0, #3
 80032d2:	f000 f8d1 	bl	8003478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d6:	200f      	movs	r0, #15
 80032d8:	f7ff fe64 	bl	8002fa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032dc:	f7ff fd42 	bl	8002d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40022000 	.word	0x40022000

080032ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032f0:	4b05      	ldr	r3, [pc, #20]	@ (8003308 <HAL_IncTick+0x1c>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_IncTick+0x20>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4413      	add	r3, r2
 80032fc:	4a03      	ldr	r2, [pc, #12]	@ (800330c <HAL_IncTick+0x20>)
 80032fe:	6013      	str	r3, [r2, #0]
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	20000008 	.word	0x20000008
 800330c:	200006bc 	.word	0x200006bc

08003310 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return uwTick;
 8003314:	4b02      	ldr	r3, [pc, #8]	@ (8003320 <HAL_GetTick+0x10>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr
 8003320:	200006bc 	.word	0x200006bc

08003324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003334:	4b0c      	ldr	r3, [pc, #48]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003340:	4013      	ands	r3, r2
 8003342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800334c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003356:	4a04      	ldr	r2, [pc, #16]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	60d3      	str	r3, [r2, #12]
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003370:	4b04      	ldr	r3, [pc, #16]	@ (8003384 <__NVIC_GetPriorityGrouping+0x18>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	0a1b      	lsrs	r3, r3, #8
 8003376:	f003 0307 	and.w	r3, r3, #7
}
 800337a:	4618      	mov	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	2b00      	cmp	r3, #0
 8003398:	db0b      	blt.n	80033b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	4906      	ldr	r1, [pc, #24]	@ (80033bc <__NVIC_EnableIRQ+0x34>)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2001      	movs	r0, #1
 80033aa:	fa00 f202 	lsl.w	r2, r0, r2
 80033ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	e000e100 	.word	0xe000e100

080033c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	6039      	str	r1, [r7, #0]
 80033ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db0a      	blt.n	80033ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	490c      	ldr	r1, [pc, #48]	@ (800340c <__NVIC_SetPriority+0x4c>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	0112      	lsls	r2, r2, #4
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	440b      	add	r3, r1
 80033e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033e8:	e00a      	b.n	8003400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	4908      	ldr	r1, [pc, #32]	@ (8003410 <__NVIC_SetPriority+0x50>)
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	3b04      	subs	r3, #4
 80033f8:	0112      	lsls	r2, r2, #4
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	440b      	add	r3, r1
 80033fe:	761a      	strb	r2, [r3, #24]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	e000e100 	.word	0xe000e100
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	@ 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f1c3 0307 	rsb	r3, r3, #7
 800342e:	2b04      	cmp	r3, #4
 8003430:	bf28      	it	cs
 8003432:	2304      	movcs	r3, #4
 8003434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	3304      	adds	r3, #4
 800343a:	2b06      	cmp	r3, #6
 800343c:	d902      	bls.n	8003444 <NVIC_EncodePriority+0x30>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3b03      	subs	r3, #3
 8003442:	e000      	b.n	8003446 <NVIC_EncodePriority+0x32>
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003448:	f04f 32ff 	mov.w	r2, #4294967295
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	401a      	ands	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800345c:	f04f 31ff 	mov.w	r1, #4294967295
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	fa01 f303 	lsl.w	r3, r1, r3
 8003466:	43d9      	mvns	r1, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800346c:	4313      	orrs	r3, r2
         );
}
 800346e:	4618      	mov	r0, r3
 8003470:	3724      	adds	r7, #36	@ 0x24
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff ff4f 	bl	8003324 <__NVIC_SetPriorityGrouping>
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	4603      	mov	r3, r0
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a0:	f7ff ff64 	bl	800336c <__NVIC_GetPriorityGrouping>
 80034a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	6978      	ldr	r0, [r7, #20]
 80034ac:	f7ff ffb2 	bl	8003414 <NVIC_EncodePriority>
 80034b0:	4602      	mov	r2, r0
 80034b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034b6:	4611      	mov	r1, r2
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff ff81 	bl	80033c0 <__NVIC_SetPriority>
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	4603      	mov	r3, r0
 80034ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff ff57 	bl	8003388 <__NVIC_EnableIRQ>
}
 80034da:	bf00      	nop
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b08b      	sub	sp, #44	@ 0x2c
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ee:	2300      	movs	r3, #0
 80034f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034f6:	e169      	b.n	80037cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034f8:	2201      	movs	r2, #1
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	69fa      	ldr	r2, [r7, #28]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	429a      	cmp	r2, r3
 8003512:	f040 8158 	bne.w	80037c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4a9a      	ldr	r2, [pc, #616]	@ (8003784 <HAL_GPIO_Init+0x2a0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d05e      	beq.n	80035de <HAL_GPIO_Init+0xfa>
 8003520:	4a98      	ldr	r2, [pc, #608]	@ (8003784 <HAL_GPIO_Init+0x2a0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d875      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 8003526:	4a98      	ldr	r2, [pc, #608]	@ (8003788 <HAL_GPIO_Init+0x2a4>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d058      	beq.n	80035de <HAL_GPIO_Init+0xfa>
 800352c:	4a96      	ldr	r2, [pc, #600]	@ (8003788 <HAL_GPIO_Init+0x2a4>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d86f      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 8003532:	4a96      	ldr	r2, [pc, #600]	@ (800378c <HAL_GPIO_Init+0x2a8>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d052      	beq.n	80035de <HAL_GPIO_Init+0xfa>
 8003538:	4a94      	ldr	r2, [pc, #592]	@ (800378c <HAL_GPIO_Init+0x2a8>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d869      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 800353e:	4a94      	ldr	r2, [pc, #592]	@ (8003790 <HAL_GPIO_Init+0x2ac>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d04c      	beq.n	80035de <HAL_GPIO_Init+0xfa>
 8003544:	4a92      	ldr	r2, [pc, #584]	@ (8003790 <HAL_GPIO_Init+0x2ac>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d863      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 800354a:	4a92      	ldr	r2, [pc, #584]	@ (8003794 <HAL_GPIO_Init+0x2b0>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d046      	beq.n	80035de <HAL_GPIO_Init+0xfa>
 8003550:	4a90      	ldr	r2, [pc, #576]	@ (8003794 <HAL_GPIO_Init+0x2b0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d85d      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 8003556:	2b12      	cmp	r3, #18
 8003558:	d82a      	bhi.n	80035b0 <HAL_GPIO_Init+0xcc>
 800355a:	2b12      	cmp	r3, #18
 800355c:	d859      	bhi.n	8003612 <HAL_GPIO_Init+0x12e>
 800355e:	a201      	add	r2, pc, #4	@ (adr r2, 8003564 <HAL_GPIO_Init+0x80>)
 8003560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003564:	080035df 	.word	0x080035df
 8003568:	080035b9 	.word	0x080035b9
 800356c:	080035cb 	.word	0x080035cb
 8003570:	0800360d 	.word	0x0800360d
 8003574:	08003613 	.word	0x08003613
 8003578:	08003613 	.word	0x08003613
 800357c:	08003613 	.word	0x08003613
 8003580:	08003613 	.word	0x08003613
 8003584:	08003613 	.word	0x08003613
 8003588:	08003613 	.word	0x08003613
 800358c:	08003613 	.word	0x08003613
 8003590:	08003613 	.word	0x08003613
 8003594:	08003613 	.word	0x08003613
 8003598:	08003613 	.word	0x08003613
 800359c:	08003613 	.word	0x08003613
 80035a0:	08003613 	.word	0x08003613
 80035a4:	08003613 	.word	0x08003613
 80035a8:	080035c1 	.word	0x080035c1
 80035ac:	080035d5 	.word	0x080035d5
 80035b0:	4a79      	ldr	r2, [pc, #484]	@ (8003798 <HAL_GPIO_Init+0x2b4>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d013      	beq.n	80035de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035b6:	e02c      	b.n	8003612 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	623b      	str	r3, [r7, #32]
          break;
 80035be:	e029      	b.n	8003614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	3304      	adds	r3, #4
 80035c6:	623b      	str	r3, [r7, #32]
          break;
 80035c8:	e024      	b.n	8003614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	3308      	adds	r3, #8
 80035d0:	623b      	str	r3, [r7, #32]
          break;
 80035d2:	e01f      	b.n	8003614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	330c      	adds	r3, #12
 80035da:	623b      	str	r3, [r7, #32]
          break;
 80035dc:	e01a      	b.n	8003614 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d102      	bne.n	80035ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035e6:	2304      	movs	r3, #4
 80035e8:	623b      	str	r3, [r7, #32]
          break;
 80035ea:	e013      	b.n	8003614 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d105      	bne.n	8003600 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035f4:	2308      	movs	r3, #8
 80035f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69fa      	ldr	r2, [r7, #28]
 80035fc:	611a      	str	r2, [r3, #16]
          break;
 80035fe:	e009      	b.n	8003614 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003600:	2308      	movs	r3, #8
 8003602:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	69fa      	ldr	r2, [r7, #28]
 8003608:	615a      	str	r2, [r3, #20]
          break;
 800360a:	e003      	b.n	8003614 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800360c:	2300      	movs	r3, #0
 800360e:	623b      	str	r3, [r7, #32]
          break;
 8003610:	e000      	b.n	8003614 <HAL_GPIO_Init+0x130>
          break;
 8003612:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	2bff      	cmp	r3, #255	@ 0xff
 8003618:	d801      	bhi.n	800361e <HAL_GPIO_Init+0x13a>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	e001      	b.n	8003622 <HAL_GPIO_Init+0x13e>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3304      	adds	r3, #4
 8003622:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2bff      	cmp	r3, #255	@ 0xff
 8003628:	d802      	bhi.n	8003630 <HAL_GPIO_Init+0x14c>
 800362a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	e002      	b.n	8003636 <HAL_GPIO_Init+0x152>
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	3b08      	subs	r3, #8
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	210f      	movs	r1, #15
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	fa01 f303 	lsl.w	r3, r1, r3
 8003644:	43db      	mvns	r3, r3
 8003646:	401a      	ands	r2, r3
 8003648:	6a39      	ldr	r1, [r7, #32]
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	fa01 f303 	lsl.w	r3, r1, r3
 8003650:	431a      	orrs	r2, r3
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 80b1 	beq.w	80037c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003664:	4b4d      	ldr	r3, [pc, #308]	@ (800379c <HAL_GPIO_Init+0x2b8>)
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	4a4c      	ldr	r2, [pc, #304]	@ (800379c <HAL_GPIO_Init+0x2b8>)
 800366a:	f043 0301 	orr.w	r3, r3, #1
 800366e:	6193      	str	r3, [r2, #24]
 8003670:	4b4a      	ldr	r3, [pc, #296]	@ (800379c <HAL_GPIO_Init+0x2b8>)
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800367c:	4a48      	ldr	r2, [pc, #288]	@ (80037a0 <HAL_GPIO_Init+0x2bc>)
 800367e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	3302      	adds	r3, #2
 8003684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003688:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	220f      	movs	r2, #15
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	4013      	ands	r3, r2
 800369e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a40      	ldr	r2, [pc, #256]	@ (80037a4 <HAL_GPIO_Init+0x2c0>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d013      	beq.n	80036d0 <HAL_GPIO_Init+0x1ec>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a3f      	ldr	r2, [pc, #252]	@ (80037a8 <HAL_GPIO_Init+0x2c4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00d      	beq.n	80036cc <HAL_GPIO_Init+0x1e8>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a3e      	ldr	r2, [pc, #248]	@ (80037ac <HAL_GPIO_Init+0x2c8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d007      	beq.n	80036c8 <HAL_GPIO_Init+0x1e4>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a3d      	ldr	r2, [pc, #244]	@ (80037b0 <HAL_GPIO_Init+0x2cc>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d101      	bne.n	80036c4 <HAL_GPIO_Init+0x1e0>
 80036c0:	2303      	movs	r3, #3
 80036c2:	e006      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036c4:	2304      	movs	r3, #4
 80036c6:	e004      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e002      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036d0:	2300      	movs	r3, #0
 80036d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036d4:	f002 0203 	and.w	r2, r2, #3
 80036d8:	0092      	lsls	r2, r2, #2
 80036da:	4093      	lsls	r3, r2
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036e2:	492f      	ldr	r1, [pc, #188]	@ (80037a0 <HAL_GPIO_Init+0x2bc>)
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	3302      	adds	r3, #2
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d006      	beq.n	800370a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036fc:	4b2d      	ldr	r3, [pc, #180]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	492c      	ldr	r1, [pc, #176]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	608b      	str	r3, [r1, #8]
 8003708:	e006      	b.n	8003718 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800370a:	4b2a      	ldr	r3, [pc, #168]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	43db      	mvns	r3, r3
 8003712:	4928      	ldr	r1, [pc, #160]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003714:	4013      	ands	r3, r2
 8003716:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d006      	beq.n	8003732 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003724:	4b23      	ldr	r3, [pc, #140]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	4922      	ldr	r1, [pc, #136]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	4313      	orrs	r3, r2
 800372e:	60cb      	str	r3, [r1, #12]
 8003730:	e006      	b.n	8003740 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003734:	68da      	ldr	r2, [r3, #12]
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	43db      	mvns	r3, r3
 800373a:	491e      	ldr	r1, [pc, #120]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800373c:	4013      	ands	r3, r2
 800373e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d006      	beq.n	800375a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800374c:	4b19      	ldr	r3, [pc, #100]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	4918      	ldr	r1, [pc, #96]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	4313      	orrs	r3, r2
 8003756:	604b      	str	r3, [r1, #4]
 8003758:	e006      	b.n	8003768 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800375a:	4b16      	ldr	r3, [pc, #88]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	43db      	mvns	r3, r3
 8003762:	4914      	ldr	r1, [pc, #80]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003764:	4013      	ands	r3, r2
 8003766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d021      	beq.n	80037b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003774:	4b0f      	ldr	r3, [pc, #60]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	490e      	ldr	r1, [pc, #56]	@ (80037b4 <HAL_GPIO_Init+0x2d0>)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	4313      	orrs	r3, r2
 800377e:	600b      	str	r3, [r1, #0]
 8003780:	e021      	b.n	80037c6 <HAL_GPIO_Init+0x2e2>
 8003782:	bf00      	nop
 8003784:	10320000 	.word	0x10320000
 8003788:	10310000 	.word	0x10310000
 800378c:	10220000 	.word	0x10220000
 8003790:	10210000 	.word	0x10210000
 8003794:	10120000 	.word	0x10120000
 8003798:	10110000 	.word	0x10110000
 800379c:	40021000 	.word	0x40021000
 80037a0:	40010000 	.word	0x40010000
 80037a4:	40010800 	.word	0x40010800
 80037a8:	40010c00 	.word	0x40010c00
 80037ac:	40011000 	.word	0x40011000
 80037b0:	40011400 	.word	0x40011400
 80037b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037b8:	4b0b      	ldr	r3, [pc, #44]	@ (80037e8 <HAL_GPIO_Init+0x304>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	43db      	mvns	r3, r3
 80037c0:	4909      	ldr	r1, [pc, #36]	@ (80037e8 <HAL_GPIO_Init+0x304>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	3301      	adds	r3, #1
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d2:	fa22 f303 	lsr.w	r3, r2, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f47f ae8e 	bne.w	80034f8 <HAL_GPIO_Init+0x14>
  }
}
 80037dc:	bf00      	nop
 80037de:	bf00      	nop
 80037e0:	372c      	adds	r7, #44	@ 0x2c
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	40010400 	.word	0x40010400

080037ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	807b      	strh	r3, [r7, #2]
 80037f8:	4613      	mov	r3, r2
 80037fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037fc:	787b      	ldrb	r3, [r7, #1]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003802:	887a      	ldrh	r2, [r7, #2]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003808:	e003      	b.n	8003812 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800380a:	887b      	ldrh	r3, [r7, #2]
 800380c:	041a      	lsls	r2, r3, #16
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	611a      	str	r2, [r3, #16]
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr

0800381c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4013      	ands	r3, r2
 8003834:	041a      	lsls	r2, r3, #16
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	43d9      	mvns	r1, r3
 800383a:	887b      	ldrh	r3, [r7, #2]
 800383c:	400b      	ands	r3, r1
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	611a      	str	r2, [r3, #16]
}
 8003844:	bf00      	nop
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr
	...

08003850 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e12b      	b.n	8003aba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d106      	bne.n	800387c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7ff faac 	bl	8002dd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2224      	movs	r2, #36	@ 0x24
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 0201 	bic.w	r2, r2, #1
 8003892:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038b4:	f000 fcda 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 80038b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	4a81      	ldr	r2, [pc, #516]	@ (8003ac4 <HAL_I2C_Init+0x274>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d807      	bhi.n	80038d4 <HAL_I2C_Init+0x84>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4a80      	ldr	r2, [pc, #512]	@ (8003ac8 <HAL_I2C_Init+0x278>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	bf94      	ite	ls
 80038cc:	2301      	movls	r3, #1
 80038ce:	2300      	movhi	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	e006      	b.n	80038e2 <HAL_I2C_Init+0x92>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	4a7d      	ldr	r2, [pc, #500]	@ (8003acc <HAL_I2C_Init+0x27c>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	bf94      	ite	ls
 80038dc:	2301      	movls	r3, #1
 80038de:	2300      	movhi	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e0e7      	b.n	8003aba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4a78      	ldr	r2, [pc, #480]	@ (8003ad0 <HAL_I2C_Init+0x280>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	0c9b      	lsrs	r3, r3, #18
 80038f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	4a6a      	ldr	r2, [pc, #424]	@ (8003ac4 <HAL_I2C_Init+0x274>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d802      	bhi.n	8003924 <HAL_I2C_Init+0xd4>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	3301      	adds	r3, #1
 8003922:	e009      	b.n	8003938 <HAL_I2C_Init+0xe8>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800392a:	fb02 f303 	mul.w	r3, r2, r3
 800392e:	4a69      	ldr	r2, [pc, #420]	@ (8003ad4 <HAL_I2C_Init+0x284>)
 8003930:	fba2 2303 	umull	r2, r3, r2, r3
 8003934:	099b      	lsrs	r3, r3, #6
 8003936:	3301      	adds	r3, #1
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	430b      	orrs	r3, r1
 800393e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800394a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	495c      	ldr	r1, [pc, #368]	@ (8003ac4 <HAL_I2C_Init+0x274>)
 8003954:	428b      	cmp	r3, r1
 8003956:	d819      	bhi.n	800398c <HAL_I2C_Init+0x13c>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	1e59      	subs	r1, r3, #1
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	fbb1 f3f3 	udiv	r3, r1, r3
 8003966:	1c59      	adds	r1, r3, #1
 8003968:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800396c:	400b      	ands	r3, r1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_I2C_Init+0x138>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1e59      	subs	r1, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003980:	3301      	adds	r3, #1
 8003982:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003986:	e051      	b.n	8003a2c <HAL_I2C_Init+0x1dc>
 8003988:	2304      	movs	r3, #4
 800398a:	e04f      	b.n	8003a2c <HAL_I2C_Init+0x1dc>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d111      	bne.n	80039b8 <HAL_I2C_Init+0x168>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	1e58      	subs	r0, r3, #1
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6859      	ldr	r1, [r3, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	440b      	add	r3, r1
 80039a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a6:	3301      	adds	r3, #1
 80039a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	e012      	b.n	80039de <HAL_I2C_Init+0x18e>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1e58      	subs	r0, r3, #1
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6859      	ldr	r1, [r3, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	0099      	lsls	r1, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ce:	3301      	adds	r3, #1
 80039d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	bf0c      	ite	eq
 80039d8:	2301      	moveq	r3, #1
 80039da:	2300      	movne	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <HAL_I2C_Init+0x196>
 80039e2:	2301      	movs	r3, #1
 80039e4:	e022      	b.n	8003a2c <HAL_I2C_Init+0x1dc>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10e      	bne.n	8003a0c <HAL_I2C_Init+0x1bc>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1e58      	subs	r0, r3, #1
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6859      	ldr	r1, [r3, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	440b      	add	r3, r1
 80039fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a00:	3301      	adds	r3, #1
 8003a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a0a:	e00f      	b.n	8003a2c <HAL_I2C_Init+0x1dc>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	1e58      	subs	r0, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6859      	ldr	r1, [r3, #4]
 8003a14:	460b      	mov	r3, r1
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	0099      	lsls	r1, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a22:	3301      	adds	r3, #1
 8003a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a2c:	6879      	ldr	r1, [r7, #4]
 8003a2e:	6809      	ldr	r1, [r1, #0]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69da      	ldr	r2, [r3, #28]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6911      	ldr	r1, [r2, #16]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	68d2      	ldr	r2, [r2, #12]
 8003a66:	4311      	orrs	r1, r2
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695a      	ldr	r2, [r3, #20]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	000186a0 	.word	0x000186a0
 8003ac8:	001e847f 	.word	0x001e847f
 8003acc:	003d08ff 	.word	0x003d08ff
 8003ad0:	431bde83 	.word	0x431bde83
 8003ad4:	10624dd3 	.word	0x10624dd3

08003ad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e272      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 8087 	beq.w	8003c06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003af8:	4b92      	ldr	r3, [pc, #584]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 030c 	and.w	r3, r3, #12
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d00c      	beq.n	8003b1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b04:	4b8f      	ldr	r3, [pc, #572]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 030c 	and.w	r3, r3, #12
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d112      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
 8003b10:	4b8c      	ldr	r3, [pc, #560]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1e:	4b89      	ldr	r3, [pc, #548]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d06c      	beq.n	8003c04 <HAL_RCC_OscConfig+0x12c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d168      	bne.n	8003c04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e24c      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCC_OscConfig+0x76>
 8003b40:	4b80      	ldr	r3, [pc, #512]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a7f      	ldr	r2, [pc, #508]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e02e      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x98>
 8003b56:	4b7b      	ldr	r3, [pc, #492]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7a      	ldr	r2, [pc, #488]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b78      	ldr	r3, [pc, #480]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a77      	ldr	r2, [pc, #476]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	e01d      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCC_OscConfig+0xbc>
 8003b7a:	4b72      	ldr	r3, [pc, #456]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a71      	ldr	r2, [pc, #452]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a6e      	ldr	r2, [pc, #440]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b90:	6013      	str	r3, [r2, #0]
 8003b92:	e00b      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b94:	4b6b      	ldr	r3, [pc, #428]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6a      	ldr	r2, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	4b68      	ldr	r3, [pc, #416]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a67      	ldr	r2, [pc, #412]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003baa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d013      	beq.n	8003bdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7ff fbac 	bl	8003310 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bbc:	f7ff fba8 	bl	8003310 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b64      	cmp	r3, #100	@ 0x64
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e200      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	4b5d      	ldr	r3, [pc, #372]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0xe4>
 8003bda:	e014      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7ff fb98 	bl	8003310 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be4:	f7ff fb94 	bl	8003310 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b64      	cmp	r3, #100	@ 0x64
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e1ec      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf6:	4b53      	ldr	r3, [pc, #332]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x10c>
 8003c02:	e000      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d063      	beq.n	8003cda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c12:	4b4c      	ldr	r3, [pc, #304]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00b      	beq.n	8003c36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c1e:	4b49      	ldr	r3, [pc, #292]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d11c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
 8003c2a:	4b46      	ldr	r3, [pc, #280]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d116      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c36:	4b43      	ldr	r3, [pc, #268]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d005      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d001      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e1c0      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4939      	ldr	r1, [pc, #228]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c62:	e03a      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d020      	beq.n	8003cae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c6c:	4b36      	ldr	r3, [pc, #216]	@ (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7ff fb4d 	bl	8003310 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7a:	f7ff fb49 	bl	8003310 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e1a1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c98:	4b2a      	ldr	r3, [pc, #168]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4927      	ldr	r1, [pc, #156]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	600b      	str	r3, [r1, #0]
 8003cac:	e015      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cae:	4b26      	ldr	r3, [pc, #152]	@ (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7ff fb2c 	bl	8003310 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cbc:	f7ff fb28 	bl	8003310 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e180      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cce:	4b1d      	ldr	r3, [pc, #116]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f0      	bne.n	8003cbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d03a      	beq.n	8003d5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d019      	beq.n	8003d22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cee:	4b17      	ldr	r3, [pc, #92]	@ (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf4:	f7ff fb0c 	bl	8003310 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cfc:	f7ff fb08 	bl	8003310 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e160      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f0      	beq.n	8003cfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d1a:	2001      	movs	r0, #1
 8003d1c:	f000 fafe 	bl	800431c <RCC_Delay>
 8003d20:	e01c      	b.n	8003d5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d22:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d28:	f7ff faf2 	bl	8003310 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d2e:	e00f      	b.n	8003d50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d30:	f7ff faee 	bl	8003310 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d908      	bls.n	8003d50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e146      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000
 8003d48:	42420000 	.word	0x42420000
 8003d4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b92      	ldr	r3, [pc, #584]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e9      	bne.n	8003d30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80a6 	beq.w	8003eb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b8b      	ldr	r3, [pc, #556]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	4b88      	ldr	r3, [pc, #544]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	4a87      	ldr	r2, [pc, #540]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	61d3      	str	r3, [r2, #28]
 8003d86:	4b85      	ldr	r3, [pc, #532]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d8e:	60bb      	str	r3, [r7, #8]
 8003d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d92:	2301      	movs	r3, #1
 8003d94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d96:	4b82      	ldr	r3, [pc, #520]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d118      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da2:	4b7f      	ldr	r3, [pc, #508]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a7e      	ldr	r2, [pc, #504]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dae:	f7ff faaf 	bl	8003310 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db6:	f7ff faab 	bl	8003310 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b64      	cmp	r3, #100	@ 0x64
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e103      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc8:	4b75      	ldr	r3, [pc, #468]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d106      	bne.n	8003dea <HAL_RCC_OscConfig+0x312>
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a6e      	ldr	r2, [pc, #440]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003de2:	f043 0301 	orr.w	r3, r3, #1
 8003de6:	6213      	str	r3, [r2, #32]
 8003de8:	e02d      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x334>
 8003df2:	4b6a      	ldr	r3, [pc, #424]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4a69      	ldr	r2, [pc, #420]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	6213      	str	r3, [r2, #32]
 8003dfe:	4b67      	ldr	r3, [pc, #412]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	4a66      	ldr	r2, [pc, #408]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f023 0304 	bic.w	r3, r3, #4
 8003e08:	6213      	str	r3, [r2, #32]
 8003e0a:	e01c      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	2b05      	cmp	r3, #5
 8003e12:	d10c      	bne.n	8003e2e <HAL_RCC_OscConfig+0x356>
 8003e14:	4b61      	ldr	r3, [pc, #388]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4a60      	ldr	r2, [pc, #384]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	f043 0304 	orr.w	r3, r3, #4
 8003e1e:	6213      	str	r3, [r2, #32]
 8003e20:	4b5e      	ldr	r3, [pc, #376]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	4a5d      	ldr	r2, [pc, #372]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	6213      	str	r3, [r2, #32]
 8003e2c:	e00b      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	4a5a      	ldr	r2, [pc, #360]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	f023 0301 	bic.w	r3, r3, #1
 8003e38:	6213      	str	r3, [r2, #32]
 8003e3a:	4b58      	ldr	r3, [pc, #352]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4a57      	ldr	r2, [pc, #348]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f023 0304 	bic.w	r3, r3, #4
 8003e44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d015      	beq.n	8003e7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e4e:	f7ff fa5f 	bl	8003310 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7ff fa5b 	bl	8003310 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e0b1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0ee      	beq.n	8003e56 <HAL_RCC_OscConfig+0x37e>
 8003e78:	e014      	b.n	8003ea4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7ff fa49 	bl	8003310 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e80:	e00a      	b.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e82:	f7ff fa45 	bl	8003310 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e09b      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e98:	4b40      	ldr	r3, [pc, #256]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ee      	bne.n	8003e82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d105      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eaa:	4b3c      	ldr	r3, [pc, #240]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	4a3b      	ldr	r2, [pc, #236]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 8087 	beq.w	8003fce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec0:	4b36      	ldr	r3, [pc, #216]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d061      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d146      	bne.n	8003f62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed4:	4b33      	ldr	r3, [pc, #204]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eda:	f7ff fa19 	bl	8003310 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee2:	f7ff fa15 	bl	8003310 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e06d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef4:	4b29      	ldr	r3, [pc, #164]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f08:	d108      	bne.n	8003f1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f0a:	4b24      	ldr	r3, [pc, #144]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	4921      	ldr	r1, [pc, #132]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a19      	ldr	r1, [r3, #32]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	491b      	ldr	r1, [pc, #108]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f34:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7ff f9e9 	bl	8003310 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f42:	f7ff f9e5 	bl	8003310 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e03d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f54:	4b11      	ldr	r3, [pc, #68]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x46a>
 8003f60:	e035      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f62:	4b10      	ldr	r3, [pc, #64]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7ff f9d2 	bl	8003310 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f70:	f7ff f9ce 	bl	8003310 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e026      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f82:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x498>
 8003f8e:	e01e      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e019      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40007000 	.word	0x40007000
 8003fa4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd8 <HAL_RCC_OscConfig+0x500>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000

08003fdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0d0      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b6a      	ldr	r3, [pc, #424]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d910      	bls.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b67      	ldr	r3, [pc, #412]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 0207 	bic.w	r2, r3, #7
 8004006:	4965      	ldr	r1, [pc, #404]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b63      	ldr	r3, [pc, #396]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0b8      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d020      	beq.n	800406e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004038:	4b59      	ldr	r3, [pc, #356]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	4a58      	ldr	r2, [pc, #352]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004042:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004050:	4b53      	ldr	r3, [pc, #332]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	4a52      	ldr	r2, [pc, #328]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800405a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405c:	4b50      	ldr	r3, [pc, #320]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	494d      	ldr	r1, [pc, #308]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d040      	beq.n	80040fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004082:	4b47      	ldr	r3, [pc, #284]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d115      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e07f      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b41      	ldr	r3, [pc, #260]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e073      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b3d      	ldr	r3, [pc, #244]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e06b      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b39      	ldr	r3, [pc, #228]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4936      	ldr	r1, [pc, #216]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7ff f920 	bl	8003310 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7ff f91c 	bl	8003310 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e053      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2d      	ldr	r3, [pc, #180]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b27      	ldr	r3, [pc, #156]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d210      	bcs.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b24      	ldr	r3, [pc, #144]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 0207 	bic.w	r2, r3, #7
 8004112:	4922      	ldr	r1, [pc, #136]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411a:	4b20      	ldr	r3, [pc, #128]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e032      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d008      	beq.n	800414a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004138:	4b19      	ldr	r3, [pc, #100]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4916      	ldr	r1, [pc, #88]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	4313      	orrs	r3, r2
 8004148:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d009      	beq.n	800416a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004156:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	490e      	ldr	r1, [pc, #56]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004166:	4313      	orrs	r3, r2
 8004168:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800416a:	f000 f821 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 800416e:	4602      	mov	r2, r0
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	091b      	lsrs	r3, r3, #4
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	490a      	ldr	r1, [pc, #40]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c8>)
 800417c:	5ccb      	ldrb	r3, [r1, r3]
 800417e:	fa22 f303 	lsr.w	r3, r2, r3
 8004182:	4a09      	ldr	r2, [pc, #36]	@ (80041a8 <HAL_RCC_ClockConfig+0x1cc>)
 8004184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004186:	4b09      	ldr	r3, [pc, #36]	@ (80041ac <HAL_RCC_ClockConfig+0x1d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fe ff0a 	bl	8002fa4 <HAL_InitTick>

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40022000 	.word	0x40022000
 80041a0:	40021000 	.word	0x40021000
 80041a4:	08009df0 	.word	0x08009df0
 80041a8:	20000000 	.word	0x20000000
 80041ac:	20000004 	.word	0x20000004

080041b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	2300      	movs	r3, #0
 80041c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x30>
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x36>
 80041de:	e027      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e0:	4b19      	ldr	r3, [pc, #100]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 80041e2:	613b      	str	r3, [r7, #16]
      break;
 80041e4:	e027      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0c9b      	lsrs	r3, r3, #18
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	4a17      	ldr	r2, [pc, #92]	@ (800424c <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f0:	5cd3      	ldrb	r3, [r2, r3]
 80041f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d010      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041fe:	4b11      	ldr	r3, [pc, #68]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0c5b      	lsrs	r3, r3, #17
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	4a11      	ldr	r2, [pc, #68]	@ (8004250 <HAL_RCC_GetSysClockFreq+0xa0>)
 800420a:	5cd3      	ldrb	r3, [r2, r3]
 800420c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a0d      	ldr	r2, [pc, #52]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004212:	fb03 f202 	mul.w	r2, r3, r2
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e004      	b.n	800422a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a0c      	ldr	r2, [pc, #48]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004224:	fb02 f303 	mul.w	r3, r2, r3
 8004228:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	613b      	str	r3, [r7, #16]
      break;
 800422e:	e002      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004232:	613b      	str	r3, [r7, #16]
      break;
 8004234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004236:	693b      	ldr	r3, [r7, #16]
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	08009e08 	.word	0x08009e08
 8004250:	08009e18 	.word	0x08009e18
 8004254:	003d0900 	.word	0x003d0900

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b02      	ldr	r3, [pc, #8]	@ (8004268 <HAL_RCC_GetHCLKFreq+0x10>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr
 8004268:	20000000 	.word	0x20000000

0800426c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004270:	f7ff fff2 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004274:	4602      	mov	r2, r0
 8004276:	4b05      	ldr	r3, [pc, #20]	@ (800428c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	4903      	ldr	r1, [pc, #12]	@ (8004290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004282:	5ccb      	ldrb	r3, [r1, r3]
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000
 8004290:	08009e00 	.word	0x08009e00

08004294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004298:	f7ff ffde 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	0adb      	lsrs	r3, r3, #11
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	4903      	ldr	r1, [pc, #12]	@ (80042b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	08009e00 	.word	0x08009e00

080042bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	220f      	movs	r2, #15
 80042ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042cc:	4b11      	ldr	r3, [pc, #68]	@ (8004314 <HAL_RCC_GetClockConfig+0x58>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 0203 	and.w	r2, r3, #3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004314 <HAL_RCC_GetClockConfig+0x58>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004314 <HAL_RCC_GetClockConfig+0x58>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042f0:	4b08      	ldr	r3, [pc, #32]	@ (8004314 <HAL_RCC_GetClockConfig+0x58>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	08db      	lsrs	r3, r3, #3
 80042f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042fe:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <HAL_RCC_GetClockConfig+0x5c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0207 	and.w	r2, r3, #7
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	40021000 	.word	0x40021000
 8004318:	40022000 	.word	0x40022000

0800431c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004324:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <RCC_Delay+0x34>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a0a      	ldr	r2, [pc, #40]	@ (8004354 <RCC_Delay+0x38>)
 800432a:	fba2 2303 	umull	r2, r3, r2, r3
 800432e:	0a5b      	lsrs	r3, r3, #9
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	fb02 f303 	mul.w	r3, r2, r3
 8004336:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004338:	bf00      	nop
  }
  while (Delay --);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	1e5a      	subs	r2, r3, #1
 800433e:	60fa      	str	r2, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f9      	bne.n	8004338 <RCC_Delay+0x1c>
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr
 8004350:	20000000 	.word	0x20000000
 8004354:	10624dd3 	.word	0x10624dd3

08004358 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e041      	b.n	80043ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fe fd66 	bl	8002e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3304      	adds	r3, #4
 8004394:	4619      	mov	r1, r3
 8004396:	4610      	mov	r0, r2
 8004398:	f000 fa5c 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
	...

080043f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e03a      	b.n	8004486 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a18      	ldr	r2, [pc, #96]	@ (8004490 <HAL_TIM_Base_Start_IT+0x98>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d00e      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x58>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443a:	d009      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x58>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a14      	ldr	r2, [pc, #80]	@ (8004494 <HAL_TIM_Base_Start_IT+0x9c>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d004      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x58>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a13      	ldr	r2, [pc, #76]	@ (8004498 <HAL_TIM_Base_Start_IT+0xa0>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d111      	bne.n	8004474 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b06      	cmp	r3, #6
 8004460:	d010      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004472:	e007      	b.n	8004484 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0201 	orr.w	r2, r2, #1
 8004482:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr
 8004490:	40012c00 	.word	0x40012c00
 8004494:	40000400 	.word	0x40000400
 8004498:	40000800 	.word	0x40000800

0800449c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d020      	beq.n	8004500 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f003 0302 	and.w	r3, r3, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d01b      	beq.n	8004500 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f06f 0202 	mvn.w	r2, #2
 80044d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f998 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 80044ec:	e005      	b.n	80044fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f98b 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f99a 	bl	800482e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	d020      	beq.n	800454c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01b      	beq.n	800454c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f06f 0204 	mvn.w	r2, #4
 800451c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2202      	movs	r2, #2
 8004522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f972 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 8004538:	e005      	b.n	8004546 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f965 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f974 	bl	800482e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f003 0308 	and.w	r3, r3, #8
 8004552:	2b00      	cmp	r3, #0
 8004554:	d020      	beq.n	8004598 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f003 0308 	and.w	r3, r3, #8
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01b      	beq.n	8004598 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f06f 0208 	mvn.w	r2, #8
 8004568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2204      	movs	r2, #4
 800456e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f94c 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 8004584:	e005      	b.n	8004592 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f93f 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f94e 	bl	800482e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0310 	and.w	r3, r3, #16
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d020      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0310 	and.w	r3, r3, #16
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d01b      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0210 	mvn.w	r2, #16
 80045b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2208      	movs	r2, #8
 80045ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 f926 	bl	800481c <HAL_TIM_IC_CaptureCallback>
 80045d0:	e005      	b.n	80045de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f919 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f928 	bl	800482e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00c      	beq.n	8004608 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d007      	beq.n	8004608 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0201 	mvn.w	r2, #1
 8004600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fe fa6c 	bl	8002ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00c      	beq.n	800462c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fa7f 	bl	8004b2a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00c      	beq.n	8004650 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d007      	beq.n	8004650 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f8f8 	bl	8004840 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0320 	and.w	r3, r3, #32
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00c      	beq.n	8004674 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0320 	and.w	r3, r3, #32
 8004660:	2b00      	cmp	r3, #0
 8004662:	d007      	beq.n	8004674 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0220 	mvn.w	r2, #32
 800466c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa52 	bl	8004b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004674:	bf00      	nop
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004690:	2b01      	cmp	r3, #1
 8004692:	d101      	bne.n	8004698 <HAL_TIM_ConfigClockSource+0x1c>
 8004694:	2302      	movs	r3, #2
 8004696:	e0b4      	b.n	8004802 <HAL_TIM_ConfigClockSource+0x186>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d0:	d03e      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0xd4>
 80046d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046d6:	f200 8087 	bhi.w	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 80046da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046de:	f000 8086 	beq.w	80047ee <HAL_TIM_ConfigClockSource+0x172>
 80046e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046e6:	d87f      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 80046e8:	2b70      	cmp	r3, #112	@ 0x70
 80046ea:	d01a      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0xa6>
 80046ec:	2b70      	cmp	r3, #112	@ 0x70
 80046ee:	d87b      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 80046f0:	2b60      	cmp	r3, #96	@ 0x60
 80046f2:	d050      	beq.n	8004796 <HAL_TIM_ConfigClockSource+0x11a>
 80046f4:	2b60      	cmp	r3, #96	@ 0x60
 80046f6:	d877      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 80046f8:	2b50      	cmp	r3, #80	@ 0x50
 80046fa:	d03c      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0xfa>
 80046fc:	2b50      	cmp	r3, #80	@ 0x50
 80046fe:	d873      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004700:	2b40      	cmp	r3, #64	@ 0x40
 8004702:	d058      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004704:	2b40      	cmp	r3, #64	@ 0x40
 8004706:	d86f      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b30      	cmp	r3, #48	@ 0x30
 800470a:	d064      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x15a>
 800470c:	2b30      	cmp	r3, #48	@ 0x30
 800470e:	d86b      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b20      	cmp	r3, #32
 8004712:	d060      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004714:	2b20      	cmp	r3, #32
 8004716:	d867      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b00      	cmp	r3, #0
 800471a:	d05c      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x15a>
 800471c:	2b10      	cmp	r3, #16
 800471e:	d05a      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004720:	e062      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004732:	f000 f974 	bl	8004a1e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004744:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	609a      	str	r2, [r3, #8]
      break;
 800474e:	e04f      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	f000 f95d 	bl	8004a1e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004772:	609a      	str	r2, [r3, #8]
      break;
 8004774:	e03c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004782:	461a      	mov	r2, r3
 8004784:	f000 f8d4 	bl	8004930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2150      	movs	r1, #80	@ 0x50
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f92b 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 8004794:	e02c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047a2:	461a      	mov	r2, r3
 80047a4:	f000 f8f2 	bl	800498c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2160      	movs	r1, #96	@ 0x60
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 f91b 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 80047b4:	e01c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c2:	461a      	mov	r2, r3
 80047c4:	f000 f8b4 	bl	8004930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2140      	movs	r1, #64	@ 0x40
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f90b 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 80047d4:	e00c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4619      	mov	r1, r3
 80047e0:	4610      	mov	r0, r2
 80047e2:	f000 f902 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 80047e6:	e003      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
      break;
 80047ec:	e000      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004800:	7bfb      	ldrb	r3, [r7, #15]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr

0800481c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	bc80      	pop	{r7}
 800482c:	4770      	bx	lr

0800482e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800482e:	b480      	push	{r7}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr

08004840 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	bc80      	pop	{r7}
 8004850:	4770      	bx	lr
	...

08004854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a2f      	ldr	r2, [pc, #188]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00b      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004872:	d007      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a2c      	ldr	r2, [pc, #176]	@ (8004928 <TIM_Base_SetConfig+0xd4>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d003      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a2b      	ldr	r2, [pc, #172]	@ (800492c <TIM_Base_SetConfig+0xd8>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d108      	bne.n	8004896 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800488a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	4313      	orrs	r3, r2
 8004894:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a22      	ldr	r2, [pc, #136]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a4:	d007      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004928 <TIM_Base_SetConfig+0xd4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a1e      	ldr	r2, [pc, #120]	@ (800492c <TIM_Base_SetConfig+0xd8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d108      	bne.n	80048c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d103      	bne.n	80048fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d005      	beq.n	800491a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	f023 0201 	bic.w	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	611a      	str	r2, [r3, #16]
  }
}
 800491a:	bf00      	nop
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr
 8004924:	40012c00 	.word	0x40012c00
 8004928:	40000400 	.word	0x40000400
 800492c:	40000800 	.word	0x40000800

08004930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f023 0201 	bic.w	r2, r3, #1
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800495a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4313      	orrs	r3, r2
 8004964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f023 030a 	bic.w	r3, r3, #10
 800496c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr

0800498c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	f023 0210 	bic.w	r2, r3, #16
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	031b      	lsls	r3, r3, #12
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	621a      	str	r2, [r3, #32]
}
 80049e0:	bf00      	nop
 80049e2:	371c      	adds	r7, #28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr

080049ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b085      	sub	sp, #20
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f043 0307 	orr.w	r3, r3, #7
 8004a0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]
}
 8004a14:	bf00      	nop
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
 8004a2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a38:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	021a      	lsls	r2, r3, #8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	431a      	orrs	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	609a      	str	r2, [r3, #8]
}
 8004a52:	bf00      	nop
 8004a54:	371c      	adds	r7, #28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bc80      	pop	{r7}
 8004a5a:	4770      	bx	lr

08004a5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a70:	2302      	movs	r3, #2
 8004a72:	e046      	b.n	8004b02 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00e      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac0:	d009      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a12      	ldr	r2, [pc, #72]	@ (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d004      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a10      	ldr	r2, [pc, #64]	@ (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d10c      	bne.n	8004af0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	40012c00 	.word	0x40012c00
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800

08004b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr

08004b2a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b083      	sub	sp, #12
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b32:	bf00      	nop
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr

08004b3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e042      	b.n	8004bd4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fe f99a 	bl	8002e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2224      	movs	r2, #36	@ 0x24
 8004b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fa09 	bl	8004f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691a      	ldr	r2, [r3, #16]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695a      	ldr	r2, [r3, #20]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b08a      	sub	sp, #40	@ 0x28
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	603b      	str	r3, [r7, #0]
 8004be8:	4613      	mov	r3, r2
 8004bea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d175      	bne.n	8004ce8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <HAL_UART_Transmit+0x2c>
 8004c02:	88fb      	ldrh	r3, [r7, #6]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e06e      	b.n	8004cea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2221      	movs	r2, #33	@ 0x21
 8004c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c1a:	f7fe fb79 	bl	8003310 <HAL_GetTick>
 8004c1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	88fa      	ldrh	r2, [r7, #6]
 8004c24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	88fa      	ldrh	r2, [r7, #6]
 8004c2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c34:	d108      	bne.n	8004c48 <HAL_UART_Transmit+0x6c>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d104      	bne.n	8004c48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	61bb      	str	r3, [r7, #24]
 8004c46:	e003      	b.n	8004c50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c50:	e02e      	b.n	8004cb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	9300      	str	r3, [sp, #0]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2180      	movs	r1, #128	@ 0x80
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 f8df 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d005      	beq.n	8004c74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e03a      	b.n	8004cea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10b      	bne.n	8004c92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	3302      	adds	r3, #2
 8004c8e:	61bb      	str	r3, [r7, #24]
 8004c90:	e007      	b.n	8004ca2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	781a      	ldrb	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1cb      	bne.n	8004c52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	2140      	movs	r1, #64	@ 0x40
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f000 f8ab 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e006      	b.n	8004cea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2220      	movs	r2, #32
 8004ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e000      	b.n	8004cea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ce8:	2302      	movs	r3, #2
  }
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3720      	adds	r7, #32
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b08a      	sub	sp, #40	@ 0x28
 8004cf6:	af02      	add	r7, sp, #8
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	603b      	str	r3, [r7, #0]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b20      	cmp	r3, #32
 8004d10:	f040 8081 	bne.w	8004e16 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d002      	beq.n	8004d20 <HAL_UART_Receive+0x2e>
 8004d1a:	88fb      	ldrh	r3, [r7, #6]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e079      	b.n	8004e18 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2200      	movs	r2, #0
 8004d28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2222      	movs	r2, #34	@ 0x22
 8004d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d38:	f7fe faea 	bl	8003310 <HAL_GetTick>
 8004d3c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	88fa      	ldrh	r2, [r7, #6]
 8004d42:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	88fa      	ldrh	r2, [r7, #6]
 8004d48:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d52:	d108      	bne.n	8004d66 <HAL_UART_Receive+0x74>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d104      	bne.n	8004d66 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	61bb      	str	r3, [r7, #24]
 8004d64:	e003      	b.n	8004d6e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004d6e:	e047      	b.n	8004e00 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	2200      	movs	r2, #0
 8004d78:	2120      	movs	r1, #32
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 f850 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d005      	beq.n	8004d92 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e042      	b.n	8004e18 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10c      	bne.n	8004db2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	3302      	adds	r3, #2
 8004dae:	61bb      	str	r3, [r7, #24]
 8004db0:	e01f      	b.n	8004df2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dba:	d007      	beq.n	8004dcc <HAL_UART_Receive+0xda>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <HAL_UART_Receive+0xe8>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d106      	bne.n	8004dda <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	e008      	b.n	8004dec <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	3301      	adds	r3, #1
 8004df0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1b2      	bne.n	8004d70 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004e12:	2300      	movs	r3, #0
 8004e14:	e000      	b.n	8004e18 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
  }
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3720      	adds	r7, #32
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e30:	e03b      	b.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d037      	beq.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e3a:	f7fe fa69 	bl	8003310 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	6a3a      	ldr	r2, [r7, #32]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d302      	bcc.n	8004e50 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e03a      	b.n	8004eca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f003 0304 	and.w	r3, r3, #4
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d023      	beq.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b80      	cmp	r3, #128	@ 0x80
 8004e66:	d020      	beq.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2b40      	cmp	r3, #64	@ 0x40
 8004e6c:	d01d      	beq.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d116      	bne.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f81d 	bl	8004ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2208      	movs	r2, #8
 8004e9c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e00f      	b.n	8004eca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	bf0c      	ite	eq
 8004eba:	2301      	moveq	r3, #1
 8004ebc:	2300      	movne	r3, #0
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	79fb      	ldrb	r3, [r7, #7]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d0b4      	beq.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3718      	adds	r7, #24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b095      	sub	sp, #84	@ 0x54
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	330c      	adds	r3, #12
 8004ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee4:	e853 3f00 	ldrex	r3, [r3]
 8004ee8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	330c      	adds	r3, #12
 8004ef8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004efa:	643a      	str	r2, [r7, #64]	@ 0x40
 8004efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004efe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f02:	e841 2300 	strex	r3, r2, [r1]
 8004f06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1e5      	bne.n	8004eda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3314      	adds	r3, #20
 8004f14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	e853 3f00 	ldrex	r3, [r3]
 8004f1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	f023 0301 	bic.w	r3, r3, #1
 8004f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	3314      	adds	r3, #20
 8004f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f36:	e841 2300 	strex	r3, r2, [r1]
 8004f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1e5      	bne.n	8004f0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d119      	bne.n	8004f7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	e853 3f00 	ldrex	r3, [r3]
 8004f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f023 0310 	bic.w	r3, r3, #16
 8004f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	330c      	adds	r3, #12
 8004f68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f6a:	61ba      	str	r2, [r7, #24]
 8004f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6e:	6979      	ldr	r1, [r7, #20]
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	e841 2300 	strex	r3, r2, [r1]
 8004f76:	613b      	str	r3, [r7, #16]
   return(result);
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1e5      	bne.n	8004f4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f8c:	bf00      	nop
 8004f8e:	3754      	adds	r7, #84	@ 0x54
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr
	...

08004f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004fd2:	f023 030c 	bic.w	r3, r3, #12
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	68b9      	ldr	r1, [r7, #8]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80050ac <UART_SetConfig+0x114>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d103      	bne.n	8005008 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005000:	f7ff f948 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8005004:	60f8      	str	r0, [r7, #12]
 8005006:	e002      	b.n	800500e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005008:	f7ff f930 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 800500c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4613      	mov	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	009a      	lsls	r2, r3, #2
 8005018:	441a      	add	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	fbb2 f3f3 	udiv	r3, r2, r3
 8005024:	4a22      	ldr	r2, [pc, #136]	@ (80050b0 <UART_SetConfig+0x118>)
 8005026:	fba2 2303 	umull	r2, r3, r2, r3
 800502a:	095b      	lsrs	r3, r3, #5
 800502c:	0119      	lsls	r1, r3, #4
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	009a      	lsls	r2, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	fbb2 f2f3 	udiv	r2, r2, r3
 8005044:	4b1a      	ldr	r3, [pc, #104]	@ (80050b0 <UART_SetConfig+0x118>)
 8005046:	fba3 0302 	umull	r0, r3, r3, r2
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	2064      	movs	r0, #100	@ 0x64
 800504e:	fb00 f303 	mul.w	r3, r0, r3
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	3332      	adds	r3, #50	@ 0x32
 8005058:	4a15      	ldr	r2, [pc, #84]	@ (80050b0 <UART_SetConfig+0x118>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005064:	4419      	add	r1, r3
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	009a      	lsls	r2, r3, #2
 8005070:	441a      	add	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	fbb2 f2f3 	udiv	r2, r2, r3
 800507c:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <UART_SetConfig+0x118>)
 800507e:	fba3 0302 	umull	r0, r3, r3, r2
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	2064      	movs	r0, #100	@ 0x64
 8005086:	fb00 f303 	mul.w	r3, r0, r3
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	3332      	adds	r3, #50	@ 0x32
 8005090:	4a07      	ldr	r2, [pc, #28]	@ (80050b0 <UART_SetConfig+0x118>)
 8005092:	fba2 2303 	umull	r2, r3, r2, r3
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	f003 020f 	and.w	r2, r3, #15
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	440a      	add	r2, r1
 80050a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050a4:	bf00      	nop
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40013800 	.word	0x40013800
 80050b0:	51eb851f 	.word	0x51eb851f

080050b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f103 0208 	add.w	r2, r3, #8
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f04f 32ff 	mov.w	r2, #4294967295
 80050cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f103 0208 	add.w	r2, r3, #8
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f103 0208 	add.w	r2, r3, #8
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bc80      	pop	{r7}
 80050f0:	4770      	bx	lr

080050f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr

0800510a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800510a:	b480      	push	{r7}
 800510c:	b085      	sub	sp, #20
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	601a      	str	r2, [r3, #0]
}
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	bc80      	pop	{r7}
 800514e:	4770      	bx	lr

08005150 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005166:	d103      	bne.n	8005170 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	e00c      	b.n	800518a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3308      	adds	r3, #8
 8005174:	60fb      	str	r3, [r7, #12]
 8005176:	e002      	b.n	800517e <vListInsert+0x2e>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	60fb      	str	r3, [r7, #12]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	429a      	cmp	r2, r3
 8005188:	d2f6      	bcs.n	8005178 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	601a      	str	r2, [r3, #0]
}
 80051b6:	bf00      	nop
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6892      	ldr	r2, [r2, #8]
 80051d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6852      	ldr	r2, [r2, #4]
 80051e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d103      	bne.n	80051f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	1e5a      	subs	r2, r3, #1
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr
	...

08005214 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10b      	bne.n	8005240 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800523a:	bf00      	nop
 800523c:	bf00      	nop
 800523e:	e7fd      	b.n	800523c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005240:	f001 fba4 	bl	800698c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524c:	68f9      	ldr	r1, [r7, #12]
 800524e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005250:	fb01 f303 	mul.w	r3, r1, r3
 8005254:	441a      	add	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005270:	3b01      	subs	r3, #1
 8005272:	68f9      	ldr	r1, [r7, #12]
 8005274:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005276:	fb01 f303 	mul.w	r3, r1, r3
 800527a:	441a      	add	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	22ff      	movs	r2, #255	@ 0xff
 8005284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	22ff      	movs	r2, #255	@ 0xff
 800528c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d114      	bne.n	80052c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d01a      	beq.n	80052d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3310      	adds	r3, #16
 80052a2:	4618      	mov	r0, r3
 80052a4:	f000 ffac 	bl	8006200 <xTaskRemoveFromEventList>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d012      	beq.n	80052d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80052ae:	4b0d      	ldr	r3, [pc, #52]	@ (80052e4 <xQueueGenericReset+0xd0>)
 80052b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	f3bf 8f6f 	isb	sy
 80052be:	e009      	b.n	80052d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3310      	adds	r3, #16
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff fef5 	bl	80050b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	3324      	adds	r3, #36	@ 0x24
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff fef0 	bl	80050b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80052d4:	f001 fb8a 	bl	80069ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80052d8:	2301      	movs	r3, #1
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	e000ed04 	.word	0xe000ed04

080052e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b08a      	sub	sp, #40	@ 0x28
 80052ec:	af02      	add	r7, sp, #8
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	4613      	mov	r3, r2
 80052f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10b      	bne.n	8005314 <xQueueGenericCreate+0x2c>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	613b      	str	r3, [r7, #16]
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	e7fd      	b.n	8005310 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	fb02 f303 	mul.w	r3, r2, r3
 800531c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	3348      	adds	r3, #72	@ 0x48
 8005322:	4618      	mov	r0, r3
 8005324:	f001 fbf4 	bl	8006b10 <pvPortMalloc>
 8005328:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d011      	beq.n	8005354 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	3348      	adds	r3, #72	@ 0x48
 8005338:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005342:	79fa      	ldrb	r2, [r7, #7]
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	9300      	str	r3, [sp, #0]
 8005348:	4613      	mov	r3, r2
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	68b9      	ldr	r1, [r7, #8]
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f000 f805 	bl	800535e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005354:	69bb      	ldr	r3, [r7, #24]
	}
 8005356:	4618      	mov	r0, r3
 8005358:	3720      	adds	r7, #32
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b084      	sub	sp, #16
 8005362:	af00      	add	r7, sp, #0
 8005364:	60f8      	str	r0, [r7, #12]
 8005366:	60b9      	str	r1, [r7, #8]
 8005368:	607a      	str	r2, [r7, #4]
 800536a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d103      	bne.n	800537a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	69ba      	ldr	r2, [r7, #24]
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	e002      	b.n	8005380 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	68ba      	ldr	r2, [r7, #8]
 800538a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800538c:	2101      	movs	r1, #1
 800538e:	69b8      	ldr	r0, [r7, #24]
 8005390:	f7ff ff40 	bl	8005214 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005394:	bf00      	nop
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08e      	sub	sp, #56	@ 0x38
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053aa:	2300      	movs	r3, #0
 80053ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <xQueueGenericSend+0x34>
	__asm volatile
 80053b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053bc:	f383 8811 	msr	BASEPRI, r3
 80053c0:	f3bf 8f6f 	isb	sy
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053ca:	bf00      	nop
 80053cc:	bf00      	nop
 80053ce:	e7fd      	b.n	80053cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d103      	bne.n	80053de <xQueueGenericSend+0x42>
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <xQueueGenericSend+0x46>
 80053de:	2301      	movs	r3, #1
 80053e0:	e000      	b.n	80053e4 <xQueueGenericSend+0x48>
 80053e2:	2300      	movs	r3, #0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10b      	bne.n	8005400 <xQueueGenericSend+0x64>
	__asm volatile
 80053e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053fa:	bf00      	nop
 80053fc:	bf00      	nop
 80053fe:	e7fd      	b.n	80053fc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b02      	cmp	r3, #2
 8005404:	d103      	bne.n	800540e <xQueueGenericSend+0x72>
 8005406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540a:	2b01      	cmp	r3, #1
 800540c:	d101      	bne.n	8005412 <xQueueGenericSend+0x76>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <xQueueGenericSend+0x78>
 8005412:	2300      	movs	r3, #0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <xQueueGenericSend+0x94>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	623b      	str	r3, [r7, #32]
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005430:	f001 f8ac 	bl	800658c <xTaskGetSchedulerState>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d102      	bne.n	8005440 <xQueueGenericSend+0xa4>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <xQueueGenericSend+0xa8>
 8005440:	2301      	movs	r3, #1
 8005442:	e000      	b.n	8005446 <xQueueGenericSend+0xaa>
 8005444:	2300      	movs	r3, #0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10b      	bne.n	8005462 <xQueueGenericSend+0xc6>
	__asm volatile
 800544a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	61fb      	str	r3, [r7, #28]
}
 800545c:	bf00      	nop
 800545e:	bf00      	nop
 8005460:	e7fd      	b.n	800545e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005462:	f001 fa93 	bl	800698c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005468:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546e:	429a      	cmp	r2, r3
 8005470:	d302      	bcc.n	8005478 <xQueueGenericSend+0xdc>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	2b02      	cmp	r3, #2
 8005476:	d129      	bne.n	80054cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005478:	683a      	ldr	r2, [r7, #0]
 800547a:	68b9      	ldr	r1, [r7, #8]
 800547c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800547e:	f000 f971 	bl	8005764 <prvCopyDataToQueue>
 8005482:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005488:	2b00      	cmp	r3, #0
 800548a:	d010      	beq.n	80054ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800548c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548e:	3324      	adds	r3, #36	@ 0x24
 8005490:	4618      	mov	r0, r3
 8005492:	f000 feb5 	bl	8006200 <xTaskRemoveFromEventList>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d013      	beq.n	80054c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800549c:	4b3f      	ldr	r3, [pc, #252]	@ (800559c <xQueueGenericSend+0x200>)
 800549e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	e00a      	b.n	80054c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80054ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d007      	beq.n	80054c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80054b4:	4b39      	ldr	r3, [pc, #228]	@ (800559c <xQueueGenericSend+0x200>)
 80054b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	f3bf 8f4f 	dsb	sy
 80054c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80054c4:	f001 fa92 	bl	80069ec <vPortExitCritical>
				return pdPASS;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e063      	b.n	8005594 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d103      	bne.n	80054da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054d2:	f001 fa8b 	bl	80069ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	e05c      	b.n	8005594 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054e0:	f107 0314 	add.w	r3, r7, #20
 80054e4:	4618      	mov	r0, r3
 80054e6:	f000 feef 	bl	80062c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054ea:	2301      	movs	r3, #1
 80054ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054ee:	f001 fa7d 	bl	80069ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054f2:	f000 fc97 	bl	8005e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054f6:	f001 fa49 	bl	800698c <vPortEnterCritical>
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005500:	b25b      	sxtb	r3, r3
 8005502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005506:	d103      	bne.n	8005510 <xQueueGenericSend+0x174>
 8005508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005516:	b25b      	sxtb	r3, r3
 8005518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551c:	d103      	bne.n	8005526 <xQueueGenericSend+0x18a>
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005526:	f001 fa61 	bl	80069ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800552a:	1d3a      	adds	r2, r7, #4
 800552c:	f107 0314 	add.w	r3, r7, #20
 8005530:	4611      	mov	r1, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f000 fede 	bl	80062f4 <xTaskCheckForTimeOut>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d124      	bne.n	8005588 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800553e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005540:	f000 fa08 	bl	8005954 <prvIsQueueFull>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d018      	beq.n	800557c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	3310      	adds	r3, #16
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	4611      	mov	r1, r2
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fe2e 	bl	80061b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005558:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800555a:	f000 f993 	bl	8005884 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800555e:	f000 fc6f 	bl	8005e40 <xTaskResumeAll>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	f47f af7c 	bne.w	8005462 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800556a:	4b0c      	ldr	r3, [pc, #48]	@ (800559c <xQueueGenericSend+0x200>)
 800556c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	e772      	b.n	8005462 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800557c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800557e:	f000 f981 	bl	8005884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005582:	f000 fc5d 	bl	8005e40 <xTaskResumeAll>
 8005586:	e76c      	b.n	8005462 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800558a:	f000 f97b 	bl	8005884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800558e:	f000 fc57 	bl	8005e40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005592:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005594:	4618      	mov	r0, r3
 8005596:	3738      	adds	r7, #56	@ 0x38
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	e000ed04 	.word	0xe000ed04

080055a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08c      	sub	sp, #48	@ 0x30
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055ac:	2300      	movs	r3, #0
 80055ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10b      	bne.n	80055d2 <xQueueReceive+0x32>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	623b      	str	r3, [r7, #32]
}
 80055cc:	bf00      	nop
 80055ce:	bf00      	nop
 80055d0:	e7fd      	b.n	80055ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d103      	bne.n	80055e0 <xQueueReceive+0x40>
 80055d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <xQueueReceive+0x44>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <xQueueReceive+0x46>
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10b      	bne.n	8005602 <xQueueReceive+0x62>
	__asm volatile
 80055ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ee:	f383 8811 	msr	BASEPRI, r3
 80055f2:	f3bf 8f6f 	isb	sy
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	61fb      	str	r3, [r7, #28]
}
 80055fc:	bf00      	nop
 80055fe:	bf00      	nop
 8005600:	e7fd      	b.n	80055fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005602:	f000 ffc3 	bl	800658c <xTaskGetSchedulerState>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <xQueueReceive+0x72>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <xQueueReceive+0x76>
 8005612:	2301      	movs	r3, #1
 8005614:	e000      	b.n	8005618 <xQueueReceive+0x78>
 8005616:	2300      	movs	r3, #0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10b      	bne.n	8005634 <xQueueReceive+0x94>
	__asm volatile
 800561c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005620:	f383 8811 	msr	BASEPRI, r3
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	f3bf 8f4f 	dsb	sy
 800562c:	61bb      	str	r3, [r7, #24]
}
 800562e:	bf00      	nop
 8005630:	bf00      	nop
 8005632:	e7fd      	b.n	8005630 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005634:	f001 f9aa 	bl	800698c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01f      	beq.n	8005684 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005648:	f000 f8f6 	bl	8005838 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800564c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564e:	1e5a      	subs	r2, r3, #1
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00f      	beq.n	800567c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	3310      	adds	r3, #16
 8005660:	4618      	mov	r0, r3
 8005662:	f000 fdcd 	bl	8006200 <xTaskRemoveFromEventList>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d007      	beq.n	800567c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800566c:	4b3c      	ldr	r3, [pc, #240]	@ (8005760 <xQueueReceive+0x1c0>)
 800566e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800567c:	f001 f9b6 	bl	80069ec <vPortExitCritical>
				return pdPASS;
 8005680:	2301      	movs	r3, #1
 8005682:	e069      	b.n	8005758 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d103      	bne.n	8005692 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800568a:	f001 f9af 	bl	80069ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800568e:	2300      	movs	r3, #0
 8005690:	e062      	b.n	8005758 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d106      	bne.n	80056a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005698:	f107 0310 	add.w	r3, r7, #16
 800569c:	4618      	mov	r0, r3
 800569e:	f000 fe13 	bl	80062c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056a2:	2301      	movs	r3, #1
 80056a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056a6:	f001 f9a1 	bl	80069ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056aa:	f000 fbbb 	bl	8005e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ae:	f001 f96d 	bl	800698c <vPortEnterCritical>
 80056b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056b8:	b25b      	sxtb	r3, r3
 80056ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056be:	d103      	bne.n	80056c8 <xQueueReceive+0x128>
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056ce:	b25b      	sxtb	r3, r3
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d4:	d103      	bne.n	80056de <xQueueReceive+0x13e>
 80056d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056de:	f001 f985 	bl	80069ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056e2:	1d3a      	adds	r2, r7, #4
 80056e4:	f107 0310 	add.w	r3, r7, #16
 80056e8:	4611      	mov	r1, r2
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fe02 	bl	80062f4 <xTaskCheckForTimeOut>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d123      	bne.n	800573e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056f8:	f000 f916 	bl	8005928 <prvIsQueueEmpty>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d017      	beq.n	8005732 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	3324      	adds	r3, #36	@ 0x24
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	4611      	mov	r1, r2
 800570a:	4618      	mov	r0, r3
 800570c:	f000 fd52 	bl	80061b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005712:	f000 f8b7 	bl	8005884 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005716:	f000 fb93 	bl	8005e40 <xTaskResumeAll>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d189      	bne.n	8005634 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005720:	4b0f      	ldr	r3, [pc, #60]	@ (8005760 <xQueueReceive+0x1c0>)
 8005722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	e780      	b.n	8005634 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005734:	f000 f8a6 	bl	8005884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005738:	f000 fb82 	bl	8005e40 <xTaskResumeAll>
 800573c:	e77a      	b.n	8005634 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800573e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005740:	f000 f8a0 	bl	8005884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005744:	f000 fb7c 	bl	8005e40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574a:	f000 f8ed 	bl	8005928 <prvIsQueueEmpty>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	f43f af6f 	beq.w	8005634 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005756:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005758:	4618      	mov	r0, r3
 800575a:	3730      	adds	r7, #48	@ 0x30
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	e000ed04 	.word	0xe000ed04

08005764 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005770:	2300      	movs	r3, #0
 8005772:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10d      	bne.n	800579e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d14d      	bne.n	8005826 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	4618      	mov	r0, r3
 8005790:	f000 ff1a 	bl	80065c8 <xTaskPriorityDisinherit>
 8005794:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	609a      	str	r2, [r3, #8]
 800579c:	e043      	b.n	8005826 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d119      	bne.n	80057d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6858      	ldr	r0, [r3, #4]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ac:	461a      	mov	r2, r3
 80057ae:	68b9      	ldr	r1, [r7, #8]
 80057b0:	f002 fd31 	bl	8008216 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057bc:	441a      	add	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d32b      	bcc.n	8005826 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	605a      	str	r2, [r3, #4]
 80057d6:	e026      	b.n	8005826 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	68d8      	ldr	r0, [r3, #12]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e0:	461a      	mov	r2, r3
 80057e2:	68b9      	ldr	r1, [r7, #8]
 80057e4:	f002 fd17 	bl	8008216 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	68da      	ldr	r2, [r3, #12]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f0:	425b      	negs	r3, r3
 80057f2:	441a      	add	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d207      	bcs.n	8005814 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	689a      	ldr	r2, [r3, #8]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580c:	425b      	negs	r3, r3
 800580e:	441a      	add	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b02      	cmp	r3, #2
 8005818:	d105      	bne.n	8005826 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	3b01      	subs	r3, #1
 8005824:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800582e:	697b      	ldr	r3, [r7, #20]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d018      	beq.n	800587c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005852:	441a      	add	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68da      	ldr	r2, [r3, #12]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	429a      	cmp	r2, r3
 8005862:	d303      	bcc.n	800586c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68d9      	ldr	r1, [r3, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	461a      	mov	r2, r3
 8005876:	6838      	ldr	r0, [r7, #0]
 8005878:	f002 fccd 	bl	8008216 <memcpy>
	}
}
 800587c:	bf00      	nop
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800588c:	f001 f87e 	bl	800698c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005896:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005898:	e011      	b.n	80058be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d012      	beq.n	80058c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	3324      	adds	r3, #36	@ 0x24
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fcaa 	bl	8006200 <xTaskRemoveFromEventList>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80058b2:	f000 fd83 	bl	80063bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80058b6:	7bfb      	ldrb	r3, [r7, #15]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	dce9      	bgt.n	800589a <prvUnlockQueue+0x16>
 80058c6:	e000      	b.n	80058ca <prvUnlockQueue+0x46>
					break;
 80058c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	22ff      	movs	r2, #255	@ 0xff
 80058ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80058d2:	f001 f88b 	bl	80069ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058d6:	f001 f859 	bl	800698c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058e2:	e011      	b.n	8005908 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d012      	beq.n	8005912 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3310      	adds	r3, #16
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fc85 	bl	8006200 <xTaskRemoveFromEventList>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80058fc:	f000 fd5e 	bl	80063bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005900:	7bbb      	ldrb	r3, [r7, #14]
 8005902:	3b01      	subs	r3, #1
 8005904:	b2db      	uxtb	r3, r3
 8005906:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005908:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800590c:	2b00      	cmp	r3, #0
 800590e:	dce9      	bgt.n	80058e4 <prvUnlockQueue+0x60>
 8005910:	e000      	b.n	8005914 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005912:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	22ff      	movs	r2, #255	@ 0xff
 8005918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800591c:	f001 f866 	bl	80069ec <vPortExitCritical>
}
 8005920:	bf00      	nop
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005930:	f001 f82c 	bl	800698c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005938:	2b00      	cmp	r3, #0
 800593a:	d102      	bne.n	8005942 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800593c:	2301      	movs	r3, #1
 800593e:	60fb      	str	r3, [r7, #12]
 8005940:	e001      	b.n	8005946 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005946:	f001 f851 	bl	80069ec <vPortExitCritical>

	return xReturn;
 800594a:	68fb      	ldr	r3, [r7, #12]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3710      	adds	r7, #16
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800595c:	f001 f816 	bl	800698c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005968:	429a      	cmp	r2, r3
 800596a:	d102      	bne.n	8005972 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800596c:	2301      	movs	r3, #1
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	e001      	b.n	8005976 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005972:	2300      	movs	r3, #0
 8005974:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005976:	f001 f839 	bl	80069ec <vPortExitCritical>

	return xReturn;
 800597a:	68fb      	ldr	r3, [r7, #12]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005984:	b580      	push	{r7, lr}
 8005986:	b08e      	sub	sp, #56	@ 0x38
 8005988:	af04      	add	r7, sp, #16
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
 8005990:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10b      	bne.n	80059b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	623b      	str	r3, [r7, #32]
}
 80059aa:	bf00      	nop
 80059ac:	bf00      	nop
 80059ae:	e7fd      	b.n	80059ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80059b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10b      	bne.n	80059ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80059b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ba:	f383 8811 	msr	BASEPRI, r3
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f3bf 8f4f 	dsb	sy
 80059c6:	61fb      	str	r3, [r7, #28]
}
 80059c8:	bf00      	nop
 80059ca:	bf00      	nop
 80059cc:	e7fd      	b.n	80059ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059ce:	23a0      	movs	r3, #160	@ 0xa0
 80059d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	2ba0      	cmp	r3, #160	@ 0xa0
 80059d6:	d00b      	beq.n	80059f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	61bb      	str	r3, [r7, #24]
}
 80059ea:	bf00      	nop
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80059f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d01e      	beq.n	8005a36 <xTaskCreateStatic+0xb2>
 80059f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d01b      	beq.n	8005a36 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a06:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005a10:	2300      	movs	r3, #0
 8005a12:	9303      	str	r3, [sp, #12]
 8005a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a16:	9302      	str	r3, [sp, #8]
 8005a18:	f107 0314 	add.w	r3, r7, #20
 8005a1c:	9301      	str	r3, [sp, #4]
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	9300      	str	r3, [sp, #0]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	68b9      	ldr	r1, [r7, #8]
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f000 f851 	bl	8005ad0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a30:	f000 f8ee 	bl	8005c10 <prvAddNewTaskToReadyList>
 8005a34:	e001      	b.n	8005a3a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005a36:	2300      	movs	r3, #0
 8005a38:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a3a:	697b      	ldr	r3, [r7, #20]
	}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3728      	adds	r7, #40	@ 0x28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b08c      	sub	sp, #48	@ 0x30
 8005a48:	af04      	add	r7, sp, #16
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	4613      	mov	r3, r2
 8005a52:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a54:	88fb      	ldrh	r3, [r7, #6]
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f001 f859 	bl	8006b10 <pvPortMalloc>
 8005a5e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00e      	beq.n	8005a84 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a66:	20a0      	movs	r0, #160	@ 0xa0
 8005a68:	f001 f852 	bl	8006b10 <pvPortMalloc>
 8005a6c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a7a:	e005      	b.n	8005a88 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a7c:	6978      	ldr	r0, [r7, #20]
 8005a7e:	f001 f915 	bl	8006cac <vPortFree>
 8005a82:	e001      	b.n	8005a88 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a84:	2300      	movs	r3, #0
 8005a86:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d017      	beq.n	8005abe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a96:	88fa      	ldrh	r2, [r7, #6]
 8005a98:	2300      	movs	r3, #0
 8005a9a:	9303      	str	r3, [sp, #12]
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	9302      	str	r3, [sp, #8]
 8005aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa2:	9301      	str	r3, [sp, #4]
 8005aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	68b9      	ldr	r1, [r7, #8]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f80f 	bl	8005ad0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ab2:	69f8      	ldr	r0, [r7, #28]
 8005ab4:	f000 f8ac 	bl	8005c10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	61bb      	str	r3, [r7, #24]
 8005abc:	e002      	b.n	8005ac4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005abe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ac4:	69bb      	ldr	r3, [r7, #24]
	}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3720      	adds	r7, #32
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f023 0307 	bic.w	r3, r3, #7
 8005af6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	f003 0307 	and.w	r3, r3, #7
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00b      	beq.n	8005b1a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b06:	f383 8811 	msr	BASEPRI, r3
 8005b0a:	f3bf 8f6f 	isb	sy
 8005b0e:	f3bf 8f4f 	dsb	sy
 8005b12:	617b      	str	r3, [r7, #20]
}
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
 8005b18:	e7fd      	b.n	8005b16 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d01f      	beq.n	8005b60 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b20:	2300      	movs	r3, #0
 8005b22:	61fb      	str	r3, [r7, #28]
 8005b24:	e012      	b.n	8005b4c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	7819      	ldrb	r1, [r3, #0]
 8005b2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	4413      	add	r3, r2
 8005b34:	3334      	adds	r3, #52	@ 0x34
 8005b36:	460a      	mov	r2, r1
 8005b38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	4413      	add	r3, r2
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d006      	beq.n	8005b54 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	61fb      	str	r3, [r7, #28]
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	2b0f      	cmp	r3, #15
 8005b50:	d9e9      	bls.n	8005b26 <prvInitialiseNewTask+0x56>
 8005b52:	e000      	b.n	8005b56 <prvInitialiseNewTask+0x86>
			{
				break;
 8005b54:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b5e:	e003      	b.n	8005b68 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6a:	2b06      	cmp	r3, #6
 8005b6c:	d901      	bls.n	8005b72 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b6e:	2306      	movs	r3, #6
 8005b70:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b76:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b7c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	2200      	movs	r2, #0
 8005b82:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b86:	3304      	adds	r3, #4
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7ff fab2 	bl	80050f2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b90:	3318      	adds	r3, #24
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7ff faad 	bl	80050f2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba0:	f1c3 0207 	rsb	r2, r3, #7
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc0:	334c      	adds	r3, #76	@ 0x4c
 8005bc2:	224c      	movs	r2, #76	@ 0x4c
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f002 f973 	bl	8007eb2 <memset>
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bce:	4a0d      	ldr	r2, [pc, #52]	@ (8005c04 <prvInitialiseNewTask+0x134>)
 8005bd0:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8005c08 <prvInitialiseNewTask+0x138>)
 8005bd6:	655a      	str	r2, [r3, #84]	@ 0x54
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	4a0c      	ldr	r2, [pc, #48]	@ (8005c0c <prvInitialiseNewTask+0x13c>)
 8005bdc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	68f9      	ldr	r1, [r7, #12]
 8005be2:	69b8      	ldr	r0, [r7, #24]
 8005be4:	f000 fdde 	bl	80067a4 <pxPortInitialiseStack>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bfa:	bf00      	nop
 8005bfc:	3720      	adds	r7, #32
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	20003820 	.word	0x20003820
 8005c08:	20003888 	.word	0x20003888
 8005c0c:	200038f0 	.word	0x200038f0

08005c10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c18:	f000 feb8 	bl	800698c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8005cc8 <prvAddNewTaskToReadyList+0xb8>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	3301      	adds	r3, #1
 8005c22:	4a29      	ldr	r2, [pc, #164]	@ (8005cc8 <prvAddNewTaskToReadyList+0xb8>)
 8005c24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c26:	4b29      	ldr	r3, [pc, #164]	@ (8005ccc <prvAddNewTaskToReadyList+0xbc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d109      	bne.n	8005c42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c2e:	4a27      	ldr	r2, [pc, #156]	@ (8005ccc <prvAddNewTaskToReadyList+0xbc>)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c34:	4b24      	ldr	r3, [pc, #144]	@ (8005cc8 <prvAddNewTaskToReadyList+0xb8>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d110      	bne.n	8005c5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c3c:	f000 fbe2 	bl	8006404 <prvInitialiseTaskLists>
 8005c40:	e00d      	b.n	8005c5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c42:	4b23      	ldr	r3, [pc, #140]	@ (8005cd0 <prvAddNewTaskToReadyList+0xc0>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d109      	bne.n	8005c5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c4a:	4b20      	ldr	r3, [pc, #128]	@ (8005ccc <prvAddNewTaskToReadyList+0xbc>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d802      	bhi.n	8005c5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c58:	4a1c      	ldr	r2, [pc, #112]	@ (8005ccc <prvAddNewTaskToReadyList+0xbc>)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005cd4 <prvAddNewTaskToReadyList+0xc4>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	3301      	adds	r3, #1
 8005c64:	4a1b      	ldr	r2, [pc, #108]	@ (8005cd4 <prvAddNewTaskToReadyList+0xc4>)
 8005c66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	409a      	lsls	r2, r3
 8005c70:	4b19      	ldr	r3, [pc, #100]	@ (8005cd8 <prvAddNewTaskToReadyList+0xc8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	4a18      	ldr	r2, [pc, #96]	@ (8005cd8 <prvAddNewTaskToReadyList+0xc8>)
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4a15      	ldr	r2, [pc, #84]	@ (8005cdc <prvAddNewTaskToReadyList+0xcc>)
 8005c88:	441a      	add	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4610      	mov	r0, r2
 8005c92:	f7ff fa3a 	bl	800510a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c96:	f000 fea9 	bl	80069ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <prvAddNewTaskToReadyList+0xc0>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00e      	beq.n	8005cc0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <prvAddNewTaskToReadyList+0xbc>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d207      	bcs.n	8005cc0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce0 <prvAddNewTaskToReadyList+0xd0>)
 8005cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cc0:	bf00      	nop
 8005cc2:	3708      	adds	r7, #8
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	200007c0 	.word	0x200007c0
 8005ccc:	200006c0 	.word	0x200006c0
 8005cd0:	200007cc 	.word	0x200007cc
 8005cd4:	200007dc 	.word	0x200007dc
 8005cd8:	200007c8 	.word	0x200007c8
 8005cdc:	200006c4 	.word	0x200006c4
 8005ce0:	e000ed04 	.word	0xe000ed04

08005ce4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005cec:	2300      	movs	r3, #0
 8005cee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d018      	beq.n	8005d28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cf6:	4b14      	ldr	r3, [pc, #80]	@ (8005d48 <vTaskDelay+0x64>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00b      	beq.n	8005d16 <vTaskDelay+0x32>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	60bb      	str	r3, [r7, #8]
}
 8005d10:	bf00      	nop
 8005d12:	bf00      	nop
 8005d14:	e7fd      	b.n	8005d12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d16:	f000 f885 	bl	8005e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fcdb 	bl	80066d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d22:	f000 f88d 	bl	8005e40 <xTaskResumeAll>
 8005d26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d107      	bne.n	8005d3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005d2e:	4b07      	ldr	r3, [pc, #28]	@ (8005d4c <vTaskDelay+0x68>)
 8005d30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	200007e8 	.word	0x200007e8
 8005d4c:	e000ed04 	.word	0xe000ed04

08005d50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b08a      	sub	sp, #40	@ 0x28
 8005d54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d56:	2300      	movs	r3, #0
 8005d58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d5e:	463a      	mov	r2, r7
 8005d60:	1d39      	adds	r1, r7, #4
 8005d62:	f107 0308 	add.w	r3, r7, #8
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fc fcc2 	bl	80026f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	9202      	str	r2, [sp, #8]
 8005d74:	9301      	str	r3, [sp, #4]
 8005d76:	2300      	movs	r3, #0
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	460a      	mov	r2, r1
 8005d7e:	4921      	ldr	r1, [pc, #132]	@ (8005e04 <vTaskStartScheduler+0xb4>)
 8005d80:	4821      	ldr	r0, [pc, #132]	@ (8005e08 <vTaskStartScheduler+0xb8>)
 8005d82:	f7ff fdff 	bl	8005984 <xTaskCreateStatic>
 8005d86:	4603      	mov	r3, r0
 8005d88:	4a20      	ldr	r2, [pc, #128]	@ (8005e0c <vTaskStartScheduler+0xbc>)
 8005d8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005e0c <vTaskStartScheduler+0xbc>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d002      	beq.n	8005d9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d94:	2301      	movs	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	e001      	b.n	8005d9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d11b      	bne.n	8005ddc <vTaskStartScheduler+0x8c>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	613b      	str	r3, [r7, #16]
}
 8005db6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005db8:	4b15      	ldr	r3, [pc, #84]	@ (8005e10 <vTaskStartScheduler+0xc0>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	334c      	adds	r3, #76	@ 0x4c
 8005dbe:	4a15      	ldr	r2, [pc, #84]	@ (8005e14 <vTaskStartScheduler+0xc4>)
 8005dc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005dc2:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <vTaskStartScheduler+0xc8>)
 8005dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005dca:	4b14      	ldr	r3, [pc, #80]	@ (8005e1c <vTaskStartScheduler+0xcc>)
 8005dcc:	2201      	movs	r2, #1
 8005dce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005dd0:	4b13      	ldr	r3, [pc, #76]	@ (8005e20 <vTaskStartScheduler+0xd0>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005dd6:	f000 fd67 	bl	80068a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005dda:	e00f      	b.n	8005dfc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de2:	d10b      	bne.n	8005dfc <vTaskStartScheduler+0xac>
	__asm volatile
 8005de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de8:	f383 8811 	msr	BASEPRI, r3
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	60fb      	str	r3, [r7, #12]
}
 8005df6:	bf00      	nop
 8005df8:	bf00      	nop
 8005dfa:	e7fd      	b.n	8005df8 <vTaskStartScheduler+0xa8>
}
 8005dfc:	bf00      	nop
 8005dfe:	3718      	adds	r7, #24
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	08009ce8 	.word	0x08009ce8
 8005e08:	080063d5 	.word	0x080063d5
 8005e0c:	200007e4 	.word	0x200007e4
 8005e10:	200006c0 	.word	0x200006c0
 8005e14:	20000188 	.word	0x20000188
 8005e18:	200007e0 	.word	0x200007e0
 8005e1c:	200007cc 	.word	0x200007cc
 8005e20:	200007c4 	.word	0x200007c4

08005e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005e28:	4b04      	ldr	r3, [pc, #16]	@ (8005e3c <vTaskSuspendAll+0x18>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	4a03      	ldr	r2, [pc, #12]	@ (8005e3c <vTaskSuspendAll+0x18>)
 8005e30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005e32:	bf00      	nop
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	200007e8 	.word	0x200007e8

08005e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e4e:	4b42      	ldr	r3, [pc, #264]	@ (8005f58 <xTaskResumeAll+0x118>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10b      	bne.n	8005e6e <xTaskResumeAll+0x2e>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	603b      	str	r3, [r7, #0]
}
 8005e68:	bf00      	nop
 8005e6a:	bf00      	nop
 8005e6c:	e7fd      	b.n	8005e6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e6e:	f000 fd8d 	bl	800698c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e72:	4b39      	ldr	r3, [pc, #228]	@ (8005f58 <xTaskResumeAll+0x118>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	4a37      	ldr	r2, [pc, #220]	@ (8005f58 <xTaskResumeAll+0x118>)
 8005e7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e7c:	4b36      	ldr	r3, [pc, #216]	@ (8005f58 <xTaskResumeAll+0x118>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d161      	bne.n	8005f48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e84:	4b35      	ldr	r3, [pc, #212]	@ (8005f5c <xTaskResumeAll+0x11c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d05d      	beq.n	8005f48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e8c:	e02e      	b.n	8005eec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e8e:	4b34      	ldr	r3, [pc, #208]	@ (8005f60 <xTaskResumeAll+0x120>)
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	3318      	adds	r3, #24
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7ff f990 	bl	80051c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7ff f98b 	bl	80051c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	2201      	movs	r2, #1
 8005eb0:	409a      	lsls	r2, r3
 8005eb2:	4b2c      	ldr	r3, [pc, #176]	@ (8005f64 <xTaskResumeAll+0x124>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8005f64 <xTaskResumeAll+0x124>)
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4a27      	ldr	r2, [pc, #156]	@ (8005f68 <xTaskResumeAll+0x128>)
 8005eca:	441a      	add	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4610      	mov	r0, r2
 8005ed4:	f7ff f919 	bl	800510a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005edc:	4b23      	ldr	r3, [pc, #140]	@ (8005f6c <xTaskResumeAll+0x12c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d302      	bcc.n	8005eec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005ee6:	4b22      	ldr	r3, [pc, #136]	@ (8005f70 <xTaskResumeAll+0x130>)
 8005ee8:	2201      	movs	r2, #1
 8005eea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eec:	4b1c      	ldr	r3, [pc, #112]	@ (8005f60 <xTaskResumeAll+0x120>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1cc      	bne.n	8005e8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005efa:	f000 fb27 	bl	800654c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005efe:	4b1d      	ldr	r3, [pc, #116]	@ (8005f74 <xTaskResumeAll+0x134>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d010      	beq.n	8005f2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f0a:	f000 f837 	bl	8005f7c <xTaskIncrementTick>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005f14:	4b16      	ldr	r3, [pc, #88]	@ (8005f70 <xTaskResumeAll+0x130>)
 8005f16:	2201      	movs	r2, #1
 8005f18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f1      	bne.n	8005f0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005f26:	4b13      	ldr	r3, [pc, #76]	@ (8005f74 <xTaskResumeAll+0x134>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f2c:	4b10      	ldr	r3, [pc, #64]	@ (8005f70 <xTaskResumeAll+0x130>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d009      	beq.n	8005f48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f34:	2301      	movs	r3, #1
 8005f36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f38:	4b0f      	ldr	r3, [pc, #60]	@ (8005f78 <xTaskResumeAll+0x138>)
 8005f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f48:	f000 fd50 	bl	80069ec <vPortExitCritical>

	return xAlreadyYielded;
 8005f4c:	68bb      	ldr	r3, [r7, #8]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	200007e8 	.word	0x200007e8
 8005f5c:	200007c0 	.word	0x200007c0
 8005f60:	20000780 	.word	0x20000780
 8005f64:	200007c8 	.word	0x200007c8
 8005f68:	200006c4 	.word	0x200006c4
 8005f6c:	200006c0 	.word	0x200006c0
 8005f70:	200007d4 	.word	0x200007d4
 8005f74:	200007d0 	.word	0x200007d0
 8005f78:	e000ed04 	.word	0xe000ed04

08005f7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f82:	2300      	movs	r3, #0
 8005f84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f86:	4b4f      	ldr	r3, [pc, #316]	@ (80060c4 <xTaskIncrementTick+0x148>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f040 808f 	bne.w	80060ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f90:	4b4d      	ldr	r3, [pc, #308]	@ (80060c8 <xTaskIncrementTick+0x14c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3301      	adds	r3, #1
 8005f96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f98:	4a4b      	ldr	r2, [pc, #300]	@ (80060c8 <xTaskIncrementTick+0x14c>)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d121      	bne.n	8005fe8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005fa4:	4b49      	ldr	r3, [pc, #292]	@ (80060cc <xTaskIncrementTick+0x150>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00b      	beq.n	8005fc6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb2:	f383 8811 	msr	BASEPRI, r3
 8005fb6:	f3bf 8f6f 	isb	sy
 8005fba:	f3bf 8f4f 	dsb	sy
 8005fbe:	603b      	str	r3, [r7, #0]
}
 8005fc0:	bf00      	nop
 8005fc2:	bf00      	nop
 8005fc4:	e7fd      	b.n	8005fc2 <xTaskIncrementTick+0x46>
 8005fc6:	4b41      	ldr	r3, [pc, #260]	@ (80060cc <xTaskIncrementTick+0x150>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	4b40      	ldr	r3, [pc, #256]	@ (80060d0 <xTaskIncrementTick+0x154>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a3e      	ldr	r2, [pc, #248]	@ (80060cc <xTaskIncrementTick+0x150>)
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	4a3e      	ldr	r2, [pc, #248]	@ (80060d0 <xTaskIncrementTick+0x154>)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	4b3e      	ldr	r3, [pc, #248]	@ (80060d4 <xTaskIncrementTick+0x158>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	4a3c      	ldr	r2, [pc, #240]	@ (80060d4 <xTaskIncrementTick+0x158>)
 8005fe2:	6013      	str	r3, [r2, #0]
 8005fe4:	f000 fab2 	bl	800654c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80060d8 <xTaskIncrementTick+0x15c>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d348      	bcc.n	8006084 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ff2:	4b36      	ldr	r3, [pc, #216]	@ (80060cc <xTaskIncrementTick+0x150>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d104      	bne.n	8006006 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ffc:	4b36      	ldr	r3, [pc, #216]	@ (80060d8 <xTaskIncrementTick+0x15c>)
 8005ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8006002:	601a      	str	r2, [r3, #0]
					break;
 8006004:	e03e      	b.n	8006084 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006006:	4b31      	ldr	r3, [pc, #196]	@ (80060cc <xTaskIncrementTick+0x150>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	429a      	cmp	r2, r3
 800601c:	d203      	bcs.n	8006026 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800601e:	4a2e      	ldr	r2, [pc, #184]	@ (80060d8 <xTaskIncrementTick+0x15c>)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006024:	e02e      	b.n	8006084 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	3304      	adds	r3, #4
 800602a:	4618      	mov	r0, r3
 800602c:	f7ff f8c8 	bl	80051c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006034:	2b00      	cmp	r3, #0
 8006036:	d004      	beq.n	8006042 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	3318      	adds	r3, #24
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff f8bf 	bl	80051c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006046:	2201      	movs	r2, #1
 8006048:	409a      	lsls	r2, r3
 800604a:	4b24      	ldr	r3, [pc, #144]	@ (80060dc <xTaskIncrementTick+0x160>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4313      	orrs	r3, r2
 8006050:	4a22      	ldr	r2, [pc, #136]	@ (80060dc <xTaskIncrementTick+0x160>)
 8006052:	6013      	str	r3, [r2, #0]
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006058:	4613      	mov	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4413      	add	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4a1f      	ldr	r2, [pc, #124]	@ (80060e0 <xTaskIncrementTick+0x164>)
 8006062:	441a      	add	r2, r3
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	3304      	adds	r3, #4
 8006068:	4619      	mov	r1, r3
 800606a:	4610      	mov	r0, r2
 800606c:	f7ff f84d 	bl	800510a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006074:	4b1b      	ldr	r3, [pc, #108]	@ (80060e4 <xTaskIncrementTick+0x168>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607a:	429a      	cmp	r2, r3
 800607c:	d3b9      	bcc.n	8005ff2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800607e:	2301      	movs	r3, #1
 8006080:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006082:	e7b6      	b.n	8005ff2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006084:	4b17      	ldr	r3, [pc, #92]	@ (80060e4 <xTaskIncrementTick+0x168>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608a:	4915      	ldr	r1, [pc, #84]	@ (80060e0 <xTaskIncrementTick+0x164>)
 800608c:	4613      	mov	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	4413      	add	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b01      	cmp	r3, #1
 800609a:	d901      	bls.n	80060a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800609c:	2301      	movs	r3, #1
 800609e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80060a0:	4b11      	ldr	r3, [pc, #68]	@ (80060e8 <xTaskIncrementTick+0x16c>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d007      	beq.n	80060b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80060a8:	2301      	movs	r3, #1
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e004      	b.n	80060b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80060ae:	4b0f      	ldr	r3, [pc, #60]	@ (80060ec <xTaskIncrementTick+0x170>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3301      	adds	r3, #1
 80060b4:	4a0d      	ldr	r2, [pc, #52]	@ (80060ec <xTaskIncrementTick+0x170>)
 80060b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80060b8:	697b      	ldr	r3, [r7, #20]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3718      	adds	r7, #24
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	200007e8 	.word	0x200007e8
 80060c8:	200007c4 	.word	0x200007c4
 80060cc:	20000778 	.word	0x20000778
 80060d0:	2000077c 	.word	0x2000077c
 80060d4:	200007d8 	.word	0x200007d8
 80060d8:	200007e0 	.word	0x200007e0
 80060dc:	200007c8 	.word	0x200007c8
 80060e0:	200006c4 	.word	0x200006c4
 80060e4:	200006c0 	.word	0x200006c0
 80060e8:	200007d4 	.word	0x200007d4
 80060ec:	200007d0 	.word	0x200007d0

080060f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060f6:	4b29      	ldr	r3, [pc, #164]	@ (800619c <vTaskSwitchContext+0xac>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060fe:	4b28      	ldr	r3, [pc, #160]	@ (80061a0 <vTaskSwitchContext+0xb0>)
 8006100:	2201      	movs	r2, #1
 8006102:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006104:	e045      	b.n	8006192 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006106:	4b26      	ldr	r3, [pc, #152]	@ (80061a0 <vTaskSwitchContext+0xb0>)
 8006108:	2200      	movs	r2, #0
 800610a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800610c:	4b25      	ldr	r3, [pc, #148]	@ (80061a4 <vTaskSwitchContext+0xb4>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	fab3 f383 	clz	r3, r3
 8006118:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800611a:	7afb      	ldrb	r3, [r7, #11]
 800611c:	f1c3 031f 	rsb	r3, r3, #31
 8006120:	617b      	str	r3, [r7, #20]
 8006122:	4921      	ldr	r1, [pc, #132]	@ (80061a8 <vTaskSwitchContext+0xb8>)
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	440b      	add	r3, r1
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10b      	bne.n	800614e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800613a:	f383 8811 	msr	BASEPRI, r3
 800613e:	f3bf 8f6f 	isb	sy
 8006142:	f3bf 8f4f 	dsb	sy
 8006146:	607b      	str	r3, [r7, #4]
}
 8006148:	bf00      	nop
 800614a:	bf00      	nop
 800614c:	e7fd      	b.n	800614a <vTaskSwitchContext+0x5a>
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	4613      	mov	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4a13      	ldr	r2, [pc, #76]	@ (80061a8 <vTaskSwitchContext+0xb8>)
 800615a:	4413      	add	r3, r2
 800615c:	613b      	str	r3, [r7, #16]
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	605a      	str	r2, [r3, #4]
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	3308      	adds	r3, #8
 8006170:	429a      	cmp	r2, r3
 8006172:	d104      	bne.n	800617e <vTaskSwitchContext+0x8e>
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	605a      	str	r2, [r3, #4]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	4a09      	ldr	r2, [pc, #36]	@ (80061ac <vTaskSwitchContext+0xbc>)
 8006186:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006188:	4b08      	ldr	r3, [pc, #32]	@ (80061ac <vTaskSwitchContext+0xbc>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	334c      	adds	r3, #76	@ 0x4c
 800618e:	4a08      	ldr	r2, [pc, #32]	@ (80061b0 <vTaskSwitchContext+0xc0>)
 8006190:	6013      	str	r3, [r2, #0]
}
 8006192:	bf00      	nop
 8006194:	371c      	adds	r7, #28
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr
 800619c:	200007e8 	.word	0x200007e8
 80061a0:	200007d4 	.word	0x200007d4
 80061a4:	200007c8 	.word	0x200007c8
 80061a8:	200006c4 	.word	0x200006c4
 80061ac:	200006c0 	.word	0x200006c0
 80061b0:	20000188 	.word	0x20000188

080061b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10b      	bne.n	80061dc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80061c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c8:	f383 8811 	msr	BASEPRI, r3
 80061cc:	f3bf 8f6f 	isb	sy
 80061d0:	f3bf 8f4f 	dsb	sy
 80061d4:	60fb      	str	r3, [r7, #12]
}
 80061d6:	bf00      	nop
 80061d8:	bf00      	nop
 80061da:	e7fd      	b.n	80061d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061dc:	4b07      	ldr	r3, [pc, #28]	@ (80061fc <vTaskPlaceOnEventList+0x48>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	3318      	adds	r3, #24
 80061e2:	4619      	mov	r1, r3
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7fe ffb3 	bl	8005150 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061ea:	2101      	movs	r1, #1
 80061ec:	6838      	ldr	r0, [r7, #0]
 80061ee:	f000 fa73 	bl	80066d8 <prvAddCurrentTaskToDelayedList>
}
 80061f2:	bf00      	nop
 80061f4:	3710      	adds	r7, #16
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	200006c0 	.word	0x200006c0

08006200 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10b      	bne.n	800622e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	60fb      	str	r3, [r7, #12]
}
 8006228:	bf00      	nop
 800622a:	bf00      	nop
 800622c:	e7fd      	b.n	800622a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	3318      	adds	r3, #24
 8006232:	4618      	mov	r0, r3
 8006234:	f7fe ffc4 	bl	80051c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006238:	4b1d      	ldr	r3, [pc, #116]	@ (80062b0 <xTaskRemoveFromEventList+0xb0>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d11c      	bne.n	800627a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	3304      	adds	r3, #4
 8006244:	4618      	mov	r0, r3
 8006246:	f7fe ffbb 	bl	80051c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624e:	2201      	movs	r2, #1
 8006250:	409a      	lsls	r2, r3
 8006252:	4b18      	ldr	r3, [pc, #96]	@ (80062b4 <xTaskRemoveFromEventList+0xb4>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4313      	orrs	r3, r2
 8006258:	4a16      	ldr	r2, [pc, #88]	@ (80062b4 <xTaskRemoveFromEventList+0xb4>)
 800625a:	6013      	str	r3, [r2, #0]
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4a13      	ldr	r2, [pc, #76]	@ (80062b8 <xTaskRemoveFromEventList+0xb8>)
 800626a:	441a      	add	r2, r3
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	3304      	adds	r3, #4
 8006270:	4619      	mov	r1, r3
 8006272:	4610      	mov	r0, r2
 8006274:	f7fe ff49 	bl	800510a <vListInsertEnd>
 8006278:	e005      	b.n	8006286 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	3318      	adds	r3, #24
 800627e:	4619      	mov	r1, r3
 8006280:	480e      	ldr	r0, [pc, #56]	@ (80062bc <xTaskRemoveFromEventList+0xbc>)
 8006282:	f7fe ff42 	bl	800510a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <xTaskRemoveFromEventList+0xc0>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006290:	429a      	cmp	r2, r3
 8006292:	d905      	bls.n	80062a0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006294:	2301      	movs	r3, #1
 8006296:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006298:	4b0a      	ldr	r3, [pc, #40]	@ (80062c4 <xTaskRemoveFromEventList+0xc4>)
 800629a:	2201      	movs	r2, #1
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	e001      	b.n	80062a4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80062a0:	2300      	movs	r3, #0
 80062a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062a4:	697b      	ldr	r3, [r7, #20]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	200007e8 	.word	0x200007e8
 80062b4:	200007c8 	.word	0x200007c8
 80062b8:	200006c4 	.word	0x200006c4
 80062bc:	20000780 	.word	0x20000780
 80062c0:	200006c0 	.word	0x200006c0
 80062c4:	200007d4 	.word	0x200007d4

080062c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062d0:	4b06      	ldr	r3, [pc, #24]	@ (80062ec <vTaskInternalSetTimeOutState+0x24>)
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062d8:	4b05      	ldr	r3, [pc, #20]	@ (80062f0 <vTaskInternalSetTimeOutState+0x28>)
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	605a      	str	r2, [r3, #4]
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bc80      	pop	{r7}
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	200007d8 	.word	0x200007d8
 80062f0:	200007c4 	.word	0x200007c4

080062f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b088      	sub	sp, #32
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10b      	bne.n	800631c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006308:	f383 8811 	msr	BASEPRI, r3
 800630c:	f3bf 8f6f 	isb	sy
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	613b      	str	r3, [r7, #16]
}
 8006316:	bf00      	nop
 8006318:	bf00      	nop
 800631a:	e7fd      	b.n	8006318 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10b      	bne.n	800633a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	60fb      	str	r3, [r7, #12]
}
 8006334:	bf00      	nop
 8006336:	bf00      	nop
 8006338:	e7fd      	b.n	8006336 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800633a:	f000 fb27 	bl	800698c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800633e:	4b1d      	ldr	r3, [pc, #116]	@ (80063b4 <xTaskCheckForTimeOut+0xc0>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006356:	d102      	bne.n	800635e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006358:	2300      	movs	r3, #0
 800635a:	61fb      	str	r3, [r7, #28]
 800635c:	e023      	b.n	80063a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	4b15      	ldr	r3, [pc, #84]	@ (80063b8 <xTaskCheckForTimeOut+0xc4>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d007      	beq.n	800637a <xTaskCheckForTimeOut+0x86>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	69ba      	ldr	r2, [r7, #24]
 8006370:	429a      	cmp	r2, r3
 8006372:	d302      	bcc.n	800637a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006374:	2301      	movs	r3, #1
 8006376:	61fb      	str	r3, [r7, #28]
 8006378:	e015      	b.n	80063a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	429a      	cmp	r2, r3
 8006382:	d20b      	bcs.n	800639c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	1ad2      	subs	r2, r2, r3
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f7ff ff99 	bl	80062c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
 800639a:	e004      	b.n	80063a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063a2:	2301      	movs	r3, #1
 80063a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063a6:	f000 fb21 	bl	80069ec <vPortExitCritical>

	return xReturn;
 80063aa:	69fb      	ldr	r3, [r7, #28]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3720      	adds	r7, #32
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	200007c4 	.word	0x200007c4
 80063b8:	200007d8 	.word	0x200007d8

080063bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063c0:	4b03      	ldr	r3, [pc, #12]	@ (80063d0 <vTaskMissedYield+0x14>)
 80063c2:	2201      	movs	r2, #1
 80063c4:	601a      	str	r2, [r3, #0]
}
 80063c6:	bf00      	nop
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	200007d4 	.word	0x200007d4

080063d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063dc:	f000 f852 	bl	8006484 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063e0:	4b06      	ldr	r3, [pc, #24]	@ (80063fc <prvIdleTask+0x28>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d9f9      	bls.n	80063dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80063e8:	4b05      	ldr	r3, [pc, #20]	@ (8006400 <prvIdleTask+0x2c>)
 80063ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063f8:	e7f0      	b.n	80063dc <prvIdleTask+0x8>
 80063fa:	bf00      	nop
 80063fc:	200006c4 	.word	0x200006c4
 8006400:	e000ed04 	.word	0xe000ed04

08006404 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800640a:	2300      	movs	r3, #0
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	e00c      	b.n	800642a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4a12      	ldr	r2, [pc, #72]	@ (8006464 <prvInitialiseTaskLists+0x60>)
 800641c:	4413      	add	r3, r2
 800641e:	4618      	mov	r0, r3
 8006420:	f7fe fe48 	bl	80050b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	3301      	adds	r3, #1
 8006428:	607b      	str	r3, [r7, #4]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b06      	cmp	r3, #6
 800642e:	d9ef      	bls.n	8006410 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006430:	480d      	ldr	r0, [pc, #52]	@ (8006468 <prvInitialiseTaskLists+0x64>)
 8006432:	f7fe fe3f 	bl	80050b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006436:	480d      	ldr	r0, [pc, #52]	@ (800646c <prvInitialiseTaskLists+0x68>)
 8006438:	f7fe fe3c 	bl	80050b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800643c:	480c      	ldr	r0, [pc, #48]	@ (8006470 <prvInitialiseTaskLists+0x6c>)
 800643e:	f7fe fe39 	bl	80050b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006442:	480c      	ldr	r0, [pc, #48]	@ (8006474 <prvInitialiseTaskLists+0x70>)
 8006444:	f7fe fe36 	bl	80050b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006448:	480b      	ldr	r0, [pc, #44]	@ (8006478 <prvInitialiseTaskLists+0x74>)
 800644a:	f7fe fe33 	bl	80050b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800644e:	4b0b      	ldr	r3, [pc, #44]	@ (800647c <prvInitialiseTaskLists+0x78>)
 8006450:	4a05      	ldr	r2, [pc, #20]	@ (8006468 <prvInitialiseTaskLists+0x64>)
 8006452:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006454:	4b0a      	ldr	r3, [pc, #40]	@ (8006480 <prvInitialiseTaskLists+0x7c>)
 8006456:	4a05      	ldr	r2, [pc, #20]	@ (800646c <prvInitialiseTaskLists+0x68>)
 8006458:	601a      	str	r2, [r3, #0]
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	200006c4 	.word	0x200006c4
 8006468:	20000750 	.word	0x20000750
 800646c:	20000764 	.word	0x20000764
 8006470:	20000780 	.word	0x20000780
 8006474:	20000794 	.word	0x20000794
 8006478:	200007ac 	.word	0x200007ac
 800647c:	20000778 	.word	0x20000778
 8006480:	2000077c 	.word	0x2000077c

08006484 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800648a:	e019      	b.n	80064c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800648c:	f000 fa7e 	bl	800698c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006490:	4b10      	ldr	r3, [pc, #64]	@ (80064d4 <prvCheckTasksWaitingTermination+0x50>)
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3304      	adds	r3, #4
 800649c:	4618      	mov	r0, r3
 800649e:	f7fe fe8f 	bl	80051c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064a2:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <prvCheckTasksWaitingTermination+0x54>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	4a0b      	ldr	r2, [pc, #44]	@ (80064d8 <prvCheckTasksWaitingTermination+0x54>)
 80064aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064ac:	4b0b      	ldr	r3, [pc, #44]	@ (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	4a0a      	ldr	r2, [pc, #40]	@ (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064b6:	f000 fa99 	bl	80069ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f810 	bl	80064e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c0:	4b06      	ldr	r3, [pc, #24]	@ (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e1      	bne.n	800648c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	20000794 	.word	0x20000794
 80064d8:	200007c0 	.word	0x200007c0
 80064dc:	200007a8 	.word	0x200007a8

080064e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	334c      	adds	r3, #76	@ 0x4c
 80064ec:	4618      	mov	r0, r3
 80064ee:	f001 fdad 	bl	800804c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d108      	bne.n	800650e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006500:	4618      	mov	r0, r3
 8006502:	f000 fbd3 	bl	8006cac <vPortFree>
				vPortFree( pxTCB );
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fbd0 	bl	8006cac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800650c:	e019      	b.n	8006542 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006514:	2b01      	cmp	r3, #1
 8006516:	d103      	bne.n	8006520 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fbc7 	bl	8006cac <vPortFree>
	}
 800651e:	e010      	b.n	8006542 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006526:	2b02      	cmp	r3, #2
 8006528:	d00b      	beq.n	8006542 <prvDeleteTCB+0x62>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	60fb      	str	r3, [r7, #12]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <prvDeleteTCB+0x5e>
	}
 8006542:	bf00      	nop
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
	...

0800654c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006552:	4b0c      	ldr	r3, [pc, #48]	@ (8006584 <prvResetNextTaskUnblockTime+0x38>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d104      	bne.n	8006566 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800655c:	4b0a      	ldr	r3, [pc, #40]	@ (8006588 <prvResetNextTaskUnblockTime+0x3c>)
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006564:	e008      	b.n	8006578 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006566:	4b07      	ldr	r3, [pc, #28]	@ (8006584 <prvResetNextTaskUnblockTime+0x38>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	4a04      	ldr	r2, [pc, #16]	@ (8006588 <prvResetNextTaskUnblockTime+0x3c>)
 8006576:	6013      	str	r3, [r2, #0]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	20000778 	.word	0x20000778
 8006588:	200007e0 	.word	0x200007e0

0800658c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006592:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <xTaskGetSchedulerState+0x34>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d102      	bne.n	80065a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800659a:	2301      	movs	r3, #1
 800659c:	607b      	str	r3, [r7, #4]
 800659e:	e008      	b.n	80065b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065a0:	4b08      	ldr	r3, [pc, #32]	@ (80065c4 <xTaskGetSchedulerState+0x38>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d102      	bne.n	80065ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065a8:	2302      	movs	r3, #2
 80065aa:	607b      	str	r3, [r7, #4]
 80065ac:	e001      	b.n	80065b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065ae:	2300      	movs	r3, #0
 80065b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065b2:	687b      	ldr	r3, [r7, #4]
	}
 80065b4:	4618      	mov	r0, r3
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bc80      	pop	{r7}
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	200007cc 	.word	0x200007cc
 80065c4:	200007e8 	.word	0x200007e8

080065c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065d4:	2300      	movs	r3, #0
 80065d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d070      	beq.n	80066c0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065de:	4b3b      	ldr	r3, [pc, #236]	@ (80066cc <xTaskPriorityDisinherit+0x104>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d00b      	beq.n	8006600 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	60fb      	str	r3, [r7, #12]
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	e7fd      	b.n	80065fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10b      	bne.n	8006620 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660c:	f383 8811 	msr	BASEPRI, r3
 8006610:	f3bf 8f6f 	isb	sy
 8006614:	f3bf 8f4f 	dsb	sy
 8006618:	60bb      	str	r3, [r7, #8]
}
 800661a:	bf00      	nop
 800661c:	bf00      	nop
 800661e:	e7fd      	b.n	800661c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006624:	1e5a      	subs	r2, r3, #1
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006632:	429a      	cmp	r2, r3
 8006634:	d044      	beq.n	80066c0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800663a:	2b00      	cmp	r3, #0
 800663c:	d140      	bne.n	80066c0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	3304      	adds	r3, #4
 8006642:	4618      	mov	r0, r3
 8006644:	f7fe fdbc 	bl	80051c0 <uxListRemove>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d115      	bne.n	800667a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006652:	491f      	ldr	r1, [pc, #124]	@ (80066d0 <xTaskPriorityDisinherit+0x108>)
 8006654:	4613      	mov	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	440b      	add	r3, r1
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10a      	bne.n	800667a <xTaskPriorityDisinherit+0xb2>
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006668:	2201      	movs	r2, #1
 800666a:	fa02 f303 	lsl.w	r3, r2, r3
 800666e:	43da      	mvns	r2, r3
 8006670:	4b18      	ldr	r3, [pc, #96]	@ (80066d4 <xTaskPriorityDisinherit+0x10c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4013      	ands	r3, r2
 8006676:	4a17      	ldr	r2, [pc, #92]	@ (80066d4 <xTaskPriorityDisinherit+0x10c>)
 8006678:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006686:	f1c3 0207 	rsb	r2, r3, #7
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006692:	2201      	movs	r2, #1
 8006694:	409a      	lsls	r2, r3
 8006696:	4b0f      	ldr	r3, [pc, #60]	@ (80066d4 <xTaskPriorityDisinherit+0x10c>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4313      	orrs	r3, r2
 800669c:	4a0d      	ldr	r2, [pc, #52]	@ (80066d4 <xTaskPriorityDisinherit+0x10c>)
 800669e:	6013      	str	r3, [r2, #0]
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a4:	4613      	mov	r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4413      	add	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4a08      	ldr	r2, [pc, #32]	@ (80066d0 <xTaskPriorityDisinherit+0x108>)
 80066ae:	441a      	add	r2, r3
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	3304      	adds	r3, #4
 80066b4:	4619      	mov	r1, r3
 80066b6:	4610      	mov	r0, r2
 80066b8:	f7fe fd27 	bl	800510a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066bc:	2301      	movs	r3, #1
 80066be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066c0:	697b      	ldr	r3, [r7, #20]
	}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	200006c0 	.word	0x200006c0
 80066d0:	200006c4 	.word	0x200006c4
 80066d4:	200007c8 	.word	0x200007c8

080066d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066e2:	4b29      	ldr	r3, [pc, #164]	@ (8006788 <prvAddCurrentTaskToDelayedList+0xb0>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e8:	4b28      	ldr	r3, [pc, #160]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	3304      	adds	r3, #4
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fe fd66 	bl	80051c0 <uxListRemove>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10b      	bne.n	8006712 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80066fa:	4b24      	ldr	r3, [pc, #144]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	2201      	movs	r2, #1
 8006702:	fa02 f303 	lsl.w	r3, r2, r3
 8006706:	43da      	mvns	r2, r3
 8006708:	4b21      	ldr	r3, [pc, #132]	@ (8006790 <prvAddCurrentTaskToDelayedList+0xb8>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4013      	ands	r3, r2
 800670e:	4a20      	ldr	r2, [pc, #128]	@ (8006790 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006710:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006718:	d10a      	bne.n	8006730 <prvAddCurrentTaskToDelayedList+0x58>
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d007      	beq.n	8006730 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006720:	4b1a      	ldr	r3, [pc, #104]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3304      	adds	r3, #4
 8006726:	4619      	mov	r1, r3
 8006728:	481a      	ldr	r0, [pc, #104]	@ (8006794 <prvAddCurrentTaskToDelayedList+0xbc>)
 800672a:	f7fe fcee 	bl	800510a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800672e:	e026      	b.n	800677e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4413      	add	r3, r2
 8006736:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006738:	4b14      	ldr	r3, [pc, #80]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	429a      	cmp	r2, r3
 8006746:	d209      	bcs.n	800675c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006748:	4b13      	ldr	r3, [pc, #76]	@ (8006798 <prvAddCurrentTaskToDelayedList+0xc0>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	4b0f      	ldr	r3, [pc, #60]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3304      	adds	r3, #4
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f7fe fcfb 	bl	8005150 <vListInsert>
}
 800675a:	e010      	b.n	800677e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800675c:	4b0f      	ldr	r3, [pc, #60]	@ (800679c <prvAddCurrentTaskToDelayedList+0xc4>)
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	4b0a      	ldr	r3, [pc, #40]	@ (800678c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3304      	adds	r3, #4
 8006766:	4619      	mov	r1, r3
 8006768:	4610      	mov	r0, r2
 800676a:	f7fe fcf1 	bl	8005150 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800676e:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	429a      	cmp	r2, r3
 8006776:	d202      	bcs.n	800677e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006778:	4a09      	ldr	r2, [pc, #36]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	6013      	str	r3, [r2, #0]
}
 800677e:	bf00      	nop
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	200007c4 	.word	0x200007c4
 800678c:	200006c0 	.word	0x200006c0
 8006790:	200007c8 	.word	0x200007c8
 8006794:	200007ac 	.word	0x200007ac
 8006798:	2000077c 	.word	0x2000077c
 800679c:	20000778 	.word	0x20000778
 80067a0:	200007e0 	.word	0x200007e0

080067a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	3b04      	subs	r3, #4
 80067b4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80067bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	3b04      	subs	r3, #4
 80067c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	f023 0201 	bic.w	r2, r3, #1
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3b04      	subs	r3, #4
 80067d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80067d4:	4a08      	ldr	r2, [pc, #32]	@ (80067f8 <pxPortInitialiseStack+0x54>)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3b14      	subs	r3, #20
 80067de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	3b20      	subs	r3, #32
 80067ea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80067ec:	68fb      	ldr	r3, [r7, #12]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bc80      	pop	{r7}
 80067f6:	4770      	bx	lr
 80067f8:	080067fd 	.word	0x080067fd

080067fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006802:	2300      	movs	r3, #0
 8006804:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006806:	4b12      	ldr	r3, [pc, #72]	@ (8006850 <prvTaskExitError+0x54>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680e:	d00b      	beq.n	8006828 <prvTaskExitError+0x2c>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	60fb      	str	r3, [r7, #12]
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <prvTaskExitError+0x28>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	60bb      	str	r3, [r7, #8]
}
 800683a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800683c:	bf00      	nop
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d0fc      	beq.n	800683e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	bc80      	pop	{r7}
 800684e:	4770      	bx	lr
 8006850:	2000000c 	.word	0x2000000c
	...

08006860 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006860:	4b07      	ldr	r3, [pc, #28]	@ (8006880 <pxCurrentTCBConst2>)
 8006862:	6819      	ldr	r1, [r3, #0]
 8006864:	6808      	ldr	r0, [r1, #0]
 8006866:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800686a:	f380 8809 	msr	PSP, r0
 800686e:	f3bf 8f6f 	isb	sy
 8006872:	f04f 0000 	mov.w	r0, #0
 8006876:	f380 8811 	msr	BASEPRI, r0
 800687a:	f04e 0e0d 	orr.w	lr, lr, #13
 800687e:	4770      	bx	lr

08006880 <pxCurrentTCBConst2>:
 8006880:	200006c0 	.word	0x200006c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop

08006888 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006888:	4806      	ldr	r0, [pc, #24]	@ (80068a4 <prvPortStartFirstTask+0x1c>)
 800688a:	6800      	ldr	r0, [r0, #0]
 800688c:	6800      	ldr	r0, [r0, #0]
 800688e:	f380 8808 	msr	MSP, r0
 8006892:	b662      	cpsie	i
 8006894:	b661      	cpsie	f
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	df00      	svc	0
 80068a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068a2:	bf00      	nop
 80068a4:	e000ed08 	.word	0xe000ed08

080068a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068ae:	4b32      	ldr	r3, [pc, #200]	@ (8006978 <xPortStartScheduler+0xd0>)
 80068b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	22ff      	movs	r2, #255	@ 0xff
 80068be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068c8:	78fb      	ldrb	r3, [r7, #3]
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	4b2a      	ldr	r3, [pc, #168]	@ (800697c <xPortStartScheduler+0xd4>)
 80068d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80068d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006980 <xPortStartScheduler+0xd8>)
 80068d8:	2207      	movs	r2, #7
 80068da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068dc:	e009      	b.n	80068f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80068de:	4b28      	ldr	r3, [pc, #160]	@ (8006980 <xPortStartScheduler+0xd8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3b01      	subs	r3, #1
 80068e4:	4a26      	ldr	r2, [pc, #152]	@ (8006980 <xPortStartScheduler+0xd8>)
 80068e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80068e8:	78fb      	ldrb	r3, [r7, #3]
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068fa:	2b80      	cmp	r3, #128	@ 0x80
 80068fc:	d0ef      	beq.n	80068de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80068fe:	4b20      	ldr	r3, [pc, #128]	@ (8006980 <xPortStartScheduler+0xd8>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f1c3 0307 	rsb	r3, r3, #7
 8006906:	2b04      	cmp	r3, #4
 8006908:	d00b      	beq.n	8006922 <xPortStartScheduler+0x7a>
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	60bb      	str	r3, [r7, #8]
}
 800691c:	bf00      	nop
 800691e:	bf00      	nop
 8006920:	e7fd      	b.n	800691e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006922:	4b17      	ldr	r3, [pc, #92]	@ (8006980 <xPortStartScheduler+0xd8>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	021b      	lsls	r3, r3, #8
 8006928:	4a15      	ldr	r2, [pc, #84]	@ (8006980 <xPortStartScheduler+0xd8>)
 800692a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800692c:	4b14      	ldr	r3, [pc, #80]	@ (8006980 <xPortStartScheduler+0xd8>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006934:	4a12      	ldr	r2, [pc, #72]	@ (8006980 <xPortStartScheduler+0xd8>)
 8006936:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	b2da      	uxtb	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006940:	4b10      	ldr	r3, [pc, #64]	@ (8006984 <xPortStartScheduler+0xdc>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a0f      	ldr	r2, [pc, #60]	@ (8006984 <xPortStartScheduler+0xdc>)
 8006946:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800694a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800694c:	4b0d      	ldr	r3, [pc, #52]	@ (8006984 <xPortStartScheduler+0xdc>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a0c      	ldr	r2, [pc, #48]	@ (8006984 <xPortStartScheduler+0xdc>)
 8006952:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006956:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006958:	f000 f8b8 	bl	8006acc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800695c:	4b0a      	ldr	r3, [pc, #40]	@ (8006988 <xPortStartScheduler+0xe0>)
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006962:	f7ff ff91 	bl	8006888 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006966:	f7ff fbc3 	bl	80060f0 <vTaskSwitchContext>
	prvTaskExitError();
 800696a:	f7ff ff47 	bl	80067fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	e000e400 	.word	0xe000e400
 800697c:	200007ec 	.word	0x200007ec
 8006980:	200007f0 	.word	0x200007f0
 8006984:	e000ed20 	.word	0xe000ed20
 8006988:	2000000c 	.word	0x2000000c

0800698c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
	__asm volatile
 8006992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	607b      	str	r3, [r7, #4]
}
 80069a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80069a6:	4b0f      	ldr	r3, [pc, #60]	@ (80069e4 <vPortEnterCritical+0x58>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3301      	adds	r3, #1
 80069ac:	4a0d      	ldr	r2, [pc, #52]	@ (80069e4 <vPortEnterCritical+0x58>)
 80069ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069b0:	4b0c      	ldr	r3, [pc, #48]	@ (80069e4 <vPortEnterCritical+0x58>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d110      	bne.n	80069da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80069b8:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <vPortEnterCritical+0x5c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00b      	beq.n	80069da <vPortEnterCritical+0x4e>
	__asm volatile
 80069c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c6:	f383 8811 	msr	BASEPRI, r3
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	603b      	str	r3, [r7, #0]
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
 80069d8:	e7fd      	b.n	80069d6 <vPortEnterCritical+0x4a>
	}
}
 80069da:	bf00      	nop
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	bc80      	pop	{r7}
 80069e2:	4770      	bx	lr
 80069e4:	2000000c 	.word	0x2000000c
 80069e8:	e000ed04 	.word	0xe000ed04

080069ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069f2:	4b12      	ldr	r3, [pc, #72]	@ (8006a3c <vPortExitCritical+0x50>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10b      	bne.n	8006a12 <vPortExitCritical+0x26>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	607b      	str	r3, [r7, #4]
}
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
 8006a10:	e7fd      	b.n	8006a0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a12:	4b0a      	ldr	r3, [pc, #40]	@ (8006a3c <vPortExitCritical+0x50>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3b01      	subs	r3, #1
 8006a18:	4a08      	ldr	r2, [pc, #32]	@ (8006a3c <vPortExitCritical+0x50>)
 8006a1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a1c:	4b07      	ldr	r3, [pc, #28]	@ (8006a3c <vPortExitCritical+0x50>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d105      	bne.n	8006a30 <vPortExitCritical+0x44>
 8006a24:	2300      	movs	r3, #0
 8006a26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006a2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bc80      	pop	{r7}
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	2000000c 	.word	0x2000000c

08006a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a40:	f3ef 8009 	mrs	r0, PSP
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <pxCurrentTCBConst>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a50:	6010      	str	r0, [r2, #0]
 8006a52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006a56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a5a:	f380 8811 	msr	BASEPRI, r0
 8006a5e:	f7ff fb47 	bl	80060f0 <vTaskSwitchContext>
 8006a62:	f04f 0000 	mov.w	r0, #0
 8006a66:	f380 8811 	msr	BASEPRI, r0
 8006a6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006a6e:	6819      	ldr	r1, [r3, #0]
 8006a70:	6808      	ldr	r0, [r1, #0]
 8006a72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a76:	f380 8809 	msr	PSP, r0
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	4770      	bx	lr

08006a80 <pxCurrentTCBConst>:
 8006a80:	200006c0 	.word	0x200006c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop

08006a88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	607b      	str	r3, [r7, #4]
}
 8006aa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006aa2:	f7ff fa6b 	bl	8005f7c <xTaskIncrementTick>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d003      	beq.n	8006ab4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006aac:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <SysTick_Handler+0x40>)
 8006aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f383 8811 	msr	BASEPRI, r3
}
 8006abe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ac0:	bf00      	nop
 8006ac2:	3708      	adds	r7, #8
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	e000ed04 	.word	0xe000ed04

08006acc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <vPortSetupTimerInterrupt+0x30>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b00 <vPortSetupTimerInterrupt+0x34>)
 8006ad8:	2200      	movs	r2, #0
 8006ada:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006adc:	4b09      	ldr	r3, [pc, #36]	@ (8006b04 <vPortSetupTimerInterrupt+0x38>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a09      	ldr	r2, [pc, #36]	@ (8006b08 <vPortSetupTimerInterrupt+0x3c>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	099b      	lsrs	r3, r3, #6
 8006ae8:	4a08      	ldr	r2, [pc, #32]	@ (8006b0c <vPortSetupTimerInterrupt+0x40>)
 8006aea:	3b01      	subs	r3, #1
 8006aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006aee:	4b03      	ldr	r3, [pc, #12]	@ (8006afc <vPortSetupTimerInterrupt+0x30>)
 8006af0:	2207      	movs	r2, #7
 8006af2:	601a      	str	r2, [r3, #0]
}
 8006af4:	bf00      	nop
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bc80      	pop	{r7}
 8006afa:	4770      	bx	lr
 8006afc:	e000e010 	.word	0xe000e010
 8006b00:	e000e018 	.word	0xe000e018
 8006b04:	20000000 	.word	0x20000000
 8006b08:	10624dd3 	.word	0x10624dd3
 8006b0c:	e000e014 	.word	0xe000e014

08006b10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b08a      	sub	sp, #40	@ 0x28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b1c:	f7ff f982 	bl	8005e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b20:	4b5c      	ldr	r3, [pc, #368]	@ (8006c94 <pvPortMalloc+0x184>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d101      	bne.n	8006b2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b28:	f000 f924 	bl	8006d74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b2c:	4b5a      	ldr	r3, [pc, #360]	@ (8006c98 <pvPortMalloc+0x188>)
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4013      	ands	r3, r2
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f040 8095 	bne.w	8006c64 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01e      	beq.n	8006b7e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006b40:	2208      	movs	r2, #8
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4413      	add	r3, r2
 8006b46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f003 0307 	and.w	r3, r3, #7
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d015      	beq.n	8006b7e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f023 0307 	bic.w	r3, r3, #7
 8006b58:	3308      	adds	r3, #8
 8006b5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00b      	beq.n	8006b7e <pvPortMalloc+0x6e>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	617b      	str	r3, [r7, #20]
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	e7fd      	b.n	8006b7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d06f      	beq.n	8006c64 <pvPortMalloc+0x154>
 8006b84:	4b45      	ldr	r3, [pc, #276]	@ (8006c9c <pvPortMalloc+0x18c>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d86a      	bhi.n	8006c64 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b8e:	4b44      	ldr	r3, [pc, #272]	@ (8006ca0 <pvPortMalloc+0x190>)
 8006b90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b92:	4b43      	ldr	r3, [pc, #268]	@ (8006ca0 <pvPortMalloc+0x190>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b98:	e004      	b.n	8006ba4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d903      	bls.n	8006bb6 <pvPortMalloc+0xa6>
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1f1      	bne.n	8006b9a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bb6:	4b37      	ldr	r3, [pc, #220]	@ (8006c94 <pvPortMalloc+0x184>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d051      	beq.n	8006c64 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2208      	movs	r2, #8
 8006bc6:	4413      	add	r3, r2
 8006bc8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	1ad2      	subs	r2, r2, r3
 8006bda:	2308      	movs	r3, #8
 8006bdc:	005b      	lsls	r3, r3, #1
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d920      	bls.n	8006c24 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4413      	add	r3, r2
 8006be8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	f003 0307 	and.w	r3, r3, #7
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00b      	beq.n	8006c0c <pvPortMalloc+0xfc>
	__asm volatile
 8006bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	613b      	str	r3, [r7, #16]
}
 8006c06:	bf00      	nop
 8006c08:	bf00      	nop
 8006c0a:	e7fd      	b.n	8006c08 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	1ad2      	subs	r2, r2, r3
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c1e:	69b8      	ldr	r0, [r7, #24]
 8006c20:	f000 f90a 	bl	8006e38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c24:	4b1d      	ldr	r3, [pc, #116]	@ (8006c9c <pvPortMalloc+0x18c>)
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006c9c <pvPortMalloc+0x18c>)
 8006c30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c32:	4b1a      	ldr	r3, [pc, #104]	@ (8006c9c <pvPortMalloc+0x18c>)
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca4 <pvPortMalloc+0x194>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d203      	bcs.n	8006c46 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c3e:	4b17      	ldr	r3, [pc, #92]	@ (8006c9c <pvPortMalloc+0x18c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a18      	ldr	r2, [pc, #96]	@ (8006ca4 <pvPortMalloc+0x194>)
 8006c44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	685a      	ldr	r2, [r3, #4]
 8006c4a:	4b13      	ldr	r3, [pc, #76]	@ (8006c98 <pvPortMalloc+0x188>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	2200      	movs	r2, #0
 8006c58:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c5a:	4b13      	ldr	r3, [pc, #76]	@ (8006ca8 <pvPortMalloc+0x198>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	4a11      	ldr	r2, [pc, #68]	@ (8006ca8 <pvPortMalloc+0x198>)
 8006c62:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c64:	f7ff f8ec 	bl	8005e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f003 0307 	and.w	r3, r3, #7
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00b      	beq.n	8006c8a <pvPortMalloc+0x17a>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	60fb      	str	r3, [r7, #12]
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	e7fd      	b.n	8006c86 <pvPortMalloc+0x176>
	return pvReturn;
 8006c8a:	69fb      	ldr	r3, [r7, #28]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3728      	adds	r7, #40	@ 0x28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	200037fc 	.word	0x200037fc
 8006c98:	20003810 	.word	0x20003810
 8006c9c:	20003800 	.word	0x20003800
 8006ca0:	200037f4 	.word	0x200037f4
 8006ca4:	20003804 	.word	0x20003804
 8006ca8:	20003808 	.word	0x20003808

08006cac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d04f      	beq.n	8006d5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006cbe:	2308      	movs	r3, #8
 8006cc0:	425b      	negs	r3, r3
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	4b25      	ldr	r3, [pc, #148]	@ (8006d68 <vPortFree+0xbc>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10b      	bne.n	8006cf2 <vPortFree+0x46>
	__asm volatile
 8006cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cde:	f383 8811 	msr	BASEPRI, r3
 8006ce2:	f3bf 8f6f 	isb	sy
 8006ce6:	f3bf 8f4f 	dsb	sy
 8006cea:	60fb      	str	r3, [r7, #12]
}
 8006cec:	bf00      	nop
 8006cee:	bf00      	nop
 8006cf0:	e7fd      	b.n	8006cee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00b      	beq.n	8006d12 <vPortFree+0x66>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	60bb      	str	r3, [r7, #8]
}
 8006d0c:	bf00      	nop
 8006d0e:	bf00      	nop
 8006d10:	e7fd      	b.n	8006d0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	4b14      	ldr	r3, [pc, #80]	@ (8006d68 <vPortFree+0xbc>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d01e      	beq.n	8006d5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d11a      	bne.n	8006d5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8006d68 <vPortFree+0xbc>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	43db      	mvns	r3, r3
 8006d32:	401a      	ands	r2, r3
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d38:	f7ff f874 	bl	8005e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	4b0a      	ldr	r3, [pc, #40]	@ (8006d6c <vPortFree+0xc0>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4413      	add	r3, r2
 8006d46:	4a09      	ldr	r2, [pc, #36]	@ (8006d6c <vPortFree+0xc0>)
 8006d48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d4a:	6938      	ldr	r0, [r7, #16]
 8006d4c:	f000 f874 	bl	8006e38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d50:	4b07      	ldr	r3, [pc, #28]	@ (8006d70 <vPortFree+0xc4>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3301      	adds	r3, #1
 8006d56:	4a06      	ldr	r2, [pc, #24]	@ (8006d70 <vPortFree+0xc4>)
 8006d58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d5a:	f7ff f871 	bl	8005e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d5e:	bf00      	nop
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	20003810 	.word	0x20003810
 8006d6c:	20003800 	.word	0x20003800
 8006d70:	2000380c 	.word	0x2000380c

08006d74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d7a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006d7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d80:	4b27      	ldr	r3, [pc, #156]	@ (8006e20 <prvHeapInit+0xac>)
 8006d82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f003 0307 	and.w	r3, r3, #7
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00c      	beq.n	8006da8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3307      	adds	r3, #7
 8006d92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f023 0307 	bic.w	r3, r3, #7
 8006d9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	4a1f      	ldr	r2, [pc, #124]	@ (8006e20 <prvHeapInit+0xac>)
 8006da4:	4413      	add	r3, r2
 8006da6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006dac:	4a1d      	ldr	r2, [pc, #116]	@ (8006e24 <prvHeapInit+0xb0>)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006db2:	4b1c      	ldr	r3, [pc, #112]	@ (8006e24 <prvHeapInit+0xb0>)
 8006db4:	2200      	movs	r2, #0
 8006db6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006dc0:	2208      	movs	r2, #8
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	1a9b      	subs	r3, r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f023 0307 	bic.w	r3, r3, #7
 8006dce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	4a15      	ldr	r2, [pc, #84]	@ (8006e28 <prvHeapInit+0xb4>)
 8006dd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006dd6:	4b14      	ldr	r3, [pc, #80]	@ (8006e28 <prvHeapInit+0xb4>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dde:	4b12      	ldr	r3, [pc, #72]	@ (8006e28 <prvHeapInit+0xb4>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2200      	movs	r2, #0
 8006de4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	1ad2      	subs	r2, r2, r3
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006df4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <prvHeapInit+0xb4>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	4a0a      	ldr	r2, [pc, #40]	@ (8006e2c <prvHeapInit+0xb8>)
 8006e02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	4a09      	ldr	r2, [pc, #36]	@ (8006e30 <prvHeapInit+0xbc>)
 8006e0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e0c:	4b09      	ldr	r3, [pc, #36]	@ (8006e34 <prvHeapInit+0xc0>)
 8006e0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006e12:	601a      	str	r2, [r3, #0]
}
 8006e14:	bf00      	nop
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	200007f4 	.word	0x200007f4
 8006e24:	200037f4 	.word	0x200037f4
 8006e28:	200037fc 	.word	0x200037fc
 8006e2c:	20003804 	.word	0x20003804
 8006e30:	20003800 	.word	0x20003800
 8006e34:	20003810 	.word	0x20003810

08006e38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e40:	4b27      	ldr	r3, [pc, #156]	@ (8006ee0 <prvInsertBlockIntoFreeList+0xa8>)
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	e002      	b.n	8006e4c <prvInsertBlockIntoFreeList+0x14>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	60fb      	str	r3, [r7, #12]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d8f7      	bhi.n	8006e46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	4413      	add	r3, r2
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d108      	bne.n	8006e7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	685a      	ldr	r2, [r3, #4]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	441a      	add	r2, r3
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	441a      	add	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d118      	bne.n	8006ec0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	4b14      	ldr	r3, [pc, #80]	@ (8006ee4 <prvInsertBlockIntoFreeList+0xac>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d00d      	beq.n	8006eb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	441a      	add	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	601a      	str	r2, [r3, #0]
 8006eb4:	e008      	b.n	8006ec8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee4 <prvInsertBlockIntoFreeList+0xac>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	e003      	b.n	8006ec8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d002      	beq.n	8006ed6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ed6:	bf00      	nop
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bc80      	pop	{r7}
 8006ede:	4770      	bx	lr
 8006ee0:	200037f4 	.word	0x200037f4
 8006ee4:	200037fc 	.word	0x200037fc

08006ee8 <_Znwj>:
 8006ee8:	2801      	cmp	r0, #1
 8006eea:	bf38      	it	cc
 8006eec:	2001      	movcc	r0, #1
 8006eee:	b510      	push	{r4, lr}
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f000 f81c 	bl	8006f30 <malloc>
 8006ef8:	b100      	cbz	r0, 8006efc <_Znwj+0x14>
 8006efa:	bd10      	pop	{r4, pc}
 8006efc:	f000 f806 	bl	8006f0c <_ZSt15get_new_handlerv>
 8006f00:	b908      	cbnz	r0, 8006f06 <_Znwj+0x1e>
 8006f02:	f000 f80b 	bl	8006f1c <abort>
 8006f06:	4780      	blx	r0
 8006f08:	e7f3      	b.n	8006ef2 <_Znwj+0xa>
	...

08006f0c <_ZSt15get_new_handlerv>:
 8006f0c:	4b02      	ldr	r3, [pc, #8]	@ (8006f18 <_ZSt15get_new_handlerv+0xc>)
 8006f0e:	6818      	ldr	r0, [r3, #0]
 8006f10:	f3bf 8f5b 	dmb	ish
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	20003814 	.word	0x20003814

08006f1c <abort>:
 8006f1c:	2006      	movs	r0, #6
 8006f1e:	b508      	push	{r3, lr}
 8006f20:	f001 f87c 	bl	800801c <raise>
 8006f24:	2001      	movs	r0, #1
 8006f26:	f7fc f8f4 	bl	8003112 <_exit>

08006f2a <atof>:
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	f000 beb0 	b.w	8007c90 <strtod>

08006f30 <malloc>:
 8006f30:	4b02      	ldr	r3, [pc, #8]	@ (8006f3c <malloc+0xc>)
 8006f32:	4601      	mov	r1, r0
 8006f34:	6818      	ldr	r0, [r3, #0]
 8006f36:	f000 b825 	b.w	8006f84 <_malloc_r>
 8006f3a:	bf00      	nop
 8006f3c:	20000188 	.word	0x20000188

08006f40 <sbrk_aligned>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	4e0f      	ldr	r6, [pc, #60]	@ (8006f80 <sbrk_aligned+0x40>)
 8006f44:	460c      	mov	r4, r1
 8006f46:	6831      	ldr	r1, [r6, #0]
 8006f48:	4605      	mov	r5, r0
 8006f4a:	b911      	cbnz	r1, 8006f52 <sbrk_aligned+0x12>
 8006f4c:	f001 f914 	bl	8008178 <_sbrk_r>
 8006f50:	6030      	str	r0, [r6, #0]
 8006f52:	4621      	mov	r1, r4
 8006f54:	4628      	mov	r0, r5
 8006f56:	f001 f90f 	bl	8008178 <_sbrk_r>
 8006f5a:	1c43      	adds	r3, r0, #1
 8006f5c:	d103      	bne.n	8006f66 <sbrk_aligned+0x26>
 8006f5e:	f04f 34ff 	mov.w	r4, #4294967295
 8006f62:	4620      	mov	r0, r4
 8006f64:	bd70      	pop	{r4, r5, r6, pc}
 8006f66:	1cc4      	adds	r4, r0, #3
 8006f68:	f024 0403 	bic.w	r4, r4, #3
 8006f6c:	42a0      	cmp	r0, r4
 8006f6e:	d0f8      	beq.n	8006f62 <sbrk_aligned+0x22>
 8006f70:	1a21      	subs	r1, r4, r0
 8006f72:	4628      	mov	r0, r5
 8006f74:	f001 f900 	bl	8008178 <_sbrk_r>
 8006f78:	3001      	adds	r0, #1
 8006f7a:	d1f2      	bne.n	8006f62 <sbrk_aligned+0x22>
 8006f7c:	e7ef      	b.n	8006f5e <sbrk_aligned+0x1e>
 8006f7e:	bf00      	nop
 8006f80:	20003818 	.word	0x20003818

08006f84 <_malloc_r>:
 8006f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f88:	1ccd      	adds	r5, r1, #3
 8006f8a:	f025 0503 	bic.w	r5, r5, #3
 8006f8e:	3508      	adds	r5, #8
 8006f90:	2d0c      	cmp	r5, #12
 8006f92:	bf38      	it	cc
 8006f94:	250c      	movcc	r5, #12
 8006f96:	2d00      	cmp	r5, #0
 8006f98:	4606      	mov	r6, r0
 8006f9a:	db01      	blt.n	8006fa0 <_malloc_r+0x1c>
 8006f9c:	42a9      	cmp	r1, r5
 8006f9e:	d904      	bls.n	8006faa <_malloc_r+0x26>
 8006fa0:	230c      	movs	r3, #12
 8006fa2:	6033      	str	r3, [r6, #0]
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006faa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007080 <_malloc_r+0xfc>
 8006fae:	f000 f869 	bl	8007084 <__malloc_lock>
 8006fb2:	f8d8 3000 	ldr.w	r3, [r8]
 8006fb6:	461c      	mov	r4, r3
 8006fb8:	bb44      	cbnz	r4, 800700c <_malloc_r+0x88>
 8006fba:	4629      	mov	r1, r5
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	f7ff ffbf 	bl	8006f40 <sbrk_aligned>
 8006fc2:	1c43      	adds	r3, r0, #1
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	d158      	bne.n	800707a <_malloc_r+0xf6>
 8006fc8:	f8d8 4000 	ldr.w	r4, [r8]
 8006fcc:	4627      	mov	r7, r4
 8006fce:	2f00      	cmp	r7, #0
 8006fd0:	d143      	bne.n	800705a <_malloc_r+0xd6>
 8006fd2:	2c00      	cmp	r4, #0
 8006fd4:	d04b      	beq.n	800706e <_malloc_r+0xea>
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	4639      	mov	r1, r7
 8006fda:	4630      	mov	r0, r6
 8006fdc:	eb04 0903 	add.w	r9, r4, r3
 8006fe0:	f001 f8ca 	bl	8008178 <_sbrk_r>
 8006fe4:	4581      	cmp	r9, r0
 8006fe6:	d142      	bne.n	800706e <_malloc_r+0xea>
 8006fe8:	6821      	ldr	r1, [r4, #0]
 8006fea:	4630      	mov	r0, r6
 8006fec:	1a6d      	subs	r5, r5, r1
 8006fee:	4629      	mov	r1, r5
 8006ff0:	f7ff ffa6 	bl	8006f40 <sbrk_aligned>
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	d03a      	beq.n	800706e <_malloc_r+0xea>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	442b      	add	r3, r5
 8006ffc:	6023      	str	r3, [r4, #0]
 8006ffe:	f8d8 3000 	ldr.w	r3, [r8]
 8007002:	685a      	ldr	r2, [r3, #4]
 8007004:	bb62      	cbnz	r2, 8007060 <_malloc_r+0xdc>
 8007006:	f8c8 7000 	str.w	r7, [r8]
 800700a:	e00f      	b.n	800702c <_malloc_r+0xa8>
 800700c:	6822      	ldr	r2, [r4, #0]
 800700e:	1b52      	subs	r2, r2, r5
 8007010:	d420      	bmi.n	8007054 <_malloc_r+0xd0>
 8007012:	2a0b      	cmp	r2, #11
 8007014:	d917      	bls.n	8007046 <_malloc_r+0xc2>
 8007016:	1961      	adds	r1, r4, r5
 8007018:	42a3      	cmp	r3, r4
 800701a:	6025      	str	r5, [r4, #0]
 800701c:	bf18      	it	ne
 800701e:	6059      	strne	r1, [r3, #4]
 8007020:	6863      	ldr	r3, [r4, #4]
 8007022:	bf08      	it	eq
 8007024:	f8c8 1000 	streq.w	r1, [r8]
 8007028:	5162      	str	r2, [r4, r5]
 800702a:	604b      	str	r3, [r1, #4]
 800702c:	4630      	mov	r0, r6
 800702e:	f000 f82f 	bl	8007090 <__malloc_unlock>
 8007032:	f104 000b 	add.w	r0, r4, #11
 8007036:	1d23      	adds	r3, r4, #4
 8007038:	f020 0007 	bic.w	r0, r0, #7
 800703c:	1ac2      	subs	r2, r0, r3
 800703e:	bf1c      	itt	ne
 8007040:	1a1b      	subne	r3, r3, r0
 8007042:	50a3      	strne	r3, [r4, r2]
 8007044:	e7af      	b.n	8006fa6 <_malloc_r+0x22>
 8007046:	6862      	ldr	r2, [r4, #4]
 8007048:	42a3      	cmp	r3, r4
 800704a:	bf0c      	ite	eq
 800704c:	f8c8 2000 	streq.w	r2, [r8]
 8007050:	605a      	strne	r2, [r3, #4]
 8007052:	e7eb      	b.n	800702c <_malloc_r+0xa8>
 8007054:	4623      	mov	r3, r4
 8007056:	6864      	ldr	r4, [r4, #4]
 8007058:	e7ae      	b.n	8006fb8 <_malloc_r+0x34>
 800705a:	463c      	mov	r4, r7
 800705c:	687f      	ldr	r7, [r7, #4]
 800705e:	e7b6      	b.n	8006fce <_malloc_r+0x4a>
 8007060:	461a      	mov	r2, r3
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	42a3      	cmp	r3, r4
 8007066:	d1fb      	bne.n	8007060 <_malloc_r+0xdc>
 8007068:	2300      	movs	r3, #0
 800706a:	6053      	str	r3, [r2, #4]
 800706c:	e7de      	b.n	800702c <_malloc_r+0xa8>
 800706e:	230c      	movs	r3, #12
 8007070:	4630      	mov	r0, r6
 8007072:	6033      	str	r3, [r6, #0]
 8007074:	f000 f80c 	bl	8007090 <__malloc_unlock>
 8007078:	e794      	b.n	8006fa4 <_malloc_r+0x20>
 800707a:	6005      	str	r5, [r0, #0]
 800707c:	e7d6      	b.n	800702c <_malloc_r+0xa8>
 800707e:	bf00      	nop
 8007080:	2000381c 	.word	0x2000381c

08007084 <__malloc_lock>:
 8007084:	4801      	ldr	r0, [pc, #4]	@ (800708c <__malloc_lock+0x8>)
 8007086:	f001 b8c4 	b.w	8008212 <__retarget_lock_acquire_recursive>
 800708a:	bf00      	nop
 800708c:	20003960 	.word	0x20003960

08007090 <__malloc_unlock>:
 8007090:	4801      	ldr	r0, [pc, #4]	@ (8007098 <__malloc_unlock+0x8>)
 8007092:	f001 b8bf 	b.w	8008214 <__retarget_lock_release_recursive>
 8007096:	bf00      	nop
 8007098:	20003960 	.word	0x20003960

0800709c <sulp>:
 800709c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a0:	460f      	mov	r7, r1
 80070a2:	4690      	mov	r8, r2
 80070a4:	f001 ffea 	bl	800907c <__ulp>
 80070a8:	4604      	mov	r4, r0
 80070aa:	460d      	mov	r5, r1
 80070ac:	f1b8 0f00 	cmp.w	r8, #0
 80070b0:	d011      	beq.n	80070d6 <sulp+0x3a>
 80070b2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80070b6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	dd0b      	ble.n	80070d6 <sulp+0x3a>
 80070be:	2400      	movs	r4, #0
 80070c0:	051b      	lsls	r3, r3, #20
 80070c2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80070c6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80070ca:	4622      	mov	r2, r4
 80070cc:	462b      	mov	r3, r5
 80070ce:	f7f9 f9fb 	bl	80004c8 <__aeabi_dmul>
 80070d2:	4604      	mov	r4, r0
 80070d4:	460d      	mov	r5, r1
 80070d6:	4620      	mov	r0, r4
 80070d8:	4629      	mov	r1, r5
 80070da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080070e0 <_strtod_l>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	b09f      	sub	sp, #124	@ 0x7c
 80070e6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80070e8:	2200      	movs	r2, #0
 80070ea:	460c      	mov	r4, r1
 80070ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80070ee:	f04f 0a00 	mov.w	sl, #0
 80070f2:	f04f 0b00 	mov.w	fp, #0
 80070f6:	460a      	mov	r2, r1
 80070f8:	9005      	str	r0, [sp, #20]
 80070fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80070fc:	7811      	ldrb	r1, [r2, #0]
 80070fe:	292b      	cmp	r1, #43	@ 0x2b
 8007100:	d048      	beq.n	8007194 <_strtod_l+0xb4>
 8007102:	d836      	bhi.n	8007172 <_strtod_l+0x92>
 8007104:	290d      	cmp	r1, #13
 8007106:	d830      	bhi.n	800716a <_strtod_l+0x8a>
 8007108:	2908      	cmp	r1, #8
 800710a:	d830      	bhi.n	800716e <_strtod_l+0x8e>
 800710c:	2900      	cmp	r1, #0
 800710e:	d039      	beq.n	8007184 <_strtod_l+0xa4>
 8007110:	2200      	movs	r2, #0
 8007112:	920e      	str	r2, [sp, #56]	@ 0x38
 8007114:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007116:	782a      	ldrb	r2, [r5, #0]
 8007118:	2a30      	cmp	r2, #48	@ 0x30
 800711a:	f040 80b0 	bne.w	800727e <_strtod_l+0x19e>
 800711e:	786a      	ldrb	r2, [r5, #1]
 8007120:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007124:	2a58      	cmp	r2, #88	@ 0x58
 8007126:	d16c      	bne.n	8007202 <_strtod_l+0x122>
 8007128:	9302      	str	r3, [sp, #8]
 800712a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800712c:	4a8f      	ldr	r2, [pc, #572]	@ (800736c <_strtod_l+0x28c>)
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	ab1a      	add	r3, sp, #104	@ 0x68
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	9805      	ldr	r0, [sp, #20]
 8007136:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007138:	a919      	add	r1, sp, #100	@ 0x64
 800713a:	f001 f94f 	bl	80083dc <__gethex>
 800713e:	f010 060f 	ands.w	r6, r0, #15
 8007142:	4604      	mov	r4, r0
 8007144:	d005      	beq.n	8007152 <_strtod_l+0x72>
 8007146:	2e06      	cmp	r6, #6
 8007148:	d126      	bne.n	8007198 <_strtod_l+0xb8>
 800714a:	2300      	movs	r3, #0
 800714c:	3501      	adds	r5, #1
 800714e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007150:	930e      	str	r3, [sp, #56]	@ 0x38
 8007152:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 8582 	bne.w	8007c5e <_strtod_l+0xb7e>
 800715a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800715c:	b1bb      	cbz	r3, 800718e <_strtod_l+0xae>
 800715e:	4650      	mov	r0, sl
 8007160:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007164:	b01f      	add	sp, #124	@ 0x7c
 8007166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800716a:	2920      	cmp	r1, #32
 800716c:	d1d0      	bne.n	8007110 <_strtod_l+0x30>
 800716e:	3201      	adds	r2, #1
 8007170:	e7c3      	b.n	80070fa <_strtod_l+0x1a>
 8007172:	292d      	cmp	r1, #45	@ 0x2d
 8007174:	d1cc      	bne.n	8007110 <_strtod_l+0x30>
 8007176:	2101      	movs	r1, #1
 8007178:	910e      	str	r1, [sp, #56]	@ 0x38
 800717a:	1c51      	adds	r1, r2, #1
 800717c:	9119      	str	r1, [sp, #100]	@ 0x64
 800717e:	7852      	ldrb	r2, [r2, #1]
 8007180:	2a00      	cmp	r2, #0
 8007182:	d1c7      	bne.n	8007114 <_strtod_l+0x34>
 8007184:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007186:	9419      	str	r4, [sp, #100]	@ 0x64
 8007188:	2b00      	cmp	r3, #0
 800718a:	f040 8566 	bne.w	8007c5a <_strtod_l+0xb7a>
 800718e:	4650      	mov	r0, sl
 8007190:	4659      	mov	r1, fp
 8007192:	e7e7      	b.n	8007164 <_strtod_l+0x84>
 8007194:	2100      	movs	r1, #0
 8007196:	e7ef      	b.n	8007178 <_strtod_l+0x98>
 8007198:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800719a:	b13a      	cbz	r2, 80071ac <_strtod_l+0xcc>
 800719c:	2135      	movs	r1, #53	@ 0x35
 800719e:	a81c      	add	r0, sp, #112	@ 0x70
 80071a0:	f002 f85c 	bl	800925c <__copybits>
 80071a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071a6:	9805      	ldr	r0, [sp, #20]
 80071a8:	f001 fc3c 	bl	8008a24 <_Bfree>
 80071ac:	3e01      	subs	r6, #1
 80071ae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80071b0:	2e04      	cmp	r6, #4
 80071b2:	d806      	bhi.n	80071c2 <_strtod_l+0xe2>
 80071b4:	e8df f006 	tbb	[pc, r6]
 80071b8:	201d0314 	.word	0x201d0314
 80071bc:	14          	.byte	0x14
 80071bd:	00          	.byte	0x00
 80071be:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80071c2:	05e1      	lsls	r1, r4, #23
 80071c4:	bf48      	it	mi
 80071c6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80071ca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071ce:	0d1b      	lsrs	r3, r3, #20
 80071d0:	051b      	lsls	r3, r3, #20
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1bd      	bne.n	8007152 <_strtod_l+0x72>
 80071d6:	f000 fff1 	bl	80081bc <__errno>
 80071da:	2322      	movs	r3, #34	@ 0x22
 80071dc:	6003      	str	r3, [r0, #0]
 80071de:	e7b8      	b.n	8007152 <_strtod_l+0x72>
 80071e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80071e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80071e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80071ec:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071f0:	e7e7      	b.n	80071c2 <_strtod_l+0xe2>
 80071f2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007370 <_strtod_l+0x290>
 80071f6:	e7e4      	b.n	80071c2 <_strtod_l+0xe2>
 80071f8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80071fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007200:	e7df      	b.n	80071c2 <_strtod_l+0xe2>
 8007202:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007204:	1c5a      	adds	r2, r3, #1
 8007206:	9219      	str	r2, [sp, #100]	@ 0x64
 8007208:	785b      	ldrb	r3, [r3, #1]
 800720a:	2b30      	cmp	r3, #48	@ 0x30
 800720c:	d0f9      	beq.n	8007202 <_strtod_l+0x122>
 800720e:	2b00      	cmp	r3, #0
 8007210:	d09f      	beq.n	8007152 <_strtod_l+0x72>
 8007212:	2301      	movs	r3, #1
 8007214:	2700      	movs	r7, #0
 8007216:	220a      	movs	r2, #10
 8007218:	46b9      	mov	r9, r7
 800721a:	9308      	str	r3, [sp, #32]
 800721c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800721e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007220:	930c      	str	r3, [sp, #48]	@ 0x30
 8007222:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007224:	7805      	ldrb	r5, [r0, #0]
 8007226:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800722a:	b2d9      	uxtb	r1, r3
 800722c:	2909      	cmp	r1, #9
 800722e:	d928      	bls.n	8007282 <_strtod_l+0x1a2>
 8007230:	2201      	movs	r2, #1
 8007232:	4950      	ldr	r1, [pc, #320]	@ (8007374 <_strtod_l+0x294>)
 8007234:	f000 fe45 	bl	8007ec2 <strncmp>
 8007238:	2800      	cmp	r0, #0
 800723a:	d032      	beq.n	80072a2 <_strtod_l+0x1c2>
 800723c:	2000      	movs	r0, #0
 800723e:	462a      	mov	r2, r5
 8007240:	4603      	mov	r3, r0
 8007242:	464d      	mov	r5, r9
 8007244:	900a      	str	r0, [sp, #40]	@ 0x28
 8007246:	2a65      	cmp	r2, #101	@ 0x65
 8007248:	d001      	beq.n	800724e <_strtod_l+0x16e>
 800724a:	2a45      	cmp	r2, #69	@ 0x45
 800724c:	d114      	bne.n	8007278 <_strtod_l+0x198>
 800724e:	b91d      	cbnz	r5, 8007258 <_strtod_l+0x178>
 8007250:	9a08      	ldr	r2, [sp, #32]
 8007252:	4302      	orrs	r2, r0
 8007254:	d096      	beq.n	8007184 <_strtod_l+0xa4>
 8007256:	2500      	movs	r5, #0
 8007258:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800725a:	1c62      	adds	r2, r4, #1
 800725c:	9219      	str	r2, [sp, #100]	@ 0x64
 800725e:	7862      	ldrb	r2, [r4, #1]
 8007260:	2a2b      	cmp	r2, #43	@ 0x2b
 8007262:	d07a      	beq.n	800735a <_strtod_l+0x27a>
 8007264:	2a2d      	cmp	r2, #45	@ 0x2d
 8007266:	d07e      	beq.n	8007366 <_strtod_l+0x286>
 8007268:	f04f 0c00 	mov.w	ip, #0
 800726c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007270:	2909      	cmp	r1, #9
 8007272:	f240 8085 	bls.w	8007380 <_strtod_l+0x2a0>
 8007276:	9419      	str	r4, [sp, #100]	@ 0x64
 8007278:	f04f 0800 	mov.w	r8, #0
 800727c:	e0a5      	b.n	80073ca <_strtod_l+0x2ea>
 800727e:	2300      	movs	r3, #0
 8007280:	e7c8      	b.n	8007214 <_strtod_l+0x134>
 8007282:	f1b9 0f08 	cmp.w	r9, #8
 8007286:	bfd8      	it	le
 8007288:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800728a:	f100 0001 	add.w	r0, r0, #1
 800728e:	bfd6      	itet	le
 8007290:	fb02 3301 	mlale	r3, r2, r1, r3
 8007294:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007298:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800729a:	f109 0901 	add.w	r9, r9, #1
 800729e:	9019      	str	r0, [sp, #100]	@ 0x64
 80072a0:	e7bf      	b.n	8007222 <_strtod_l+0x142>
 80072a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a4:	1c5a      	adds	r2, r3, #1
 80072a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80072a8:	785a      	ldrb	r2, [r3, #1]
 80072aa:	f1b9 0f00 	cmp.w	r9, #0
 80072ae:	d03b      	beq.n	8007328 <_strtod_l+0x248>
 80072b0:	464d      	mov	r5, r9
 80072b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80072b4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80072b8:	2b09      	cmp	r3, #9
 80072ba:	d912      	bls.n	80072e2 <_strtod_l+0x202>
 80072bc:	2301      	movs	r3, #1
 80072be:	e7c2      	b.n	8007246 <_strtod_l+0x166>
 80072c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072c2:	3001      	adds	r0, #1
 80072c4:	1c5a      	adds	r2, r3, #1
 80072c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80072c8:	785a      	ldrb	r2, [r3, #1]
 80072ca:	2a30      	cmp	r2, #48	@ 0x30
 80072cc:	d0f8      	beq.n	80072c0 <_strtod_l+0x1e0>
 80072ce:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	f200 84c8 	bhi.w	8007c68 <_strtod_l+0xb88>
 80072d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80072da:	2000      	movs	r0, #0
 80072dc:	4605      	mov	r5, r0
 80072de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80072e2:	3a30      	subs	r2, #48	@ 0x30
 80072e4:	f100 0301 	add.w	r3, r0, #1
 80072e8:	d018      	beq.n	800731c <_strtod_l+0x23c>
 80072ea:	462e      	mov	r6, r5
 80072ec:	f04f 0e0a 	mov.w	lr, #10
 80072f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072f2:	4419      	add	r1, r3
 80072f4:	910a      	str	r1, [sp, #40]	@ 0x28
 80072f6:	1c71      	adds	r1, r6, #1
 80072f8:	eba1 0c05 	sub.w	ip, r1, r5
 80072fc:	4563      	cmp	r3, ip
 80072fe:	dc15      	bgt.n	800732c <_strtod_l+0x24c>
 8007300:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007304:	182b      	adds	r3, r5, r0
 8007306:	2b08      	cmp	r3, #8
 8007308:	f105 0501 	add.w	r5, r5, #1
 800730c:	4405      	add	r5, r0
 800730e:	dc1a      	bgt.n	8007346 <_strtod_l+0x266>
 8007310:	230a      	movs	r3, #10
 8007312:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007314:	fb03 2301 	mla	r3, r3, r1, r2
 8007318:	930b      	str	r3, [sp, #44]	@ 0x2c
 800731a:	2300      	movs	r3, #0
 800731c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800731e:	4618      	mov	r0, r3
 8007320:	1c51      	adds	r1, r2, #1
 8007322:	9119      	str	r1, [sp, #100]	@ 0x64
 8007324:	7852      	ldrb	r2, [r2, #1]
 8007326:	e7c5      	b.n	80072b4 <_strtod_l+0x1d4>
 8007328:	4648      	mov	r0, r9
 800732a:	e7ce      	b.n	80072ca <_strtod_l+0x1ea>
 800732c:	2e08      	cmp	r6, #8
 800732e:	dc05      	bgt.n	800733c <_strtod_l+0x25c>
 8007330:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007332:	fb0e f606 	mul.w	r6, lr, r6
 8007336:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007338:	460e      	mov	r6, r1
 800733a:	e7dc      	b.n	80072f6 <_strtod_l+0x216>
 800733c:	2910      	cmp	r1, #16
 800733e:	bfd8      	it	le
 8007340:	fb0e f707 	mulle.w	r7, lr, r7
 8007344:	e7f8      	b.n	8007338 <_strtod_l+0x258>
 8007346:	2b0f      	cmp	r3, #15
 8007348:	bfdc      	itt	le
 800734a:	230a      	movle	r3, #10
 800734c:	fb03 2707 	mlale	r7, r3, r7, r2
 8007350:	e7e3      	b.n	800731a <_strtod_l+0x23a>
 8007352:	2300      	movs	r3, #0
 8007354:	930a      	str	r3, [sp, #40]	@ 0x28
 8007356:	2301      	movs	r3, #1
 8007358:	e77a      	b.n	8007250 <_strtod_l+0x170>
 800735a:	f04f 0c00 	mov.w	ip, #0
 800735e:	1ca2      	adds	r2, r4, #2
 8007360:	9219      	str	r2, [sp, #100]	@ 0x64
 8007362:	78a2      	ldrb	r2, [r4, #2]
 8007364:	e782      	b.n	800726c <_strtod_l+0x18c>
 8007366:	f04f 0c01 	mov.w	ip, #1
 800736a:	e7f8      	b.n	800735e <_strtod_l+0x27e>
 800736c:	08009ff0 	.word	0x08009ff0
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	08009e1a 	.word	0x08009e1a
 8007378:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800737a:	1c51      	adds	r1, r2, #1
 800737c:	9119      	str	r1, [sp, #100]	@ 0x64
 800737e:	7852      	ldrb	r2, [r2, #1]
 8007380:	2a30      	cmp	r2, #48	@ 0x30
 8007382:	d0f9      	beq.n	8007378 <_strtod_l+0x298>
 8007384:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007388:	2908      	cmp	r1, #8
 800738a:	f63f af75 	bhi.w	8007278 <_strtod_l+0x198>
 800738e:	f04f 080a 	mov.w	r8, #10
 8007392:	3a30      	subs	r2, #48	@ 0x30
 8007394:	9209      	str	r2, [sp, #36]	@ 0x24
 8007396:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007398:	920f      	str	r2, [sp, #60]	@ 0x3c
 800739a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800739c:	1c56      	adds	r6, r2, #1
 800739e:	9619      	str	r6, [sp, #100]	@ 0x64
 80073a0:	7852      	ldrb	r2, [r2, #1]
 80073a2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80073a6:	f1be 0f09 	cmp.w	lr, #9
 80073aa:	d939      	bls.n	8007420 <_strtod_l+0x340>
 80073ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80073ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80073b2:	1a76      	subs	r6, r6, r1
 80073b4:	2e08      	cmp	r6, #8
 80073b6:	dc03      	bgt.n	80073c0 <_strtod_l+0x2e0>
 80073b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073ba:	4588      	cmp	r8, r1
 80073bc:	bfa8      	it	ge
 80073be:	4688      	movge	r8, r1
 80073c0:	f1bc 0f00 	cmp.w	ip, #0
 80073c4:	d001      	beq.n	80073ca <_strtod_l+0x2ea>
 80073c6:	f1c8 0800 	rsb	r8, r8, #0
 80073ca:	2d00      	cmp	r5, #0
 80073cc:	d14e      	bne.n	800746c <_strtod_l+0x38c>
 80073ce:	9908      	ldr	r1, [sp, #32]
 80073d0:	4308      	orrs	r0, r1
 80073d2:	f47f aebe 	bne.w	8007152 <_strtod_l+0x72>
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f47f aed4 	bne.w	8007184 <_strtod_l+0xa4>
 80073dc:	2a69      	cmp	r2, #105	@ 0x69
 80073de:	d028      	beq.n	8007432 <_strtod_l+0x352>
 80073e0:	dc25      	bgt.n	800742e <_strtod_l+0x34e>
 80073e2:	2a49      	cmp	r2, #73	@ 0x49
 80073e4:	d025      	beq.n	8007432 <_strtod_l+0x352>
 80073e6:	2a4e      	cmp	r2, #78	@ 0x4e
 80073e8:	f47f aecc 	bne.w	8007184 <_strtod_l+0xa4>
 80073ec:	4999      	ldr	r1, [pc, #612]	@ (8007654 <_strtod_l+0x574>)
 80073ee:	a819      	add	r0, sp, #100	@ 0x64
 80073f0:	f001 fa16 	bl	8008820 <__match>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f43f aec5 	beq.w	8007184 <_strtod_l+0xa4>
 80073fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	2b28      	cmp	r3, #40	@ 0x28
 8007400:	d12e      	bne.n	8007460 <_strtod_l+0x380>
 8007402:	4995      	ldr	r1, [pc, #596]	@ (8007658 <_strtod_l+0x578>)
 8007404:	aa1c      	add	r2, sp, #112	@ 0x70
 8007406:	a819      	add	r0, sp, #100	@ 0x64
 8007408:	f001 fa1e 	bl	8008848 <__hexnan>
 800740c:	2805      	cmp	r0, #5
 800740e:	d127      	bne.n	8007460 <_strtod_l+0x380>
 8007410:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007412:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007416:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800741a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800741e:	e698      	b.n	8007152 <_strtod_l+0x72>
 8007420:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007422:	fb08 2101 	mla	r1, r8, r1, r2
 8007426:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800742a:	9209      	str	r2, [sp, #36]	@ 0x24
 800742c:	e7b5      	b.n	800739a <_strtod_l+0x2ba>
 800742e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007430:	e7da      	b.n	80073e8 <_strtod_l+0x308>
 8007432:	498a      	ldr	r1, [pc, #552]	@ (800765c <_strtod_l+0x57c>)
 8007434:	a819      	add	r0, sp, #100	@ 0x64
 8007436:	f001 f9f3 	bl	8008820 <__match>
 800743a:	2800      	cmp	r0, #0
 800743c:	f43f aea2 	beq.w	8007184 <_strtod_l+0xa4>
 8007440:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007442:	4987      	ldr	r1, [pc, #540]	@ (8007660 <_strtod_l+0x580>)
 8007444:	3b01      	subs	r3, #1
 8007446:	a819      	add	r0, sp, #100	@ 0x64
 8007448:	9319      	str	r3, [sp, #100]	@ 0x64
 800744a:	f001 f9e9 	bl	8008820 <__match>
 800744e:	b910      	cbnz	r0, 8007456 <_strtod_l+0x376>
 8007450:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007452:	3301      	adds	r3, #1
 8007454:	9319      	str	r3, [sp, #100]	@ 0x64
 8007456:	f04f 0a00 	mov.w	sl, #0
 800745a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007664 <_strtod_l+0x584>
 800745e:	e678      	b.n	8007152 <_strtod_l+0x72>
 8007460:	4881      	ldr	r0, [pc, #516]	@ (8007668 <_strtod_l+0x588>)
 8007462:	f000 fee7 	bl	8008234 <nan>
 8007466:	4682      	mov	sl, r0
 8007468:	468b      	mov	fp, r1
 800746a:	e672      	b.n	8007152 <_strtod_l+0x72>
 800746c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800746e:	f1b9 0f00 	cmp.w	r9, #0
 8007472:	bf08      	it	eq
 8007474:	46a9      	moveq	r9, r5
 8007476:	eba8 0303 	sub.w	r3, r8, r3
 800747a:	2d10      	cmp	r5, #16
 800747c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800747e:	462c      	mov	r4, r5
 8007480:	9309      	str	r3, [sp, #36]	@ 0x24
 8007482:	bfa8      	it	ge
 8007484:	2410      	movge	r4, #16
 8007486:	f7f8 ffa5 	bl	80003d4 <__aeabi_ui2d>
 800748a:	2d09      	cmp	r5, #9
 800748c:	4682      	mov	sl, r0
 800748e:	468b      	mov	fp, r1
 8007490:	dc11      	bgt.n	80074b6 <_strtod_l+0x3d6>
 8007492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007494:	2b00      	cmp	r3, #0
 8007496:	f43f ae5c 	beq.w	8007152 <_strtod_l+0x72>
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	dd76      	ble.n	800758c <_strtod_l+0x4ac>
 800749e:	2b16      	cmp	r3, #22
 80074a0:	dc5d      	bgt.n	800755e <_strtod_l+0x47e>
 80074a2:	4972      	ldr	r1, [pc, #456]	@ (800766c <_strtod_l+0x58c>)
 80074a4:	4652      	mov	r2, sl
 80074a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074aa:	465b      	mov	r3, fp
 80074ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074b0:	f7f9 f80a 	bl	80004c8 <__aeabi_dmul>
 80074b4:	e7d7      	b.n	8007466 <_strtod_l+0x386>
 80074b6:	4b6d      	ldr	r3, [pc, #436]	@ (800766c <_strtod_l+0x58c>)
 80074b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80074c0:	f7f9 f802 	bl	80004c8 <__aeabi_dmul>
 80074c4:	4682      	mov	sl, r0
 80074c6:	4638      	mov	r0, r7
 80074c8:	468b      	mov	fp, r1
 80074ca:	f7f8 ff83 	bl	80003d4 <__aeabi_ui2d>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4650      	mov	r0, sl
 80074d4:	4659      	mov	r1, fp
 80074d6:	f7f8 fe41 	bl	800015c <__adddf3>
 80074da:	2d0f      	cmp	r5, #15
 80074dc:	4682      	mov	sl, r0
 80074de:	468b      	mov	fp, r1
 80074e0:	ddd7      	ble.n	8007492 <_strtod_l+0x3b2>
 80074e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e4:	1b2c      	subs	r4, r5, r4
 80074e6:	441c      	add	r4, r3
 80074e8:	2c00      	cmp	r4, #0
 80074ea:	f340 8093 	ble.w	8007614 <_strtod_l+0x534>
 80074ee:	f014 030f 	ands.w	r3, r4, #15
 80074f2:	d00a      	beq.n	800750a <_strtod_l+0x42a>
 80074f4:	495d      	ldr	r1, [pc, #372]	@ (800766c <_strtod_l+0x58c>)
 80074f6:	4652      	mov	r2, sl
 80074f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007500:	465b      	mov	r3, fp
 8007502:	f7f8 ffe1 	bl	80004c8 <__aeabi_dmul>
 8007506:	4682      	mov	sl, r0
 8007508:	468b      	mov	fp, r1
 800750a:	f034 040f 	bics.w	r4, r4, #15
 800750e:	d073      	beq.n	80075f8 <_strtod_l+0x518>
 8007510:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007514:	dd49      	ble.n	80075aa <_strtod_l+0x4ca>
 8007516:	2400      	movs	r4, #0
 8007518:	46a0      	mov	r8, r4
 800751a:	46a1      	mov	r9, r4
 800751c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800751e:	2322      	movs	r3, #34	@ 0x22
 8007520:	f04f 0a00 	mov.w	sl, #0
 8007524:	9a05      	ldr	r2, [sp, #20]
 8007526:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007664 <_strtod_l+0x584>
 800752a:	6013      	str	r3, [r2, #0]
 800752c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800752e:	2b00      	cmp	r3, #0
 8007530:	f43f ae0f 	beq.w	8007152 <_strtod_l+0x72>
 8007534:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007536:	9805      	ldr	r0, [sp, #20]
 8007538:	f001 fa74 	bl	8008a24 <_Bfree>
 800753c:	4649      	mov	r1, r9
 800753e:	9805      	ldr	r0, [sp, #20]
 8007540:	f001 fa70 	bl	8008a24 <_Bfree>
 8007544:	4641      	mov	r1, r8
 8007546:	9805      	ldr	r0, [sp, #20]
 8007548:	f001 fa6c 	bl	8008a24 <_Bfree>
 800754c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800754e:	9805      	ldr	r0, [sp, #20]
 8007550:	f001 fa68 	bl	8008a24 <_Bfree>
 8007554:	4621      	mov	r1, r4
 8007556:	9805      	ldr	r0, [sp, #20]
 8007558:	f001 fa64 	bl	8008a24 <_Bfree>
 800755c:	e5f9      	b.n	8007152 <_strtod_l+0x72>
 800755e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007560:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007564:	4293      	cmp	r3, r2
 8007566:	dbbc      	blt.n	80074e2 <_strtod_l+0x402>
 8007568:	4c40      	ldr	r4, [pc, #256]	@ (800766c <_strtod_l+0x58c>)
 800756a:	f1c5 050f 	rsb	r5, r5, #15
 800756e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007572:	4652      	mov	r2, sl
 8007574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007578:	465b      	mov	r3, fp
 800757a:	f7f8 ffa5 	bl	80004c8 <__aeabi_dmul>
 800757e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007580:	1b5d      	subs	r5, r3, r5
 8007582:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007586:	e9d4 2300 	ldrd	r2, r3, [r4]
 800758a:	e791      	b.n	80074b0 <_strtod_l+0x3d0>
 800758c:	3316      	adds	r3, #22
 800758e:	dba8      	blt.n	80074e2 <_strtod_l+0x402>
 8007590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007592:	4650      	mov	r0, sl
 8007594:	eba3 0808 	sub.w	r8, r3, r8
 8007598:	4b34      	ldr	r3, [pc, #208]	@ (800766c <_strtod_l+0x58c>)
 800759a:	4659      	mov	r1, fp
 800759c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80075a0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80075a4:	f7f9 f8ba 	bl	800071c <__aeabi_ddiv>
 80075a8:	e75d      	b.n	8007466 <_strtod_l+0x386>
 80075aa:	2300      	movs	r3, #0
 80075ac:	4650      	mov	r0, sl
 80075ae:	4659      	mov	r1, fp
 80075b0:	461e      	mov	r6, r3
 80075b2:	4f2f      	ldr	r7, [pc, #188]	@ (8007670 <_strtod_l+0x590>)
 80075b4:	1124      	asrs	r4, r4, #4
 80075b6:	2c01      	cmp	r4, #1
 80075b8:	dc21      	bgt.n	80075fe <_strtod_l+0x51e>
 80075ba:	b10b      	cbz	r3, 80075c0 <_strtod_l+0x4e0>
 80075bc:	4682      	mov	sl, r0
 80075be:	468b      	mov	fp, r1
 80075c0:	492b      	ldr	r1, [pc, #172]	@ (8007670 <_strtod_l+0x590>)
 80075c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80075c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80075ca:	4652      	mov	r2, sl
 80075cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075d0:	465b      	mov	r3, fp
 80075d2:	f7f8 ff79 	bl	80004c8 <__aeabi_dmul>
 80075d6:	4b23      	ldr	r3, [pc, #140]	@ (8007664 <_strtod_l+0x584>)
 80075d8:	460a      	mov	r2, r1
 80075da:	400b      	ands	r3, r1
 80075dc:	4925      	ldr	r1, [pc, #148]	@ (8007674 <_strtod_l+0x594>)
 80075de:	4682      	mov	sl, r0
 80075e0:	428b      	cmp	r3, r1
 80075e2:	d898      	bhi.n	8007516 <_strtod_l+0x436>
 80075e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80075e8:	428b      	cmp	r3, r1
 80075ea:	bf86      	itte	hi
 80075ec:	f04f 3aff 	movhi.w	sl, #4294967295
 80075f0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007678 <_strtod_l+0x598>
 80075f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80075f8:	2300      	movs	r3, #0
 80075fa:	9308      	str	r3, [sp, #32]
 80075fc:	e076      	b.n	80076ec <_strtod_l+0x60c>
 80075fe:	07e2      	lsls	r2, r4, #31
 8007600:	d504      	bpl.n	800760c <_strtod_l+0x52c>
 8007602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007606:	f7f8 ff5f 	bl	80004c8 <__aeabi_dmul>
 800760a:	2301      	movs	r3, #1
 800760c:	3601      	adds	r6, #1
 800760e:	1064      	asrs	r4, r4, #1
 8007610:	3708      	adds	r7, #8
 8007612:	e7d0      	b.n	80075b6 <_strtod_l+0x4d6>
 8007614:	d0f0      	beq.n	80075f8 <_strtod_l+0x518>
 8007616:	4264      	negs	r4, r4
 8007618:	f014 020f 	ands.w	r2, r4, #15
 800761c:	d00a      	beq.n	8007634 <_strtod_l+0x554>
 800761e:	4b13      	ldr	r3, [pc, #76]	@ (800766c <_strtod_l+0x58c>)
 8007620:	4650      	mov	r0, sl
 8007622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007626:	4659      	mov	r1, fp
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	f7f9 f876 	bl	800071c <__aeabi_ddiv>
 8007630:	4682      	mov	sl, r0
 8007632:	468b      	mov	fp, r1
 8007634:	1124      	asrs	r4, r4, #4
 8007636:	d0df      	beq.n	80075f8 <_strtod_l+0x518>
 8007638:	2c1f      	cmp	r4, #31
 800763a:	dd1f      	ble.n	800767c <_strtod_l+0x59c>
 800763c:	2400      	movs	r4, #0
 800763e:	46a0      	mov	r8, r4
 8007640:	46a1      	mov	r9, r4
 8007642:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007644:	2322      	movs	r3, #34	@ 0x22
 8007646:	9a05      	ldr	r2, [sp, #20]
 8007648:	f04f 0a00 	mov.w	sl, #0
 800764c:	f04f 0b00 	mov.w	fp, #0
 8007650:	6013      	str	r3, [r2, #0]
 8007652:	e76b      	b.n	800752c <_strtod_l+0x44c>
 8007654:	08009e25 	.word	0x08009e25
 8007658:	08009fdc 	.word	0x08009fdc
 800765c:	08009e1c 	.word	0x08009e1c
 8007660:	08009e1f 	.word	0x08009e1f
 8007664:	7ff00000 	.word	0x7ff00000
 8007668:	08009edc 	.word	0x08009edc
 800766c:	0800a068 	.word	0x0800a068
 8007670:	0800a040 	.word	0x0800a040
 8007674:	7ca00000 	.word	0x7ca00000
 8007678:	7fefffff 	.word	0x7fefffff
 800767c:	f014 0310 	ands.w	r3, r4, #16
 8007680:	bf18      	it	ne
 8007682:	236a      	movne	r3, #106	@ 0x6a
 8007684:	4650      	mov	r0, sl
 8007686:	9308      	str	r3, [sp, #32]
 8007688:	4659      	mov	r1, fp
 800768a:	2300      	movs	r3, #0
 800768c:	4e77      	ldr	r6, [pc, #476]	@ (800786c <_strtod_l+0x78c>)
 800768e:	07e7      	lsls	r7, r4, #31
 8007690:	d504      	bpl.n	800769c <_strtod_l+0x5bc>
 8007692:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007696:	f7f8 ff17 	bl	80004c8 <__aeabi_dmul>
 800769a:	2301      	movs	r3, #1
 800769c:	1064      	asrs	r4, r4, #1
 800769e:	f106 0608 	add.w	r6, r6, #8
 80076a2:	d1f4      	bne.n	800768e <_strtod_l+0x5ae>
 80076a4:	b10b      	cbz	r3, 80076aa <_strtod_l+0x5ca>
 80076a6:	4682      	mov	sl, r0
 80076a8:	468b      	mov	fp, r1
 80076aa:	9b08      	ldr	r3, [sp, #32]
 80076ac:	b1b3      	cbz	r3, 80076dc <_strtod_l+0x5fc>
 80076ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80076b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	4659      	mov	r1, fp
 80076ba:	dd0f      	ble.n	80076dc <_strtod_l+0x5fc>
 80076bc:	2b1f      	cmp	r3, #31
 80076be:	dd58      	ble.n	8007772 <_strtod_l+0x692>
 80076c0:	2b34      	cmp	r3, #52	@ 0x34
 80076c2:	bfd8      	it	le
 80076c4:	f04f 33ff 	movle.w	r3, #4294967295
 80076c8:	f04f 0a00 	mov.w	sl, #0
 80076cc:	bfcf      	iteee	gt
 80076ce:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80076d2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80076d6:	4093      	lslle	r3, r2
 80076d8:	ea03 0b01 	andle.w	fp, r3, r1
 80076dc:	2200      	movs	r2, #0
 80076de:	2300      	movs	r3, #0
 80076e0:	4650      	mov	r0, sl
 80076e2:	4659      	mov	r1, fp
 80076e4:	f7f9 f958 	bl	8000998 <__aeabi_dcmpeq>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d1a7      	bne.n	800763c <_strtod_l+0x55c>
 80076ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076ee:	464a      	mov	r2, r9
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80076f4:	462b      	mov	r3, r5
 80076f6:	9805      	ldr	r0, [sp, #20]
 80076f8:	f001 f9fc 	bl	8008af4 <__s2b>
 80076fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80076fe:	2800      	cmp	r0, #0
 8007700:	f43f af09 	beq.w	8007516 <_strtod_l+0x436>
 8007704:	2400      	movs	r4, #0
 8007706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800770a:	2a00      	cmp	r2, #0
 800770c:	eba3 0308 	sub.w	r3, r3, r8
 8007710:	bfa8      	it	ge
 8007712:	2300      	movge	r3, #0
 8007714:	46a0      	mov	r8, r4
 8007716:	9312      	str	r3, [sp, #72]	@ 0x48
 8007718:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800771c:	9316      	str	r3, [sp, #88]	@ 0x58
 800771e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007720:	9805      	ldr	r0, [sp, #20]
 8007722:	6859      	ldr	r1, [r3, #4]
 8007724:	f001 f93e 	bl	80089a4 <_Balloc>
 8007728:	4681      	mov	r9, r0
 800772a:	2800      	cmp	r0, #0
 800772c:	f43f aef7 	beq.w	800751e <_strtod_l+0x43e>
 8007730:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007732:	300c      	adds	r0, #12
 8007734:	691a      	ldr	r2, [r3, #16]
 8007736:	f103 010c 	add.w	r1, r3, #12
 800773a:	3202      	adds	r2, #2
 800773c:	0092      	lsls	r2, r2, #2
 800773e:	f000 fd6a 	bl	8008216 <memcpy>
 8007742:	ab1c      	add	r3, sp, #112	@ 0x70
 8007744:	9301      	str	r3, [sp, #4]
 8007746:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	4652      	mov	r2, sl
 800774c:	465b      	mov	r3, fp
 800774e:	9805      	ldr	r0, [sp, #20]
 8007750:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007754:	f001 fcfa 	bl	800914c <__d2b>
 8007758:	901a      	str	r0, [sp, #104]	@ 0x68
 800775a:	2800      	cmp	r0, #0
 800775c:	f43f aedf 	beq.w	800751e <_strtod_l+0x43e>
 8007760:	2101      	movs	r1, #1
 8007762:	9805      	ldr	r0, [sp, #20]
 8007764:	f001 fa5c 	bl	8008c20 <__i2b>
 8007768:	4680      	mov	r8, r0
 800776a:	b948      	cbnz	r0, 8007780 <_strtod_l+0x6a0>
 800776c:	f04f 0800 	mov.w	r8, #0
 8007770:	e6d5      	b.n	800751e <_strtod_l+0x43e>
 8007772:	f04f 32ff 	mov.w	r2, #4294967295
 8007776:	fa02 f303 	lsl.w	r3, r2, r3
 800777a:	ea03 0a0a 	and.w	sl, r3, sl
 800777e:	e7ad      	b.n	80076dc <_strtod_l+0x5fc>
 8007780:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007782:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007784:	2d00      	cmp	r5, #0
 8007786:	bfab      	itete	ge
 8007788:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800778a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800778c:	18ef      	addge	r7, r5, r3
 800778e:	1b5e      	sublt	r6, r3, r5
 8007790:	9b08      	ldr	r3, [sp, #32]
 8007792:	bfa8      	it	ge
 8007794:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007796:	eba5 0503 	sub.w	r5, r5, r3
 800779a:	4415      	add	r5, r2
 800779c:	4b34      	ldr	r3, [pc, #208]	@ (8007870 <_strtod_l+0x790>)
 800779e:	f105 35ff 	add.w	r5, r5, #4294967295
 80077a2:	bfb8      	it	lt
 80077a4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80077a6:	429d      	cmp	r5, r3
 80077a8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80077ac:	da50      	bge.n	8007850 <_strtod_l+0x770>
 80077ae:	1b5b      	subs	r3, r3, r5
 80077b0:	2b1f      	cmp	r3, #31
 80077b2:	f04f 0101 	mov.w	r1, #1
 80077b6:	eba2 0203 	sub.w	r2, r2, r3
 80077ba:	dc3d      	bgt.n	8007838 <_strtod_l+0x758>
 80077bc:	fa01 f303 	lsl.w	r3, r1, r3
 80077c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077c2:	2300      	movs	r3, #0
 80077c4:	9310      	str	r3, [sp, #64]	@ 0x40
 80077c6:	18bd      	adds	r5, r7, r2
 80077c8:	9b08      	ldr	r3, [sp, #32]
 80077ca:	42af      	cmp	r7, r5
 80077cc:	4416      	add	r6, r2
 80077ce:	441e      	add	r6, r3
 80077d0:	463b      	mov	r3, r7
 80077d2:	bfa8      	it	ge
 80077d4:	462b      	movge	r3, r5
 80077d6:	42b3      	cmp	r3, r6
 80077d8:	bfa8      	it	ge
 80077da:	4633      	movge	r3, r6
 80077dc:	2b00      	cmp	r3, #0
 80077de:	bfc2      	ittt	gt
 80077e0:	1aed      	subgt	r5, r5, r3
 80077e2:	1af6      	subgt	r6, r6, r3
 80077e4:	1aff      	subgt	r7, r7, r3
 80077e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	dd16      	ble.n	800781a <_strtod_l+0x73a>
 80077ec:	4641      	mov	r1, r8
 80077ee:	461a      	mov	r2, r3
 80077f0:	9805      	ldr	r0, [sp, #20]
 80077f2:	f001 facd 	bl	8008d90 <__pow5mult>
 80077f6:	4680      	mov	r8, r0
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d0b7      	beq.n	800776c <_strtod_l+0x68c>
 80077fc:	4601      	mov	r1, r0
 80077fe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007800:	9805      	ldr	r0, [sp, #20]
 8007802:	f001 fa23 	bl	8008c4c <__multiply>
 8007806:	900a      	str	r0, [sp, #40]	@ 0x28
 8007808:	2800      	cmp	r0, #0
 800780a:	f43f ae88 	beq.w	800751e <_strtod_l+0x43e>
 800780e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007810:	9805      	ldr	r0, [sp, #20]
 8007812:	f001 f907 	bl	8008a24 <_Bfree>
 8007816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007818:	931a      	str	r3, [sp, #104]	@ 0x68
 800781a:	2d00      	cmp	r5, #0
 800781c:	dc1d      	bgt.n	800785a <_strtod_l+0x77a>
 800781e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007820:	2b00      	cmp	r3, #0
 8007822:	dd27      	ble.n	8007874 <_strtod_l+0x794>
 8007824:	4649      	mov	r1, r9
 8007826:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007828:	9805      	ldr	r0, [sp, #20]
 800782a:	f001 fab1 	bl	8008d90 <__pow5mult>
 800782e:	4681      	mov	r9, r0
 8007830:	bb00      	cbnz	r0, 8007874 <_strtod_l+0x794>
 8007832:	f04f 0900 	mov.w	r9, #0
 8007836:	e672      	b.n	800751e <_strtod_l+0x43e>
 8007838:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800783c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007840:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007844:	35e2      	adds	r5, #226	@ 0xe2
 8007846:	fa01 f305 	lsl.w	r3, r1, r5
 800784a:	9310      	str	r3, [sp, #64]	@ 0x40
 800784c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800784e:	e7ba      	b.n	80077c6 <_strtod_l+0x6e6>
 8007850:	2300      	movs	r3, #0
 8007852:	9310      	str	r3, [sp, #64]	@ 0x40
 8007854:	2301      	movs	r3, #1
 8007856:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007858:	e7b5      	b.n	80077c6 <_strtod_l+0x6e6>
 800785a:	462a      	mov	r2, r5
 800785c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800785e:	9805      	ldr	r0, [sp, #20]
 8007860:	f001 faf0 	bl	8008e44 <__lshift>
 8007864:	901a      	str	r0, [sp, #104]	@ 0x68
 8007866:	2800      	cmp	r0, #0
 8007868:	d1d9      	bne.n	800781e <_strtod_l+0x73e>
 800786a:	e658      	b.n	800751e <_strtod_l+0x43e>
 800786c:	0800a008 	.word	0x0800a008
 8007870:	fffffc02 	.word	0xfffffc02
 8007874:	2e00      	cmp	r6, #0
 8007876:	dd07      	ble.n	8007888 <_strtod_l+0x7a8>
 8007878:	4649      	mov	r1, r9
 800787a:	4632      	mov	r2, r6
 800787c:	9805      	ldr	r0, [sp, #20]
 800787e:	f001 fae1 	bl	8008e44 <__lshift>
 8007882:	4681      	mov	r9, r0
 8007884:	2800      	cmp	r0, #0
 8007886:	d0d4      	beq.n	8007832 <_strtod_l+0x752>
 8007888:	2f00      	cmp	r7, #0
 800788a:	dd08      	ble.n	800789e <_strtod_l+0x7be>
 800788c:	4641      	mov	r1, r8
 800788e:	463a      	mov	r2, r7
 8007890:	9805      	ldr	r0, [sp, #20]
 8007892:	f001 fad7 	bl	8008e44 <__lshift>
 8007896:	4680      	mov	r8, r0
 8007898:	2800      	cmp	r0, #0
 800789a:	f43f ae40 	beq.w	800751e <_strtod_l+0x43e>
 800789e:	464a      	mov	r2, r9
 80078a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80078a2:	9805      	ldr	r0, [sp, #20]
 80078a4:	f001 fb56 	bl	8008f54 <__mdiff>
 80078a8:	4604      	mov	r4, r0
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f43f ae37 	beq.w	800751e <_strtod_l+0x43e>
 80078b0:	68c3      	ldr	r3, [r0, #12]
 80078b2:	4641      	mov	r1, r8
 80078b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078b6:	2300      	movs	r3, #0
 80078b8:	60c3      	str	r3, [r0, #12]
 80078ba:	f001 fb2f 	bl	8008f1c <__mcmp>
 80078be:	2800      	cmp	r0, #0
 80078c0:	da3d      	bge.n	800793e <_strtod_l+0x85e>
 80078c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078c4:	ea53 030a 	orrs.w	r3, r3, sl
 80078c8:	d163      	bne.n	8007992 <_strtod_l+0x8b2>
 80078ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d15f      	bne.n	8007992 <_strtod_l+0x8b2>
 80078d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078d6:	0d1b      	lsrs	r3, r3, #20
 80078d8:	051b      	lsls	r3, r3, #20
 80078da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80078de:	d958      	bls.n	8007992 <_strtod_l+0x8b2>
 80078e0:	6963      	ldr	r3, [r4, #20]
 80078e2:	b913      	cbnz	r3, 80078ea <_strtod_l+0x80a>
 80078e4:	6923      	ldr	r3, [r4, #16]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	dd53      	ble.n	8007992 <_strtod_l+0x8b2>
 80078ea:	4621      	mov	r1, r4
 80078ec:	2201      	movs	r2, #1
 80078ee:	9805      	ldr	r0, [sp, #20]
 80078f0:	f001 faa8 	bl	8008e44 <__lshift>
 80078f4:	4641      	mov	r1, r8
 80078f6:	4604      	mov	r4, r0
 80078f8:	f001 fb10 	bl	8008f1c <__mcmp>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	dd48      	ble.n	8007992 <_strtod_l+0x8b2>
 8007900:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007904:	9a08      	ldr	r2, [sp, #32]
 8007906:	0d1b      	lsrs	r3, r3, #20
 8007908:	051b      	lsls	r3, r3, #20
 800790a:	2a00      	cmp	r2, #0
 800790c:	d062      	beq.n	80079d4 <_strtod_l+0x8f4>
 800790e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007912:	d85f      	bhi.n	80079d4 <_strtod_l+0x8f4>
 8007914:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007918:	f67f ae94 	bls.w	8007644 <_strtod_l+0x564>
 800791c:	4650      	mov	r0, sl
 800791e:	4659      	mov	r1, fp
 8007920:	4ba3      	ldr	r3, [pc, #652]	@ (8007bb0 <_strtod_l+0xad0>)
 8007922:	2200      	movs	r2, #0
 8007924:	f7f8 fdd0 	bl	80004c8 <__aeabi_dmul>
 8007928:	4ba2      	ldr	r3, [pc, #648]	@ (8007bb4 <_strtod_l+0xad4>)
 800792a:	4682      	mov	sl, r0
 800792c:	400b      	ands	r3, r1
 800792e:	468b      	mov	fp, r1
 8007930:	2b00      	cmp	r3, #0
 8007932:	f47f adff 	bne.w	8007534 <_strtod_l+0x454>
 8007936:	2322      	movs	r3, #34	@ 0x22
 8007938:	9a05      	ldr	r2, [sp, #20]
 800793a:	6013      	str	r3, [r2, #0]
 800793c:	e5fa      	b.n	8007534 <_strtod_l+0x454>
 800793e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007942:	d165      	bne.n	8007a10 <_strtod_l+0x930>
 8007944:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007946:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800794a:	b35a      	cbz	r2, 80079a4 <_strtod_l+0x8c4>
 800794c:	4a9a      	ldr	r2, [pc, #616]	@ (8007bb8 <_strtod_l+0xad8>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d12b      	bne.n	80079aa <_strtod_l+0x8ca>
 8007952:	9b08      	ldr	r3, [sp, #32]
 8007954:	4651      	mov	r1, sl
 8007956:	b303      	cbz	r3, 800799a <_strtod_l+0x8ba>
 8007958:	465a      	mov	r2, fp
 800795a:	4b96      	ldr	r3, [pc, #600]	@ (8007bb4 <_strtod_l+0xad4>)
 800795c:	4013      	ands	r3, r2
 800795e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007962:	f04f 32ff 	mov.w	r2, #4294967295
 8007966:	d81b      	bhi.n	80079a0 <_strtod_l+0x8c0>
 8007968:	0d1b      	lsrs	r3, r3, #20
 800796a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800796e:	fa02 f303 	lsl.w	r3, r2, r3
 8007972:	4299      	cmp	r1, r3
 8007974:	d119      	bne.n	80079aa <_strtod_l+0x8ca>
 8007976:	4b91      	ldr	r3, [pc, #580]	@ (8007bbc <_strtod_l+0xadc>)
 8007978:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800797a:	429a      	cmp	r2, r3
 800797c:	d102      	bne.n	8007984 <_strtod_l+0x8a4>
 800797e:	3101      	adds	r1, #1
 8007980:	f43f adcd 	beq.w	800751e <_strtod_l+0x43e>
 8007984:	f04f 0a00 	mov.w	sl, #0
 8007988:	4b8a      	ldr	r3, [pc, #552]	@ (8007bb4 <_strtod_l+0xad4>)
 800798a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800798c:	401a      	ands	r2, r3
 800798e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007992:	9b08      	ldr	r3, [sp, #32]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1c1      	bne.n	800791c <_strtod_l+0x83c>
 8007998:	e5cc      	b.n	8007534 <_strtod_l+0x454>
 800799a:	f04f 33ff 	mov.w	r3, #4294967295
 800799e:	e7e8      	b.n	8007972 <_strtod_l+0x892>
 80079a0:	4613      	mov	r3, r2
 80079a2:	e7e6      	b.n	8007972 <_strtod_l+0x892>
 80079a4:	ea53 030a 	orrs.w	r3, r3, sl
 80079a8:	d0aa      	beq.n	8007900 <_strtod_l+0x820>
 80079aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079ac:	b1db      	cbz	r3, 80079e6 <_strtod_l+0x906>
 80079ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80079b0:	4213      	tst	r3, r2
 80079b2:	d0ee      	beq.n	8007992 <_strtod_l+0x8b2>
 80079b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079b6:	4650      	mov	r0, sl
 80079b8:	4659      	mov	r1, fp
 80079ba:	9a08      	ldr	r2, [sp, #32]
 80079bc:	b1bb      	cbz	r3, 80079ee <_strtod_l+0x90e>
 80079be:	f7ff fb6d 	bl	800709c <sulp>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079ca:	f7f8 fbc7 	bl	800015c <__adddf3>
 80079ce:	4682      	mov	sl, r0
 80079d0:	468b      	mov	fp, r1
 80079d2:	e7de      	b.n	8007992 <_strtod_l+0x8b2>
 80079d4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80079d8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079dc:	f04f 3aff 	mov.w	sl, #4294967295
 80079e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079e4:	e7d5      	b.n	8007992 <_strtod_l+0x8b2>
 80079e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079e8:	ea13 0f0a 	tst.w	r3, sl
 80079ec:	e7e1      	b.n	80079b2 <_strtod_l+0x8d2>
 80079ee:	f7ff fb55 	bl	800709c <sulp>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079fa:	f7f8 fbad 	bl	8000158 <__aeabi_dsub>
 80079fe:	2200      	movs	r2, #0
 8007a00:	2300      	movs	r3, #0
 8007a02:	4682      	mov	sl, r0
 8007a04:	468b      	mov	fp, r1
 8007a06:	f7f8 ffc7 	bl	8000998 <__aeabi_dcmpeq>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d0c1      	beq.n	8007992 <_strtod_l+0x8b2>
 8007a0e:	e619      	b.n	8007644 <_strtod_l+0x564>
 8007a10:	4641      	mov	r1, r8
 8007a12:	4620      	mov	r0, r4
 8007a14:	f001 fbf2 	bl	80091fc <__ratio>
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007a1e:	4606      	mov	r6, r0
 8007a20:	460f      	mov	r7, r1
 8007a22:	f7f8 ffcd 	bl	80009c0 <__aeabi_dcmple>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d06d      	beq.n	8007b06 <_strtod_l+0xa26>
 8007a2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d178      	bne.n	8007b22 <_strtod_l+0xa42>
 8007a30:	f1ba 0f00 	cmp.w	sl, #0
 8007a34:	d156      	bne.n	8007ae4 <_strtod_l+0xa04>
 8007a36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d158      	bne.n	8007af2 <_strtod_l+0xa12>
 8007a40:	2200      	movs	r2, #0
 8007a42:	4630      	mov	r0, r6
 8007a44:	4639      	mov	r1, r7
 8007a46:	4b5e      	ldr	r3, [pc, #376]	@ (8007bc0 <_strtod_l+0xae0>)
 8007a48:	f7f8 ffb0 	bl	80009ac <__aeabi_dcmplt>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d157      	bne.n	8007b00 <_strtod_l+0xa20>
 8007a50:	4630      	mov	r0, r6
 8007a52:	4639      	mov	r1, r7
 8007a54:	2200      	movs	r2, #0
 8007a56:	4b5b      	ldr	r3, [pc, #364]	@ (8007bc4 <_strtod_l+0xae4>)
 8007a58:	f7f8 fd36 	bl	80004c8 <__aeabi_dmul>
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	460f      	mov	r7, r1
 8007a60:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007a64:	9606      	str	r6, [sp, #24]
 8007a66:	9307      	str	r3, [sp, #28]
 8007a68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a6c:	4d51      	ldr	r5, [pc, #324]	@ (8007bb4 <_strtod_l+0xad4>)
 8007a6e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007a72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a74:	401d      	ands	r5, r3
 8007a76:	4b54      	ldr	r3, [pc, #336]	@ (8007bc8 <_strtod_l+0xae8>)
 8007a78:	429d      	cmp	r5, r3
 8007a7a:	f040 80ab 	bne.w	8007bd4 <_strtod_l+0xaf4>
 8007a7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a80:	4650      	mov	r0, sl
 8007a82:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007a86:	4659      	mov	r1, fp
 8007a88:	f001 faf8 	bl	800907c <__ulp>
 8007a8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a90:	f7f8 fd1a 	bl	80004c8 <__aeabi_dmul>
 8007a94:	4652      	mov	r2, sl
 8007a96:	465b      	mov	r3, fp
 8007a98:	f7f8 fb60 	bl	800015c <__adddf3>
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	4945      	ldr	r1, [pc, #276]	@ (8007bb4 <_strtod_l+0xad4>)
 8007aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8007bcc <_strtod_l+0xaec>)
 8007aa2:	4019      	ands	r1, r3
 8007aa4:	4291      	cmp	r1, r2
 8007aa6:	4682      	mov	sl, r0
 8007aa8:	d942      	bls.n	8007b30 <_strtod_l+0xa50>
 8007aaa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007aac:	4b43      	ldr	r3, [pc, #268]	@ (8007bbc <_strtod_l+0xadc>)
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d103      	bne.n	8007aba <_strtod_l+0x9da>
 8007ab2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	f43f ad32 	beq.w	800751e <_strtod_l+0x43e>
 8007aba:	f04f 3aff 	mov.w	sl, #4294967295
 8007abe:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007bbc <_strtod_l+0xadc>
 8007ac2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ac4:	9805      	ldr	r0, [sp, #20]
 8007ac6:	f000 ffad 	bl	8008a24 <_Bfree>
 8007aca:	4649      	mov	r1, r9
 8007acc:	9805      	ldr	r0, [sp, #20]
 8007ace:	f000 ffa9 	bl	8008a24 <_Bfree>
 8007ad2:	4641      	mov	r1, r8
 8007ad4:	9805      	ldr	r0, [sp, #20]
 8007ad6:	f000 ffa5 	bl	8008a24 <_Bfree>
 8007ada:	4621      	mov	r1, r4
 8007adc:	9805      	ldr	r0, [sp, #20]
 8007ade:	f000 ffa1 	bl	8008a24 <_Bfree>
 8007ae2:	e61c      	b.n	800771e <_strtod_l+0x63e>
 8007ae4:	f1ba 0f01 	cmp.w	sl, #1
 8007ae8:	d103      	bne.n	8007af2 <_strtod_l+0xa12>
 8007aea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f43f ada9 	beq.w	8007644 <_strtod_l+0x564>
 8007af2:	2200      	movs	r2, #0
 8007af4:	4b36      	ldr	r3, [pc, #216]	@ (8007bd0 <_strtod_l+0xaf0>)
 8007af6:	2600      	movs	r6, #0
 8007af8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007afc:	4f30      	ldr	r7, [pc, #192]	@ (8007bc0 <_strtod_l+0xae0>)
 8007afe:	e7b3      	b.n	8007a68 <_strtod_l+0x988>
 8007b00:	2600      	movs	r6, #0
 8007b02:	4f30      	ldr	r7, [pc, #192]	@ (8007bc4 <_strtod_l+0xae4>)
 8007b04:	e7ac      	b.n	8007a60 <_strtod_l+0x980>
 8007b06:	4630      	mov	r0, r6
 8007b08:	4639      	mov	r1, r7
 8007b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8007bc4 <_strtod_l+0xae4>)
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f7f8 fcdb 	bl	80004c8 <__aeabi_dmul>
 8007b12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b14:	4606      	mov	r6, r0
 8007b16:	460f      	mov	r7, r1
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0a1      	beq.n	8007a60 <_strtod_l+0x980>
 8007b1c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007b20:	e7a2      	b.n	8007a68 <_strtod_l+0x988>
 8007b22:	2200      	movs	r2, #0
 8007b24:	4b26      	ldr	r3, [pc, #152]	@ (8007bc0 <_strtod_l+0xae0>)
 8007b26:	4616      	mov	r6, r2
 8007b28:	461f      	mov	r7, r3
 8007b2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007b2e:	e79b      	b.n	8007a68 <_strtod_l+0x988>
 8007b30:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007b34:	9b08      	ldr	r3, [sp, #32]
 8007b36:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1c1      	bne.n	8007ac2 <_strtod_l+0x9e2>
 8007b3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b42:	0d1b      	lsrs	r3, r3, #20
 8007b44:	051b      	lsls	r3, r3, #20
 8007b46:	429d      	cmp	r5, r3
 8007b48:	d1bb      	bne.n	8007ac2 <_strtod_l+0x9e2>
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	f7f9 fa69 	bl	8001024 <__aeabi_d2lz>
 8007b52:	f7f8 fc8b 	bl	800046c <__aeabi_l2d>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	f7f8 fafb 	bl	8000158 <__aeabi_dsub>
 8007b62:	460b      	mov	r3, r1
 8007b64:	4602      	mov	r2, r0
 8007b66:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007b6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007b6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b70:	ea46 060a 	orr.w	r6, r6, sl
 8007b74:	431e      	orrs	r6, r3
 8007b76:	d06a      	beq.n	8007c4e <_strtod_l+0xb6e>
 8007b78:	a309      	add	r3, pc, #36	@ (adr r3, 8007ba0 <_strtod_l+0xac0>)
 8007b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7e:	f7f8 ff15 	bl	80009ac <__aeabi_dcmplt>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	f47f acd6 	bne.w	8007534 <_strtod_l+0x454>
 8007b88:	a307      	add	r3, pc, #28	@ (adr r3, 8007ba8 <_strtod_l+0xac8>)
 8007b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b92:	f7f8 ff29 	bl	80009e8 <__aeabi_dcmpgt>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d093      	beq.n	8007ac2 <_strtod_l+0x9e2>
 8007b9a:	e4cb      	b.n	8007534 <_strtod_l+0x454>
 8007b9c:	f3af 8000 	nop.w
 8007ba0:	94a03595 	.word	0x94a03595
 8007ba4:	3fdfffff 	.word	0x3fdfffff
 8007ba8:	35afe535 	.word	0x35afe535
 8007bac:	3fe00000 	.word	0x3fe00000
 8007bb0:	39500000 	.word	0x39500000
 8007bb4:	7ff00000 	.word	0x7ff00000
 8007bb8:	000fffff 	.word	0x000fffff
 8007bbc:	7fefffff 	.word	0x7fefffff
 8007bc0:	3ff00000 	.word	0x3ff00000
 8007bc4:	3fe00000 	.word	0x3fe00000
 8007bc8:	7fe00000 	.word	0x7fe00000
 8007bcc:	7c9fffff 	.word	0x7c9fffff
 8007bd0:	bff00000 	.word	0xbff00000
 8007bd4:	9b08      	ldr	r3, [sp, #32]
 8007bd6:	b323      	cbz	r3, 8007c22 <_strtod_l+0xb42>
 8007bd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007bdc:	d821      	bhi.n	8007c22 <_strtod_l+0xb42>
 8007bde:	a328      	add	r3, pc, #160	@ (adr r3, 8007c80 <_strtod_l+0xba0>)
 8007be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be4:	4630      	mov	r0, r6
 8007be6:	4639      	mov	r1, r7
 8007be8:	f7f8 feea 	bl	80009c0 <__aeabi_dcmple>
 8007bec:	b1a0      	cbz	r0, 8007c18 <_strtod_l+0xb38>
 8007bee:	4639      	mov	r1, r7
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	f7f8 ff03 	bl	80009fc <__aeabi_d2uiz>
 8007bf6:	2801      	cmp	r0, #1
 8007bf8:	bf38      	it	cc
 8007bfa:	2001      	movcc	r0, #1
 8007bfc:	f7f8 fbea 	bl	80003d4 <__aeabi_ui2d>
 8007c00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	b9fb      	cbnz	r3, 8007c48 <_strtod_l+0xb68>
 8007c08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007c0c:	9014      	str	r0, [sp, #80]	@ 0x50
 8007c0e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007c14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007c18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007c1e:	1b5b      	subs	r3, r3, r5
 8007c20:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007c2a:	f001 fa27 	bl	800907c <__ulp>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4650      	mov	r0, sl
 8007c34:	4659      	mov	r1, fp
 8007c36:	f7f8 fc47 	bl	80004c8 <__aeabi_dmul>
 8007c3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c3e:	f7f8 fa8d 	bl	800015c <__adddf3>
 8007c42:	4682      	mov	sl, r0
 8007c44:	468b      	mov	fp, r1
 8007c46:	e775      	b.n	8007b34 <_strtod_l+0xa54>
 8007c48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007c4c:	e7e0      	b.n	8007c10 <_strtod_l+0xb30>
 8007c4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007c88 <_strtod_l+0xba8>)
 8007c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c54:	f7f8 feaa 	bl	80009ac <__aeabi_dcmplt>
 8007c58:	e79d      	b.n	8007b96 <_strtod_l+0xab6>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c60:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007c62:	6013      	str	r3, [r2, #0]
 8007c64:	f7ff ba79 	b.w	800715a <_strtod_l+0x7a>
 8007c68:	2a65      	cmp	r2, #101	@ 0x65
 8007c6a:	f43f ab72 	beq.w	8007352 <_strtod_l+0x272>
 8007c6e:	2a45      	cmp	r2, #69	@ 0x45
 8007c70:	f43f ab6f 	beq.w	8007352 <_strtod_l+0x272>
 8007c74:	2301      	movs	r3, #1
 8007c76:	f7ff bbaa 	b.w	80073ce <_strtod_l+0x2ee>
 8007c7a:	bf00      	nop
 8007c7c:	f3af 8000 	nop.w
 8007c80:	ffc00000 	.word	0xffc00000
 8007c84:	41dfffff 	.word	0x41dfffff
 8007c88:	94a03595 	.word	0x94a03595
 8007c8c:	3fcfffff 	.word	0x3fcfffff

08007c90 <strtod>:
 8007c90:	460a      	mov	r2, r1
 8007c92:	4601      	mov	r1, r0
 8007c94:	4802      	ldr	r0, [pc, #8]	@ (8007ca0 <strtod+0x10>)
 8007c96:	4b03      	ldr	r3, [pc, #12]	@ (8007ca4 <strtod+0x14>)
 8007c98:	6800      	ldr	r0, [r0, #0]
 8007c9a:	f7ff ba21 	b.w	80070e0 <_strtod_l>
 8007c9e:	bf00      	nop
 8007ca0:	20000188 	.word	0x20000188
 8007ca4:	2000001c 	.word	0x2000001c

08007ca8 <std>:
 8007ca8:	2300      	movs	r3, #0
 8007caa:	b510      	push	{r4, lr}
 8007cac:	4604      	mov	r4, r0
 8007cae:	e9c0 3300 	strd	r3, r3, [r0]
 8007cb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cb6:	6083      	str	r3, [r0, #8]
 8007cb8:	8181      	strh	r1, [r0, #12]
 8007cba:	6643      	str	r3, [r0, #100]	@ 0x64
 8007cbc:	81c2      	strh	r2, [r0, #14]
 8007cbe:	6183      	str	r3, [r0, #24]
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	2208      	movs	r2, #8
 8007cc4:	305c      	adds	r0, #92	@ 0x5c
 8007cc6:	f000 f8f4 	bl	8007eb2 <memset>
 8007cca:	4b0d      	ldr	r3, [pc, #52]	@ (8007d00 <std+0x58>)
 8007ccc:	6224      	str	r4, [r4, #32]
 8007cce:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007d04 <std+0x5c>)
 8007cd2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007d08 <std+0x60>)
 8007cd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8007d0c <std+0x64>)
 8007cda:	6323      	str	r3, [r4, #48]	@ 0x30
 8007cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8007d10 <std+0x68>)
 8007cde:	429c      	cmp	r4, r3
 8007ce0:	d006      	beq.n	8007cf0 <std+0x48>
 8007ce2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ce6:	4294      	cmp	r4, r2
 8007ce8:	d002      	beq.n	8007cf0 <std+0x48>
 8007cea:	33d0      	adds	r3, #208	@ 0xd0
 8007cec:	429c      	cmp	r4, r3
 8007cee:	d105      	bne.n	8007cfc <std+0x54>
 8007cf0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cf8:	f000 ba8a 	b.w	8008210 <__retarget_lock_init_recursive>
 8007cfc:	bd10      	pop	{r4, pc}
 8007cfe:	bf00      	nop
 8007d00:	08007e2d 	.word	0x08007e2d
 8007d04:	08007e4f 	.word	0x08007e4f
 8007d08:	08007e87 	.word	0x08007e87
 8007d0c:	08007eab 	.word	0x08007eab
 8007d10:	20003820 	.word	0x20003820

08007d14 <stdio_exit_handler>:
 8007d14:	4a02      	ldr	r2, [pc, #8]	@ (8007d20 <stdio_exit_handler+0xc>)
 8007d16:	4903      	ldr	r1, [pc, #12]	@ (8007d24 <stdio_exit_handler+0x10>)
 8007d18:	4803      	ldr	r0, [pc, #12]	@ (8007d28 <stdio_exit_handler+0x14>)
 8007d1a:	f000 b869 	b.w	8007df0 <_fwalk_sglue>
 8007d1e:	bf00      	nop
 8007d20:	20000010 	.word	0x20000010
 8007d24:	08009401 	.word	0x08009401
 8007d28:	2000018c 	.word	0x2000018c

08007d2c <cleanup_stdio>:
 8007d2c:	6841      	ldr	r1, [r0, #4]
 8007d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d60 <cleanup_stdio+0x34>)
 8007d30:	b510      	push	{r4, lr}
 8007d32:	4299      	cmp	r1, r3
 8007d34:	4604      	mov	r4, r0
 8007d36:	d001      	beq.n	8007d3c <cleanup_stdio+0x10>
 8007d38:	f001 fb62 	bl	8009400 <_fflush_r>
 8007d3c:	68a1      	ldr	r1, [r4, #8]
 8007d3e:	4b09      	ldr	r3, [pc, #36]	@ (8007d64 <cleanup_stdio+0x38>)
 8007d40:	4299      	cmp	r1, r3
 8007d42:	d002      	beq.n	8007d4a <cleanup_stdio+0x1e>
 8007d44:	4620      	mov	r0, r4
 8007d46:	f001 fb5b 	bl	8009400 <_fflush_r>
 8007d4a:	68e1      	ldr	r1, [r4, #12]
 8007d4c:	4b06      	ldr	r3, [pc, #24]	@ (8007d68 <cleanup_stdio+0x3c>)
 8007d4e:	4299      	cmp	r1, r3
 8007d50:	d004      	beq.n	8007d5c <cleanup_stdio+0x30>
 8007d52:	4620      	mov	r0, r4
 8007d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d58:	f001 bb52 	b.w	8009400 <_fflush_r>
 8007d5c:	bd10      	pop	{r4, pc}
 8007d5e:	bf00      	nop
 8007d60:	20003820 	.word	0x20003820
 8007d64:	20003888 	.word	0x20003888
 8007d68:	200038f0 	.word	0x200038f0

08007d6c <global_stdio_init.part.0>:
 8007d6c:	b510      	push	{r4, lr}
 8007d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8007d9c <global_stdio_init.part.0+0x30>)
 8007d70:	4c0b      	ldr	r4, [pc, #44]	@ (8007da0 <global_stdio_init.part.0+0x34>)
 8007d72:	4a0c      	ldr	r2, [pc, #48]	@ (8007da4 <global_stdio_init.part.0+0x38>)
 8007d74:	4620      	mov	r0, r4
 8007d76:	601a      	str	r2, [r3, #0]
 8007d78:	2104      	movs	r1, #4
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f7ff ff94 	bl	8007ca8 <std>
 8007d80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d84:	2201      	movs	r2, #1
 8007d86:	2109      	movs	r1, #9
 8007d88:	f7ff ff8e 	bl	8007ca8 <std>
 8007d8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d90:	2202      	movs	r2, #2
 8007d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d96:	2112      	movs	r1, #18
 8007d98:	f7ff bf86 	b.w	8007ca8 <std>
 8007d9c:	20003958 	.word	0x20003958
 8007da0:	20003820 	.word	0x20003820
 8007da4:	08007d15 	.word	0x08007d15

08007da8 <__sfp_lock_acquire>:
 8007da8:	4801      	ldr	r0, [pc, #4]	@ (8007db0 <__sfp_lock_acquire+0x8>)
 8007daa:	f000 ba32 	b.w	8008212 <__retarget_lock_acquire_recursive>
 8007dae:	bf00      	nop
 8007db0:	20003961 	.word	0x20003961

08007db4 <__sfp_lock_release>:
 8007db4:	4801      	ldr	r0, [pc, #4]	@ (8007dbc <__sfp_lock_release+0x8>)
 8007db6:	f000 ba2d 	b.w	8008214 <__retarget_lock_release_recursive>
 8007dba:	bf00      	nop
 8007dbc:	20003961 	.word	0x20003961

08007dc0 <__sinit>:
 8007dc0:	b510      	push	{r4, lr}
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	f7ff fff0 	bl	8007da8 <__sfp_lock_acquire>
 8007dc8:	6a23      	ldr	r3, [r4, #32]
 8007dca:	b11b      	cbz	r3, 8007dd4 <__sinit+0x14>
 8007dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd0:	f7ff bff0 	b.w	8007db4 <__sfp_lock_release>
 8007dd4:	4b04      	ldr	r3, [pc, #16]	@ (8007de8 <__sinit+0x28>)
 8007dd6:	6223      	str	r3, [r4, #32]
 8007dd8:	4b04      	ldr	r3, [pc, #16]	@ (8007dec <__sinit+0x2c>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1f5      	bne.n	8007dcc <__sinit+0xc>
 8007de0:	f7ff ffc4 	bl	8007d6c <global_stdio_init.part.0>
 8007de4:	e7f2      	b.n	8007dcc <__sinit+0xc>
 8007de6:	bf00      	nop
 8007de8:	08007d2d 	.word	0x08007d2d
 8007dec:	20003958 	.word	0x20003958

08007df0 <_fwalk_sglue>:
 8007df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007df4:	4607      	mov	r7, r0
 8007df6:	4688      	mov	r8, r1
 8007df8:	4614      	mov	r4, r2
 8007dfa:	2600      	movs	r6, #0
 8007dfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e00:	f1b9 0901 	subs.w	r9, r9, #1
 8007e04:	d505      	bpl.n	8007e12 <_fwalk_sglue+0x22>
 8007e06:	6824      	ldr	r4, [r4, #0]
 8007e08:	2c00      	cmp	r4, #0
 8007e0a:	d1f7      	bne.n	8007dfc <_fwalk_sglue+0xc>
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e12:	89ab      	ldrh	r3, [r5, #12]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d907      	bls.n	8007e28 <_fwalk_sglue+0x38>
 8007e18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	d003      	beq.n	8007e28 <_fwalk_sglue+0x38>
 8007e20:	4629      	mov	r1, r5
 8007e22:	4638      	mov	r0, r7
 8007e24:	47c0      	blx	r8
 8007e26:	4306      	orrs	r6, r0
 8007e28:	3568      	adds	r5, #104	@ 0x68
 8007e2a:	e7e9      	b.n	8007e00 <_fwalk_sglue+0x10>

08007e2c <__sread>:
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	460c      	mov	r4, r1
 8007e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e34:	f000 f97a 	bl	800812c <_read_r>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	bfab      	itete	ge
 8007e3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e3e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e40:	181b      	addge	r3, r3, r0
 8007e42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e46:	bfac      	ite	ge
 8007e48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e4a:	81a3      	strhlt	r3, [r4, #12]
 8007e4c:	bd10      	pop	{r4, pc}

08007e4e <__swrite>:
 8007e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e52:	461f      	mov	r7, r3
 8007e54:	898b      	ldrh	r3, [r1, #12]
 8007e56:	4605      	mov	r5, r0
 8007e58:	05db      	lsls	r3, r3, #23
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	4616      	mov	r6, r2
 8007e5e:	d505      	bpl.n	8007e6c <__swrite+0x1e>
 8007e60:	2302      	movs	r3, #2
 8007e62:	2200      	movs	r2, #0
 8007e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e68:	f000 f94e 	bl	8008108 <_lseek_r>
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	4632      	mov	r2, r6
 8007e70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e74:	81a3      	strh	r3, [r4, #12]
 8007e76:	4628      	mov	r0, r5
 8007e78:	463b      	mov	r3, r7
 8007e7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e82:	f000 b989 	b.w	8008198 <_write_r>

08007e86 <__sseek>:
 8007e86:	b510      	push	{r4, lr}
 8007e88:	460c      	mov	r4, r1
 8007e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e8e:	f000 f93b 	bl	8008108 <_lseek_r>
 8007e92:	1c43      	adds	r3, r0, #1
 8007e94:	89a3      	ldrh	r3, [r4, #12]
 8007e96:	bf15      	itete	ne
 8007e98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ea2:	81a3      	strheq	r3, [r4, #12]
 8007ea4:	bf18      	it	ne
 8007ea6:	81a3      	strhne	r3, [r4, #12]
 8007ea8:	bd10      	pop	{r4, pc}

08007eaa <__sclose>:
 8007eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eae:	f000 b8bd 	b.w	800802c <_close_r>

08007eb2 <memset>:
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	4402      	add	r2, r0
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d100      	bne.n	8007ebc <memset+0xa>
 8007eba:	4770      	bx	lr
 8007ebc:	f803 1b01 	strb.w	r1, [r3], #1
 8007ec0:	e7f9      	b.n	8007eb6 <memset+0x4>

08007ec2 <strncmp>:
 8007ec2:	b510      	push	{r4, lr}
 8007ec4:	b16a      	cbz	r2, 8007ee2 <strncmp+0x20>
 8007ec6:	3901      	subs	r1, #1
 8007ec8:	1884      	adds	r4, r0, r2
 8007eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ece:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d103      	bne.n	8007ede <strncmp+0x1c>
 8007ed6:	42a0      	cmp	r0, r4
 8007ed8:	d001      	beq.n	8007ede <strncmp+0x1c>
 8007eda:	2a00      	cmp	r2, #0
 8007edc:	d1f5      	bne.n	8007eca <strncmp+0x8>
 8007ede:	1ad0      	subs	r0, r2, r3
 8007ee0:	bd10      	pop	{r4, pc}
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	e7fc      	b.n	8007ee0 <strncmp+0x1e>
	...

08007ee8 <strtok>:
 8007ee8:	4b16      	ldr	r3, [pc, #88]	@ (8007f44 <strtok+0x5c>)
 8007eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eee:	681f      	ldr	r7, [r3, #0]
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007ef4:	460e      	mov	r6, r1
 8007ef6:	b9ec      	cbnz	r4, 8007f34 <strtok+0x4c>
 8007ef8:	2050      	movs	r0, #80	@ 0x50
 8007efa:	f7ff f819 	bl	8006f30 <malloc>
 8007efe:	4602      	mov	r2, r0
 8007f00:	6478      	str	r0, [r7, #68]	@ 0x44
 8007f02:	b920      	cbnz	r0, 8007f0e <strtok+0x26>
 8007f04:	215b      	movs	r1, #91	@ 0x5b
 8007f06:	4b10      	ldr	r3, [pc, #64]	@ (8007f48 <strtok+0x60>)
 8007f08:	4810      	ldr	r0, [pc, #64]	@ (8007f4c <strtok+0x64>)
 8007f0a:	f000 f999 	bl	8008240 <__assert_func>
 8007f0e:	e9c0 4400 	strd	r4, r4, [r0]
 8007f12:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007f16:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007f1a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8007f1e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007f22:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007f26:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007f2a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007f2e:	6184      	str	r4, [r0, #24]
 8007f30:	7704      	strb	r4, [r0, #28]
 8007f32:	6244      	str	r4, [r0, #36]	@ 0x24
 8007f34:	4631      	mov	r1, r6
 8007f36:	4628      	mov	r0, r5
 8007f38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f40:	f000 b806 	b.w	8007f50 <__strtok_r>
 8007f44:	20000188 	.word	0x20000188
 8007f48:	08009e28 	.word	0x08009e28
 8007f4c:	08009e3f 	.word	0x08009e3f

08007f50 <__strtok_r>:
 8007f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f52:	4604      	mov	r4, r0
 8007f54:	b908      	cbnz	r0, 8007f5a <__strtok_r+0xa>
 8007f56:	6814      	ldr	r4, [r2, #0]
 8007f58:	b144      	cbz	r4, 8007f6c <__strtok_r+0x1c>
 8007f5a:	460f      	mov	r7, r1
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007f62:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007f66:	b91e      	cbnz	r6, 8007f70 <__strtok_r+0x20>
 8007f68:	b965      	cbnz	r5, 8007f84 <__strtok_r+0x34>
 8007f6a:	6015      	str	r5, [r2, #0]
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	e005      	b.n	8007f7c <__strtok_r+0x2c>
 8007f70:	42b5      	cmp	r5, r6
 8007f72:	d1f6      	bne.n	8007f62 <__strtok_r+0x12>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1f0      	bne.n	8007f5a <__strtok_r+0xa>
 8007f78:	6014      	str	r4, [r2, #0]
 8007f7a:	7003      	strb	r3, [r0, #0]
 8007f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f7e:	461c      	mov	r4, r3
 8007f80:	e00c      	b.n	8007f9c <__strtok_r+0x4c>
 8007f82:	b91d      	cbnz	r5, 8007f8c <__strtok_r+0x3c>
 8007f84:	460e      	mov	r6, r1
 8007f86:	4627      	mov	r7, r4
 8007f88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f8c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007f90:	42ab      	cmp	r3, r5
 8007f92:	d1f6      	bne.n	8007f82 <__strtok_r+0x32>
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d0f2      	beq.n	8007f7e <__strtok_r+0x2e>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	703b      	strb	r3, [r7, #0]
 8007f9c:	6014      	str	r4, [r2, #0]
 8007f9e:	e7ed      	b.n	8007f7c <__strtok_r+0x2c>

08007fa0 <strstr>:
 8007fa0:	780a      	ldrb	r2, [r1, #0]
 8007fa2:	b570      	push	{r4, r5, r6, lr}
 8007fa4:	b96a      	cbnz	r2, 8007fc2 <strstr+0x22>
 8007fa6:	bd70      	pop	{r4, r5, r6, pc}
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d109      	bne.n	8007fc0 <strstr+0x20>
 8007fac:	460c      	mov	r4, r1
 8007fae:	4605      	mov	r5, r0
 8007fb0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d0f6      	beq.n	8007fa6 <strstr+0x6>
 8007fb8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007fbc:	429e      	cmp	r6, r3
 8007fbe:	d0f7      	beq.n	8007fb0 <strstr+0x10>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	7803      	ldrb	r3, [r0, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1ef      	bne.n	8007fa8 <strstr+0x8>
 8007fc8:	4618      	mov	r0, r3
 8007fca:	e7ec      	b.n	8007fa6 <strstr+0x6>

08007fcc <_raise_r>:
 8007fcc:	291f      	cmp	r1, #31
 8007fce:	b538      	push	{r3, r4, r5, lr}
 8007fd0:	4605      	mov	r5, r0
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	d904      	bls.n	8007fe0 <_raise_r+0x14>
 8007fd6:	2316      	movs	r3, #22
 8007fd8:	6003      	str	r3, [r0, #0]
 8007fda:	f04f 30ff 	mov.w	r0, #4294967295
 8007fde:	bd38      	pop	{r3, r4, r5, pc}
 8007fe0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007fe2:	b112      	cbz	r2, 8007fea <_raise_r+0x1e>
 8007fe4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007fe8:	b94b      	cbnz	r3, 8007ffe <_raise_r+0x32>
 8007fea:	4628      	mov	r0, r5
 8007fec:	f000 f8c2 	bl	8008174 <_getpid_r>
 8007ff0:	4622      	mov	r2, r4
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ffa:	f000 b8a9 	b.w	8008150 <_kill_r>
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d00a      	beq.n	8008018 <_raise_r+0x4c>
 8008002:	1c59      	adds	r1, r3, #1
 8008004:	d103      	bne.n	800800e <_raise_r+0x42>
 8008006:	2316      	movs	r3, #22
 8008008:	6003      	str	r3, [r0, #0]
 800800a:	2001      	movs	r0, #1
 800800c:	e7e7      	b.n	8007fde <_raise_r+0x12>
 800800e:	2100      	movs	r1, #0
 8008010:	4620      	mov	r0, r4
 8008012:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008016:	4798      	blx	r3
 8008018:	2000      	movs	r0, #0
 800801a:	e7e0      	b.n	8007fde <_raise_r+0x12>

0800801c <raise>:
 800801c:	4b02      	ldr	r3, [pc, #8]	@ (8008028 <raise+0xc>)
 800801e:	4601      	mov	r1, r0
 8008020:	6818      	ldr	r0, [r3, #0]
 8008022:	f7ff bfd3 	b.w	8007fcc <_raise_r>
 8008026:	bf00      	nop
 8008028:	20000188 	.word	0x20000188

0800802c <_close_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	2300      	movs	r3, #0
 8008030:	4d05      	ldr	r5, [pc, #20]	@ (8008048 <_close_r+0x1c>)
 8008032:	4604      	mov	r4, r0
 8008034:	4608      	mov	r0, r1
 8008036:	602b      	str	r3, [r5, #0]
 8008038:	f7fb f8af 	bl	800319a <_close>
 800803c:	1c43      	adds	r3, r0, #1
 800803e:	d102      	bne.n	8008046 <_close_r+0x1a>
 8008040:	682b      	ldr	r3, [r5, #0]
 8008042:	b103      	cbz	r3, 8008046 <_close_r+0x1a>
 8008044:	6023      	str	r3, [r4, #0]
 8008046:	bd38      	pop	{r3, r4, r5, pc}
 8008048:	2000395c 	.word	0x2000395c

0800804c <_reclaim_reent>:
 800804c:	4b2d      	ldr	r3, [pc, #180]	@ (8008104 <_reclaim_reent+0xb8>)
 800804e:	b570      	push	{r4, r5, r6, lr}
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4604      	mov	r4, r0
 8008054:	4283      	cmp	r3, r0
 8008056:	d053      	beq.n	8008100 <_reclaim_reent+0xb4>
 8008058:	69c3      	ldr	r3, [r0, #28]
 800805a:	b31b      	cbz	r3, 80080a4 <_reclaim_reent+0x58>
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	b163      	cbz	r3, 800807a <_reclaim_reent+0x2e>
 8008060:	2500      	movs	r5, #0
 8008062:	69e3      	ldr	r3, [r4, #28]
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	5959      	ldr	r1, [r3, r5]
 8008068:	b9b1      	cbnz	r1, 8008098 <_reclaim_reent+0x4c>
 800806a:	3504      	adds	r5, #4
 800806c:	2d80      	cmp	r5, #128	@ 0x80
 800806e:	d1f8      	bne.n	8008062 <_reclaim_reent+0x16>
 8008070:	69e3      	ldr	r3, [r4, #28]
 8008072:	4620      	mov	r0, r4
 8008074:	68d9      	ldr	r1, [r3, #12]
 8008076:	f000 f901 	bl	800827c <_free_r>
 800807a:	69e3      	ldr	r3, [r4, #28]
 800807c:	6819      	ldr	r1, [r3, #0]
 800807e:	b111      	cbz	r1, 8008086 <_reclaim_reent+0x3a>
 8008080:	4620      	mov	r0, r4
 8008082:	f000 f8fb 	bl	800827c <_free_r>
 8008086:	69e3      	ldr	r3, [r4, #28]
 8008088:	689d      	ldr	r5, [r3, #8]
 800808a:	b15d      	cbz	r5, 80080a4 <_reclaim_reent+0x58>
 800808c:	4629      	mov	r1, r5
 800808e:	4620      	mov	r0, r4
 8008090:	682d      	ldr	r5, [r5, #0]
 8008092:	f000 f8f3 	bl	800827c <_free_r>
 8008096:	e7f8      	b.n	800808a <_reclaim_reent+0x3e>
 8008098:	680e      	ldr	r6, [r1, #0]
 800809a:	4620      	mov	r0, r4
 800809c:	f000 f8ee 	bl	800827c <_free_r>
 80080a0:	4631      	mov	r1, r6
 80080a2:	e7e1      	b.n	8008068 <_reclaim_reent+0x1c>
 80080a4:	6961      	ldr	r1, [r4, #20]
 80080a6:	b111      	cbz	r1, 80080ae <_reclaim_reent+0x62>
 80080a8:	4620      	mov	r0, r4
 80080aa:	f000 f8e7 	bl	800827c <_free_r>
 80080ae:	69e1      	ldr	r1, [r4, #28]
 80080b0:	b111      	cbz	r1, 80080b8 <_reclaim_reent+0x6c>
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 f8e2 	bl	800827c <_free_r>
 80080b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80080ba:	b111      	cbz	r1, 80080c2 <_reclaim_reent+0x76>
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 f8dd 	bl	800827c <_free_r>
 80080c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080c4:	b111      	cbz	r1, 80080cc <_reclaim_reent+0x80>
 80080c6:	4620      	mov	r0, r4
 80080c8:	f000 f8d8 	bl	800827c <_free_r>
 80080cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80080ce:	b111      	cbz	r1, 80080d6 <_reclaim_reent+0x8a>
 80080d0:	4620      	mov	r0, r4
 80080d2:	f000 f8d3 	bl	800827c <_free_r>
 80080d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80080d8:	b111      	cbz	r1, 80080e0 <_reclaim_reent+0x94>
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 f8ce 	bl	800827c <_free_r>
 80080e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80080e2:	b111      	cbz	r1, 80080ea <_reclaim_reent+0x9e>
 80080e4:	4620      	mov	r0, r4
 80080e6:	f000 f8c9 	bl	800827c <_free_r>
 80080ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80080ec:	b111      	cbz	r1, 80080f4 <_reclaim_reent+0xa8>
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 f8c4 	bl	800827c <_free_r>
 80080f4:	6a23      	ldr	r3, [r4, #32]
 80080f6:	b11b      	cbz	r3, 8008100 <_reclaim_reent+0xb4>
 80080f8:	4620      	mov	r0, r4
 80080fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80080fe:	4718      	bx	r3
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	bf00      	nop
 8008104:	20000188 	.word	0x20000188

08008108 <_lseek_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	4604      	mov	r4, r0
 800810c:	4608      	mov	r0, r1
 800810e:	4611      	mov	r1, r2
 8008110:	2200      	movs	r2, #0
 8008112:	4d05      	ldr	r5, [pc, #20]	@ (8008128 <_lseek_r+0x20>)
 8008114:	602a      	str	r2, [r5, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	f7fb f863 	bl	80031e2 <_lseek>
 800811c:	1c43      	adds	r3, r0, #1
 800811e:	d102      	bne.n	8008126 <_lseek_r+0x1e>
 8008120:	682b      	ldr	r3, [r5, #0]
 8008122:	b103      	cbz	r3, 8008126 <_lseek_r+0x1e>
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	bd38      	pop	{r3, r4, r5, pc}
 8008128:	2000395c 	.word	0x2000395c

0800812c <_read_r>:
 800812c:	b538      	push	{r3, r4, r5, lr}
 800812e:	4604      	mov	r4, r0
 8008130:	4608      	mov	r0, r1
 8008132:	4611      	mov	r1, r2
 8008134:	2200      	movs	r2, #0
 8008136:	4d05      	ldr	r5, [pc, #20]	@ (800814c <_read_r+0x20>)
 8008138:	602a      	str	r2, [r5, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	f7fa fff4 	bl	8003128 <_read>
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	d102      	bne.n	800814a <_read_r+0x1e>
 8008144:	682b      	ldr	r3, [r5, #0]
 8008146:	b103      	cbz	r3, 800814a <_read_r+0x1e>
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	bd38      	pop	{r3, r4, r5, pc}
 800814c:	2000395c 	.word	0x2000395c

08008150 <_kill_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	2300      	movs	r3, #0
 8008154:	4d06      	ldr	r5, [pc, #24]	@ (8008170 <_kill_r+0x20>)
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	4611      	mov	r1, r2
 800815c:	602b      	str	r3, [r5, #0]
 800815e:	f7fa ffc8 	bl	80030f2 <_kill>
 8008162:	1c43      	adds	r3, r0, #1
 8008164:	d102      	bne.n	800816c <_kill_r+0x1c>
 8008166:	682b      	ldr	r3, [r5, #0]
 8008168:	b103      	cbz	r3, 800816c <_kill_r+0x1c>
 800816a:	6023      	str	r3, [r4, #0]
 800816c:	bd38      	pop	{r3, r4, r5, pc}
 800816e:	bf00      	nop
 8008170:	2000395c 	.word	0x2000395c

08008174 <_getpid_r>:
 8008174:	f7fa bfb6 	b.w	80030e4 <_getpid>

08008178 <_sbrk_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	2300      	movs	r3, #0
 800817c:	4d05      	ldr	r5, [pc, #20]	@ (8008194 <_sbrk_r+0x1c>)
 800817e:	4604      	mov	r4, r0
 8008180:	4608      	mov	r0, r1
 8008182:	602b      	str	r3, [r5, #0]
 8008184:	f7fb f83a 	bl	80031fc <_sbrk>
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	d102      	bne.n	8008192 <_sbrk_r+0x1a>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	b103      	cbz	r3, 8008192 <_sbrk_r+0x1a>
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	2000395c 	.word	0x2000395c

08008198 <_write_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4604      	mov	r4, r0
 800819c:	4608      	mov	r0, r1
 800819e:	4611      	mov	r1, r2
 80081a0:	2200      	movs	r2, #0
 80081a2:	4d05      	ldr	r5, [pc, #20]	@ (80081b8 <_write_r+0x20>)
 80081a4:	602a      	str	r2, [r5, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	f7fa ffdb 	bl	8003162 <_write>
 80081ac:	1c43      	adds	r3, r0, #1
 80081ae:	d102      	bne.n	80081b6 <_write_r+0x1e>
 80081b0:	682b      	ldr	r3, [r5, #0]
 80081b2:	b103      	cbz	r3, 80081b6 <_write_r+0x1e>
 80081b4:	6023      	str	r3, [r4, #0]
 80081b6:	bd38      	pop	{r3, r4, r5, pc}
 80081b8:	2000395c 	.word	0x2000395c

080081bc <__errno>:
 80081bc:	4b01      	ldr	r3, [pc, #4]	@ (80081c4 <__errno+0x8>)
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	20000188 	.word	0x20000188

080081c8 <__libc_init_array>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	2600      	movs	r6, #0
 80081cc:	4d0c      	ldr	r5, [pc, #48]	@ (8008200 <__libc_init_array+0x38>)
 80081ce:	4c0d      	ldr	r4, [pc, #52]	@ (8008204 <__libc_init_array+0x3c>)
 80081d0:	1b64      	subs	r4, r4, r5
 80081d2:	10a4      	asrs	r4, r4, #2
 80081d4:	42a6      	cmp	r6, r4
 80081d6:	d109      	bne.n	80081ec <__libc_init_array+0x24>
 80081d8:	f001 fd56 	bl	8009c88 <_init>
 80081dc:	2600      	movs	r6, #0
 80081de:	4d0a      	ldr	r5, [pc, #40]	@ (8008208 <__libc_init_array+0x40>)
 80081e0:	4c0a      	ldr	r4, [pc, #40]	@ (800820c <__libc_init_array+0x44>)
 80081e2:	1b64      	subs	r4, r4, r5
 80081e4:	10a4      	asrs	r4, r4, #2
 80081e6:	42a6      	cmp	r6, r4
 80081e8:	d105      	bne.n	80081f6 <__libc_init_array+0x2e>
 80081ea:	bd70      	pop	{r4, r5, r6, pc}
 80081ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f0:	4798      	blx	r3
 80081f2:	3601      	adds	r6, #1
 80081f4:	e7ee      	b.n	80081d4 <__libc_init_array+0xc>
 80081f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081fa:	4798      	blx	r3
 80081fc:	3601      	adds	r6, #1
 80081fe:	e7f2      	b.n	80081e6 <__libc_init_array+0x1e>
 8008200:	0800a234 	.word	0x0800a234
 8008204:	0800a234 	.word	0x0800a234
 8008208:	0800a234 	.word	0x0800a234
 800820c:	0800a238 	.word	0x0800a238

08008210 <__retarget_lock_init_recursive>:
 8008210:	4770      	bx	lr

08008212 <__retarget_lock_acquire_recursive>:
 8008212:	4770      	bx	lr

08008214 <__retarget_lock_release_recursive>:
 8008214:	4770      	bx	lr

08008216 <memcpy>:
 8008216:	440a      	add	r2, r1
 8008218:	4291      	cmp	r1, r2
 800821a:	f100 33ff 	add.w	r3, r0, #4294967295
 800821e:	d100      	bne.n	8008222 <memcpy+0xc>
 8008220:	4770      	bx	lr
 8008222:	b510      	push	{r4, lr}
 8008224:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008228:	4291      	cmp	r1, r2
 800822a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800822e:	d1f9      	bne.n	8008224 <memcpy+0xe>
 8008230:	bd10      	pop	{r4, pc}
	...

08008234 <nan>:
 8008234:	2000      	movs	r0, #0
 8008236:	4901      	ldr	r1, [pc, #4]	@ (800823c <nan+0x8>)
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop
 800823c:	7ff80000 	.word	0x7ff80000

08008240 <__assert_func>:
 8008240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008242:	4614      	mov	r4, r2
 8008244:	461a      	mov	r2, r3
 8008246:	4b09      	ldr	r3, [pc, #36]	@ (800826c <__assert_func+0x2c>)
 8008248:	4605      	mov	r5, r0
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68d8      	ldr	r0, [r3, #12]
 800824e:	b14c      	cbz	r4, 8008264 <__assert_func+0x24>
 8008250:	4b07      	ldr	r3, [pc, #28]	@ (8008270 <__assert_func+0x30>)
 8008252:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008256:	9100      	str	r1, [sp, #0]
 8008258:	462b      	mov	r3, r5
 800825a:	4906      	ldr	r1, [pc, #24]	@ (8008274 <__assert_func+0x34>)
 800825c:	f001 f8f8 	bl	8009450 <fiprintf>
 8008260:	f7fe fe5c 	bl	8006f1c <abort>
 8008264:	4b04      	ldr	r3, [pc, #16]	@ (8008278 <__assert_func+0x38>)
 8008266:	461c      	mov	r4, r3
 8008268:	e7f3      	b.n	8008252 <__assert_func+0x12>
 800826a:	bf00      	nop
 800826c:	20000188 	.word	0x20000188
 8008270:	08009ea1 	.word	0x08009ea1
 8008274:	08009eae 	.word	0x08009eae
 8008278:	08009edc 	.word	0x08009edc

0800827c <_free_r>:
 800827c:	b538      	push	{r3, r4, r5, lr}
 800827e:	4605      	mov	r5, r0
 8008280:	2900      	cmp	r1, #0
 8008282:	d040      	beq.n	8008306 <_free_r+0x8a>
 8008284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008288:	1f0c      	subs	r4, r1, #4
 800828a:	2b00      	cmp	r3, #0
 800828c:	bfb8      	it	lt
 800828e:	18e4      	addlt	r4, r4, r3
 8008290:	f7fe fef8 	bl	8007084 <__malloc_lock>
 8008294:	4a1c      	ldr	r2, [pc, #112]	@ (8008308 <_free_r+0x8c>)
 8008296:	6813      	ldr	r3, [r2, #0]
 8008298:	b933      	cbnz	r3, 80082a8 <_free_r+0x2c>
 800829a:	6063      	str	r3, [r4, #4]
 800829c:	6014      	str	r4, [r2, #0]
 800829e:	4628      	mov	r0, r5
 80082a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082a4:	f7fe bef4 	b.w	8007090 <__malloc_unlock>
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	d908      	bls.n	80082be <_free_r+0x42>
 80082ac:	6820      	ldr	r0, [r4, #0]
 80082ae:	1821      	adds	r1, r4, r0
 80082b0:	428b      	cmp	r3, r1
 80082b2:	bf01      	itttt	eq
 80082b4:	6819      	ldreq	r1, [r3, #0]
 80082b6:	685b      	ldreq	r3, [r3, #4]
 80082b8:	1809      	addeq	r1, r1, r0
 80082ba:	6021      	streq	r1, [r4, #0]
 80082bc:	e7ed      	b.n	800829a <_free_r+0x1e>
 80082be:	461a      	mov	r2, r3
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	b10b      	cbz	r3, 80082c8 <_free_r+0x4c>
 80082c4:	42a3      	cmp	r3, r4
 80082c6:	d9fa      	bls.n	80082be <_free_r+0x42>
 80082c8:	6811      	ldr	r1, [r2, #0]
 80082ca:	1850      	adds	r0, r2, r1
 80082cc:	42a0      	cmp	r0, r4
 80082ce:	d10b      	bne.n	80082e8 <_free_r+0x6c>
 80082d0:	6820      	ldr	r0, [r4, #0]
 80082d2:	4401      	add	r1, r0
 80082d4:	1850      	adds	r0, r2, r1
 80082d6:	4283      	cmp	r3, r0
 80082d8:	6011      	str	r1, [r2, #0]
 80082da:	d1e0      	bne.n	800829e <_free_r+0x22>
 80082dc:	6818      	ldr	r0, [r3, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	4408      	add	r0, r1
 80082e2:	6010      	str	r0, [r2, #0]
 80082e4:	6053      	str	r3, [r2, #4]
 80082e6:	e7da      	b.n	800829e <_free_r+0x22>
 80082e8:	d902      	bls.n	80082f0 <_free_r+0x74>
 80082ea:	230c      	movs	r3, #12
 80082ec:	602b      	str	r3, [r5, #0]
 80082ee:	e7d6      	b.n	800829e <_free_r+0x22>
 80082f0:	6820      	ldr	r0, [r4, #0]
 80082f2:	1821      	adds	r1, r4, r0
 80082f4:	428b      	cmp	r3, r1
 80082f6:	bf01      	itttt	eq
 80082f8:	6819      	ldreq	r1, [r3, #0]
 80082fa:	685b      	ldreq	r3, [r3, #4]
 80082fc:	1809      	addeq	r1, r1, r0
 80082fe:	6021      	streq	r1, [r4, #0]
 8008300:	6063      	str	r3, [r4, #4]
 8008302:	6054      	str	r4, [r2, #4]
 8008304:	e7cb      	b.n	800829e <_free_r+0x22>
 8008306:	bd38      	pop	{r3, r4, r5, pc}
 8008308:	2000381c 	.word	0x2000381c

0800830c <rshift>:
 800830c:	6903      	ldr	r3, [r0, #16]
 800830e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008312:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008316:	f100 0414 	add.w	r4, r0, #20
 800831a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800831e:	dd46      	ble.n	80083ae <rshift+0xa2>
 8008320:	f011 011f 	ands.w	r1, r1, #31
 8008324:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008328:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800832c:	d10c      	bne.n	8008348 <rshift+0x3c>
 800832e:	4629      	mov	r1, r5
 8008330:	f100 0710 	add.w	r7, r0, #16
 8008334:	42b1      	cmp	r1, r6
 8008336:	d335      	bcc.n	80083a4 <rshift+0x98>
 8008338:	1a9b      	subs	r3, r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	1eea      	subs	r2, r5, #3
 800833e:	4296      	cmp	r6, r2
 8008340:	bf38      	it	cc
 8008342:	2300      	movcc	r3, #0
 8008344:	4423      	add	r3, r4
 8008346:	e015      	b.n	8008374 <rshift+0x68>
 8008348:	46a1      	mov	r9, r4
 800834a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800834e:	f1c1 0820 	rsb	r8, r1, #32
 8008352:	40cf      	lsrs	r7, r1
 8008354:	f105 0e04 	add.w	lr, r5, #4
 8008358:	4576      	cmp	r6, lr
 800835a:	46f4      	mov	ip, lr
 800835c:	d816      	bhi.n	800838c <rshift+0x80>
 800835e:	1a9a      	subs	r2, r3, r2
 8008360:	0092      	lsls	r2, r2, #2
 8008362:	3a04      	subs	r2, #4
 8008364:	3501      	adds	r5, #1
 8008366:	42ae      	cmp	r6, r5
 8008368:	bf38      	it	cc
 800836a:	2200      	movcc	r2, #0
 800836c:	18a3      	adds	r3, r4, r2
 800836e:	50a7      	str	r7, [r4, r2]
 8008370:	b107      	cbz	r7, 8008374 <rshift+0x68>
 8008372:	3304      	adds	r3, #4
 8008374:	42a3      	cmp	r3, r4
 8008376:	eba3 0204 	sub.w	r2, r3, r4
 800837a:	bf08      	it	eq
 800837c:	2300      	moveq	r3, #0
 800837e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008382:	6102      	str	r2, [r0, #16]
 8008384:	bf08      	it	eq
 8008386:	6143      	streq	r3, [r0, #20]
 8008388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800838c:	f8dc c000 	ldr.w	ip, [ip]
 8008390:	fa0c fc08 	lsl.w	ip, ip, r8
 8008394:	ea4c 0707 	orr.w	r7, ip, r7
 8008398:	f849 7b04 	str.w	r7, [r9], #4
 800839c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80083a0:	40cf      	lsrs	r7, r1
 80083a2:	e7d9      	b.n	8008358 <rshift+0x4c>
 80083a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80083a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80083ac:	e7c2      	b.n	8008334 <rshift+0x28>
 80083ae:	4623      	mov	r3, r4
 80083b0:	e7e0      	b.n	8008374 <rshift+0x68>

080083b2 <__hexdig_fun>:
 80083b2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80083b6:	2b09      	cmp	r3, #9
 80083b8:	d802      	bhi.n	80083c0 <__hexdig_fun+0xe>
 80083ba:	3820      	subs	r0, #32
 80083bc:	b2c0      	uxtb	r0, r0
 80083be:	4770      	bx	lr
 80083c0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80083c4:	2b05      	cmp	r3, #5
 80083c6:	d801      	bhi.n	80083cc <__hexdig_fun+0x1a>
 80083c8:	3847      	subs	r0, #71	@ 0x47
 80083ca:	e7f7      	b.n	80083bc <__hexdig_fun+0xa>
 80083cc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80083d0:	2b05      	cmp	r3, #5
 80083d2:	d801      	bhi.n	80083d8 <__hexdig_fun+0x26>
 80083d4:	3827      	subs	r0, #39	@ 0x27
 80083d6:	e7f1      	b.n	80083bc <__hexdig_fun+0xa>
 80083d8:	2000      	movs	r0, #0
 80083da:	4770      	bx	lr

080083dc <__gethex>:
 80083dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083e0:	468a      	mov	sl, r1
 80083e2:	4690      	mov	r8, r2
 80083e4:	b085      	sub	sp, #20
 80083e6:	9302      	str	r3, [sp, #8]
 80083e8:	680b      	ldr	r3, [r1, #0]
 80083ea:	9001      	str	r0, [sp, #4]
 80083ec:	1c9c      	adds	r4, r3, #2
 80083ee:	46a1      	mov	r9, r4
 80083f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80083f4:	2830      	cmp	r0, #48	@ 0x30
 80083f6:	d0fa      	beq.n	80083ee <__gethex+0x12>
 80083f8:	eba9 0303 	sub.w	r3, r9, r3
 80083fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8008400:	f7ff ffd7 	bl	80083b2 <__hexdig_fun>
 8008404:	4605      	mov	r5, r0
 8008406:	2800      	cmp	r0, #0
 8008408:	d168      	bne.n	80084dc <__gethex+0x100>
 800840a:	2201      	movs	r2, #1
 800840c:	4648      	mov	r0, r9
 800840e:	499f      	ldr	r1, [pc, #636]	@ (800868c <__gethex+0x2b0>)
 8008410:	f7ff fd57 	bl	8007ec2 <strncmp>
 8008414:	4607      	mov	r7, r0
 8008416:	2800      	cmp	r0, #0
 8008418:	d167      	bne.n	80084ea <__gethex+0x10e>
 800841a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800841e:	4626      	mov	r6, r4
 8008420:	f7ff ffc7 	bl	80083b2 <__hexdig_fun>
 8008424:	2800      	cmp	r0, #0
 8008426:	d062      	beq.n	80084ee <__gethex+0x112>
 8008428:	4623      	mov	r3, r4
 800842a:	7818      	ldrb	r0, [r3, #0]
 800842c:	4699      	mov	r9, r3
 800842e:	2830      	cmp	r0, #48	@ 0x30
 8008430:	f103 0301 	add.w	r3, r3, #1
 8008434:	d0f9      	beq.n	800842a <__gethex+0x4e>
 8008436:	f7ff ffbc 	bl	80083b2 <__hexdig_fun>
 800843a:	fab0 f580 	clz	r5, r0
 800843e:	f04f 0b01 	mov.w	fp, #1
 8008442:	096d      	lsrs	r5, r5, #5
 8008444:	464a      	mov	r2, r9
 8008446:	4616      	mov	r6, r2
 8008448:	7830      	ldrb	r0, [r6, #0]
 800844a:	3201      	adds	r2, #1
 800844c:	f7ff ffb1 	bl	80083b2 <__hexdig_fun>
 8008450:	2800      	cmp	r0, #0
 8008452:	d1f8      	bne.n	8008446 <__gethex+0x6a>
 8008454:	2201      	movs	r2, #1
 8008456:	4630      	mov	r0, r6
 8008458:	498c      	ldr	r1, [pc, #560]	@ (800868c <__gethex+0x2b0>)
 800845a:	f7ff fd32 	bl	8007ec2 <strncmp>
 800845e:	2800      	cmp	r0, #0
 8008460:	d13f      	bne.n	80084e2 <__gethex+0x106>
 8008462:	b944      	cbnz	r4, 8008476 <__gethex+0x9a>
 8008464:	1c74      	adds	r4, r6, #1
 8008466:	4622      	mov	r2, r4
 8008468:	4616      	mov	r6, r2
 800846a:	7830      	ldrb	r0, [r6, #0]
 800846c:	3201      	adds	r2, #1
 800846e:	f7ff ffa0 	bl	80083b2 <__hexdig_fun>
 8008472:	2800      	cmp	r0, #0
 8008474:	d1f8      	bne.n	8008468 <__gethex+0x8c>
 8008476:	1ba4      	subs	r4, r4, r6
 8008478:	00a7      	lsls	r7, r4, #2
 800847a:	7833      	ldrb	r3, [r6, #0]
 800847c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008480:	2b50      	cmp	r3, #80	@ 0x50
 8008482:	d13e      	bne.n	8008502 <__gethex+0x126>
 8008484:	7873      	ldrb	r3, [r6, #1]
 8008486:	2b2b      	cmp	r3, #43	@ 0x2b
 8008488:	d033      	beq.n	80084f2 <__gethex+0x116>
 800848a:	2b2d      	cmp	r3, #45	@ 0x2d
 800848c:	d034      	beq.n	80084f8 <__gethex+0x11c>
 800848e:	2400      	movs	r4, #0
 8008490:	1c71      	adds	r1, r6, #1
 8008492:	7808      	ldrb	r0, [r1, #0]
 8008494:	f7ff ff8d 	bl	80083b2 <__hexdig_fun>
 8008498:	1e43      	subs	r3, r0, #1
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b18      	cmp	r3, #24
 800849e:	d830      	bhi.n	8008502 <__gethex+0x126>
 80084a0:	f1a0 0210 	sub.w	r2, r0, #16
 80084a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80084a8:	f7ff ff83 	bl	80083b2 <__hexdig_fun>
 80084ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80084b0:	fa5f fc8c 	uxtb.w	ip, ip
 80084b4:	f1bc 0f18 	cmp.w	ip, #24
 80084b8:	f04f 030a 	mov.w	r3, #10
 80084bc:	d91e      	bls.n	80084fc <__gethex+0x120>
 80084be:	b104      	cbz	r4, 80084c2 <__gethex+0xe6>
 80084c0:	4252      	negs	r2, r2
 80084c2:	4417      	add	r7, r2
 80084c4:	f8ca 1000 	str.w	r1, [sl]
 80084c8:	b1ed      	cbz	r5, 8008506 <__gethex+0x12a>
 80084ca:	f1bb 0f00 	cmp.w	fp, #0
 80084ce:	bf0c      	ite	eq
 80084d0:	2506      	moveq	r5, #6
 80084d2:	2500      	movne	r5, #0
 80084d4:	4628      	mov	r0, r5
 80084d6:	b005      	add	sp, #20
 80084d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084dc:	2500      	movs	r5, #0
 80084de:	462c      	mov	r4, r5
 80084e0:	e7b0      	b.n	8008444 <__gethex+0x68>
 80084e2:	2c00      	cmp	r4, #0
 80084e4:	d1c7      	bne.n	8008476 <__gethex+0x9a>
 80084e6:	4627      	mov	r7, r4
 80084e8:	e7c7      	b.n	800847a <__gethex+0x9e>
 80084ea:	464e      	mov	r6, r9
 80084ec:	462f      	mov	r7, r5
 80084ee:	2501      	movs	r5, #1
 80084f0:	e7c3      	b.n	800847a <__gethex+0x9e>
 80084f2:	2400      	movs	r4, #0
 80084f4:	1cb1      	adds	r1, r6, #2
 80084f6:	e7cc      	b.n	8008492 <__gethex+0xb6>
 80084f8:	2401      	movs	r4, #1
 80084fa:	e7fb      	b.n	80084f4 <__gethex+0x118>
 80084fc:	fb03 0002 	mla	r0, r3, r2, r0
 8008500:	e7ce      	b.n	80084a0 <__gethex+0xc4>
 8008502:	4631      	mov	r1, r6
 8008504:	e7de      	b.n	80084c4 <__gethex+0xe8>
 8008506:	4629      	mov	r1, r5
 8008508:	eba6 0309 	sub.w	r3, r6, r9
 800850c:	3b01      	subs	r3, #1
 800850e:	2b07      	cmp	r3, #7
 8008510:	dc0a      	bgt.n	8008528 <__gethex+0x14c>
 8008512:	9801      	ldr	r0, [sp, #4]
 8008514:	f000 fa46 	bl	80089a4 <_Balloc>
 8008518:	4604      	mov	r4, r0
 800851a:	b940      	cbnz	r0, 800852e <__gethex+0x152>
 800851c:	4602      	mov	r2, r0
 800851e:	21e4      	movs	r1, #228	@ 0xe4
 8008520:	4b5b      	ldr	r3, [pc, #364]	@ (8008690 <__gethex+0x2b4>)
 8008522:	485c      	ldr	r0, [pc, #368]	@ (8008694 <__gethex+0x2b8>)
 8008524:	f7ff fe8c 	bl	8008240 <__assert_func>
 8008528:	3101      	adds	r1, #1
 800852a:	105b      	asrs	r3, r3, #1
 800852c:	e7ef      	b.n	800850e <__gethex+0x132>
 800852e:	2300      	movs	r3, #0
 8008530:	f100 0a14 	add.w	sl, r0, #20
 8008534:	4655      	mov	r5, sl
 8008536:	469b      	mov	fp, r3
 8008538:	45b1      	cmp	r9, r6
 800853a:	d337      	bcc.n	80085ac <__gethex+0x1d0>
 800853c:	f845 bb04 	str.w	fp, [r5], #4
 8008540:	eba5 050a 	sub.w	r5, r5, sl
 8008544:	10ad      	asrs	r5, r5, #2
 8008546:	6125      	str	r5, [r4, #16]
 8008548:	4658      	mov	r0, fp
 800854a:	f000 fb1d 	bl	8008b88 <__hi0bits>
 800854e:	016d      	lsls	r5, r5, #5
 8008550:	f8d8 6000 	ldr.w	r6, [r8]
 8008554:	1a2d      	subs	r5, r5, r0
 8008556:	42b5      	cmp	r5, r6
 8008558:	dd54      	ble.n	8008604 <__gethex+0x228>
 800855a:	1bad      	subs	r5, r5, r6
 800855c:	4629      	mov	r1, r5
 800855e:	4620      	mov	r0, r4
 8008560:	f000 fe9f 	bl	80092a2 <__any_on>
 8008564:	4681      	mov	r9, r0
 8008566:	b178      	cbz	r0, 8008588 <__gethex+0x1ac>
 8008568:	f04f 0901 	mov.w	r9, #1
 800856c:	1e6b      	subs	r3, r5, #1
 800856e:	1159      	asrs	r1, r3, #5
 8008570:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008574:	f003 021f 	and.w	r2, r3, #31
 8008578:	fa09 f202 	lsl.w	r2, r9, r2
 800857c:	420a      	tst	r2, r1
 800857e:	d003      	beq.n	8008588 <__gethex+0x1ac>
 8008580:	454b      	cmp	r3, r9
 8008582:	dc36      	bgt.n	80085f2 <__gethex+0x216>
 8008584:	f04f 0902 	mov.w	r9, #2
 8008588:	4629      	mov	r1, r5
 800858a:	4620      	mov	r0, r4
 800858c:	f7ff febe 	bl	800830c <rshift>
 8008590:	442f      	add	r7, r5
 8008592:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008596:	42bb      	cmp	r3, r7
 8008598:	da42      	bge.n	8008620 <__gethex+0x244>
 800859a:	4621      	mov	r1, r4
 800859c:	9801      	ldr	r0, [sp, #4]
 800859e:	f000 fa41 	bl	8008a24 <_Bfree>
 80085a2:	2300      	movs	r3, #0
 80085a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80085a6:	25a3      	movs	r5, #163	@ 0xa3
 80085a8:	6013      	str	r3, [r2, #0]
 80085aa:	e793      	b.n	80084d4 <__gethex+0xf8>
 80085ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80085b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80085b2:	d012      	beq.n	80085da <__gethex+0x1fe>
 80085b4:	2b20      	cmp	r3, #32
 80085b6:	d104      	bne.n	80085c2 <__gethex+0x1e6>
 80085b8:	f845 bb04 	str.w	fp, [r5], #4
 80085bc:	f04f 0b00 	mov.w	fp, #0
 80085c0:	465b      	mov	r3, fp
 80085c2:	7830      	ldrb	r0, [r6, #0]
 80085c4:	9303      	str	r3, [sp, #12]
 80085c6:	f7ff fef4 	bl	80083b2 <__hexdig_fun>
 80085ca:	9b03      	ldr	r3, [sp, #12]
 80085cc:	f000 000f 	and.w	r0, r0, #15
 80085d0:	4098      	lsls	r0, r3
 80085d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80085d6:	3304      	adds	r3, #4
 80085d8:	e7ae      	b.n	8008538 <__gethex+0x15c>
 80085da:	45b1      	cmp	r9, r6
 80085dc:	d8ea      	bhi.n	80085b4 <__gethex+0x1d8>
 80085de:	2201      	movs	r2, #1
 80085e0:	4630      	mov	r0, r6
 80085e2:	492a      	ldr	r1, [pc, #168]	@ (800868c <__gethex+0x2b0>)
 80085e4:	9303      	str	r3, [sp, #12]
 80085e6:	f7ff fc6c 	bl	8007ec2 <strncmp>
 80085ea:	9b03      	ldr	r3, [sp, #12]
 80085ec:	2800      	cmp	r0, #0
 80085ee:	d1e1      	bne.n	80085b4 <__gethex+0x1d8>
 80085f0:	e7a2      	b.n	8008538 <__gethex+0x15c>
 80085f2:	4620      	mov	r0, r4
 80085f4:	1ea9      	subs	r1, r5, #2
 80085f6:	f000 fe54 	bl	80092a2 <__any_on>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d0c2      	beq.n	8008584 <__gethex+0x1a8>
 80085fe:	f04f 0903 	mov.w	r9, #3
 8008602:	e7c1      	b.n	8008588 <__gethex+0x1ac>
 8008604:	da09      	bge.n	800861a <__gethex+0x23e>
 8008606:	1b75      	subs	r5, r6, r5
 8008608:	4621      	mov	r1, r4
 800860a:	462a      	mov	r2, r5
 800860c:	9801      	ldr	r0, [sp, #4]
 800860e:	f000 fc19 	bl	8008e44 <__lshift>
 8008612:	4604      	mov	r4, r0
 8008614:	1b7f      	subs	r7, r7, r5
 8008616:	f100 0a14 	add.w	sl, r0, #20
 800861a:	f04f 0900 	mov.w	r9, #0
 800861e:	e7b8      	b.n	8008592 <__gethex+0x1b6>
 8008620:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008624:	42bd      	cmp	r5, r7
 8008626:	dd6f      	ble.n	8008708 <__gethex+0x32c>
 8008628:	1bed      	subs	r5, r5, r7
 800862a:	42ae      	cmp	r6, r5
 800862c:	dc34      	bgt.n	8008698 <__gethex+0x2bc>
 800862e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008632:	2b02      	cmp	r3, #2
 8008634:	d022      	beq.n	800867c <__gethex+0x2a0>
 8008636:	2b03      	cmp	r3, #3
 8008638:	d024      	beq.n	8008684 <__gethex+0x2a8>
 800863a:	2b01      	cmp	r3, #1
 800863c:	d115      	bne.n	800866a <__gethex+0x28e>
 800863e:	42ae      	cmp	r6, r5
 8008640:	d113      	bne.n	800866a <__gethex+0x28e>
 8008642:	2e01      	cmp	r6, #1
 8008644:	d10b      	bne.n	800865e <__gethex+0x282>
 8008646:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800864a:	9a02      	ldr	r2, [sp, #8]
 800864c:	2562      	movs	r5, #98	@ 0x62
 800864e:	6013      	str	r3, [r2, #0]
 8008650:	2301      	movs	r3, #1
 8008652:	6123      	str	r3, [r4, #16]
 8008654:	f8ca 3000 	str.w	r3, [sl]
 8008658:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800865a:	601c      	str	r4, [r3, #0]
 800865c:	e73a      	b.n	80084d4 <__gethex+0xf8>
 800865e:	4620      	mov	r0, r4
 8008660:	1e71      	subs	r1, r6, #1
 8008662:	f000 fe1e 	bl	80092a2 <__any_on>
 8008666:	2800      	cmp	r0, #0
 8008668:	d1ed      	bne.n	8008646 <__gethex+0x26a>
 800866a:	4621      	mov	r1, r4
 800866c:	9801      	ldr	r0, [sp, #4]
 800866e:	f000 f9d9 	bl	8008a24 <_Bfree>
 8008672:	2300      	movs	r3, #0
 8008674:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008676:	2550      	movs	r5, #80	@ 0x50
 8008678:	6013      	str	r3, [r2, #0]
 800867a:	e72b      	b.n	80084d4 <__gethex+0xf8>
 800867c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1f3      	bne.n	800866a <__gethex+0x28e>
 8008682:	e7e0      	b.n	8008646 <__gethex+0x26a>
 8008684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1dd      	bne.n	8008646 <__gethex+0x26a>
 800868a:	e7ee      	b.n	800866a <__gethex+0x28e>
 800868c:	08009e1a 	.word	0x08009e1a
 8008690:	08009edd 	.word	0x08009edd
 8008694:	08009eee 	.word	0x08009eee
 8008698:	1e6f      	subs	r7, r5, #1
 800869a:	f1b9 0f00 	cmp.w	r9, #0
 800869e:	d130      	bne.n	8008702 <__gethex+0x326>
 80086a0:	b127      	cbz	r7, 80086ac <__gethex+0x2d0>
 80086a2:	4639      	mov	r1, r7
 80086a4:	4620      	mov	r0, r4
 80086a6:	f000 fdfc 	bl	80092a2 <__any_on>
 80086aa:	4681      	mov	r9, r0
 80086ac:	2301      	movs	r3, #1
 80086ae:	4629      	mov	r1, r5
 80086b0:	1b76      	subs	r6, r6, r5
 80086b2:	2502      	movs	r5, #2
 80086b4:	117a      	asrs	r2, r7, #5
 80086b6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80086ba:	f007 071f 	and.w	r7, r7, #31
 80086be:	40bb      	lsls	r3, r7
 80086c0:	4213      	tst	r3, r2
 80086c2:	4620      	mov	r0, r4
 80086c4:	bf18      	it	ne
 80086c6:	f049 0902 	orrne.w	r9, r9, #2
 80086ca:	f7ff fe1f 	bl	800830c <rshift>
 80086ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80086d2:	f1b9 0f00 	cmp.w	r9, #0
 80086d6:	d047      	beq.n	8008768 <__gethex+0x38c>
 80086d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d015      	beq.n	800870c <__gethex+0x330>
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d017      	beq.n	8008714 <__gethex+0x338>
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d109      	bne.n	80086fc <__gethex+0x320>
 80086e8:	f019 0f02 	tst.w	r9, #2
 80086ec:	d006      	beq.n	80086fc <__gethex+0x320>
 80086ee:	f8da 3000 	ldr.w	r3, [sl]
 80086f2:	ea49 0903 	orr.w	r9, r9, r3
 80086f6:	f019 0f01 	tst.w	r9, #1
 80086fa:	d10e      	bne.n	800871a <__gethex+0x33e>
 80086fc:	f045 0510 	orr.w	r5, r5, #16
 8008700:	e032      	b.n	8008768 <__gethex+0x38c>
 8008702:	f04f 0901 	mov.w	r9, #1
 8008706:	e7d1      	b.n	80086ac <__gethex+0x2d0>
 8008708:	2501      	movs	r5, #1
 800870a:	e7e2      	b.n	80086d2 <__gethex+0x2f6>
 800870c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800870e:	f1c3 0301 	rsb	r3, r3, #1
 8008712:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008716:	2b00      	cmp	r3, #0
 8008718:	d0f0      	beq.n	80086fc <__gethex+0x320>
 800871a:	f04f 0c00 	mov.w	ip, #0
 800871e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008722:	f104 0314 	add.w	r3, r4, #20
 8008726:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800872a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800872e:	4618      	mov	r0, r3
 8008730:	f853 2b04 	ldr.w	r2, [r3], #4
 8008734:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008738:	d01b      	beq.n	8008772 <__gethex+0x396>
 800873a:	3201      	adds	r2, #1
 800873c:	6002      	str	r2, [r0, #0]
 800873e:	2d02      	cmp	r5, #2
 8008740:	f104 0314 	add.w	r3, r4, #20
 8008744:	d13c      	bne.n	80087c0 <__gethex+0x3e4>
 8008746:	f8d8 2000 	ldr.w	r2, [r8]
 800874a:	3a01      	subs	r2, #1
 800874c:	42b2      	cmp	r2, r6
 800874e:	d109      	bne.n	8008764 <__gethex+0x388>
 8008750:	2201      	movs	r2, #1
 8008752:	1171      	asrs	r1, r6, #5
 8008754:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008758:	f006 061f 	and.w	r6, r6, #31
 800875c:	fa02 f606 	lsl.w	r6, r2, r6
 8008760:	421e      	tst	r6, r3
 8008762:	d13a      	bne.n	80087da <__gethex+0x3fe>
 8008764:	f045 0520 	orr.w	r5, r5, #32
 8008768:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800876a:	601c      	str	r4, [r3, #0]
 800876c:	9b02      	ldr	r3, [sp, #8]
 800876e:	601f      	str	r7, [r3, #0]
 8008770:	e6b0      	b.n	80084d4 <__gethex+0xf8>
 8008772:	4299      	cmp	r1, r3
 8008774:	f843 cc04 	str.w	ip, [r3, #-4]
 8008778:	d8d9      	bhi.n	800872e <__gethex+0x352>
 800877a:	68a3      	ldr	r3, [r4, #8]
 800877c:	459b      	cmp	fp, r3
 800877e:	db17      	blt.n	80087b0 <__gethex+0x3d4>
 8008780:	6861      	ldr	r1, [r4, #4]
 8008782:	9801      	ldr	r0, [sp, #4]
 8008784:	3101      	adds	r1, #1
 8008786:	f000 f90d 	bl	80089a4 <_Balloc>
 800878a:	4681      	mov	r9, r0
 800878c:	b918      	cbnz	r0, 8008796 <__gethex+0x3ba>
 800878e:	4602      	mov	r2, r0
 8008790:	2184      	movs	r1, #132	@ 0x84
 8008792:	4b19      	ldr	r3, [pc, #100]	@ (80087f8 <__gethex+0x41c>)
 8008794:	e6c5      	b.n	8008522 <__gethex+0x146>
 8008796:	6922      	ldr	r2, [r4, #16]
 8008798:	f104 010c 	add.w	r1, r4, #12
 800879c:	3202      	adds	r2, #2
 800879e:	0092      	lsls	r2, r2, #2
 80087a0:	300c      	adds	r0, #12
 80087a2:	f7ff fd38 	bl	8008216 <memcpy>
 80087a6:	4621      	mov	r1, r4
 80087a8:	9801      	ldr	r0, [sp, #4]
 80087aa:	f000 f93b 	bl	8008a24 <_Bfree>
 80087ae:	464c      	mov	r4, r9
 80087b0:	6923      	ldr	r3, [r4, #16]
 80087b2:	1c5a      	adds	r2, r3, #1
 80087b4:	6122      	str	r2, [r4, #16]
 80087b6:	2201      	movs	r2, #1
 80087b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087bc:	615a      	str	r2, [r3, #20]
 80087be:	e7be      	b.n	800873e <__gethex+0x362>
 80087c0:	6922      	ldr	r2, [r4, #16]
 80087c2:	455a      	cmp	r2, fp
 80087c4:	dd0b      	ble.n	80087de <__gethex+0x402>
 80087c6:	2101      	movs	r1, #1
 80087c8:	4620      	mov	r0, r4
 80087ca:	f7ff fd9f 	bl	800830c <rshift>
 80087ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087d2:	3701      	adds	r7, #1
 80087d4:	42bb      	cmp	r3, r7
 80087d6:	f6ff aee0 	blt.w	800859a <__gethex+0x1be>
 80087da:	2501      	movs	r5, #1
 80087dc:	e7c2      	b.n	8008764 <__gethex+0x388>
 80087de:	f016 061f 	ands.w	r6, r6, #31
 80087e2:	d0fa      	beq.n	80087da <__gethex+0x3fe>
 80087e4:	4453      	add	r3, sl
 80087e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80087ea:	f000 f9cd 	bl	8008b88 <__hi0bits>
 80087ee:	f1c6 0620 	rsb	r6, r6, #32
 80087f2:	42b0      	cmp	r0, r6
 80087f4:	dbe7      	blt.n	80087c6 <__gethex+0x3ea>
 80087f6:	e7f0      	b.n	80087da <__gethex+0x3fe>
 80087f8:	08009edd 	.word	0x08009edd

080087fc <L_shift>:
 80087fc:	f1c2 0208 	rsb	r2, r2, #8
 8008800:	0092      	lsls	r2, r2, #2
 8008802:	b570      	push	{r4, r5, r6, lr}
 8008804:	f1c2 0620 	rsb	r6, r2, #32
 8008808:	6843      	ldr	r3, [r0, #4]
 800880a:	6804      	ldr	r4, [r0, #0]
 800880c:	fa03 f506 	lsl.w	r5, r3, r6
 8008810:	432c      	orrs	r4, r5
 8008812:	40d3      	lsrs	r3, r2
 8008814:	6004      	str	r4, [r0, #0]
 8008816:	f840 3f04 	str.w	r3, [r0, #4]!
 800881a:	4288      	cmp	r0, r1
 800881c:	d3f4      	bcc.n	8008808 <L_shift+0xc>
 800881e:	bd70      	pop	{r4, r5, r6, pc}

08008820 <__match>:
 8008820:	b530      	push	{r4, r5, lr}
 8008822:	6803      	ldr	r3, [r0, #0]
 8008824:	3301      	adds	r3, #1
 8008826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800882a:	b914      	cbnz	r4, 8008832 <__match+0x12>
 800882c:	6003      	str	r3, [r0, #0]
 800882e:	2001      	movs	r0, #1
 8008830:	bd30      	pop	{r4, r5, pc}
 8008832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008836:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800883a:	2d19      	cmp	r5, #25
 800883c:	bf98      	it	ls
 800883e:	3220      	addls	r2, #32
 8008840:	42a2      	cmp	r2, r4
 8008842:	d0f0      	beq.n	8008826 <__match+0x6>
 8008844:	2000      	movs	r0, #0
 8008846:	e7f3      	b.n	8008830 <__match+0x10>

08008848 <__hexnan>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	2500      	movs	r5, #0
 800884e:	680b      	ldr	r3, [r1, #0]
 8008850:	4682      	mov	sl, r0
 8008852:	115e      	asrs	r6, r3, #5
 8008854:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008858:	f013 031f 	ands.w	r3, r3, #31
 800885c:	bf18      	it	ne
 800885e:	3604      	addne	r6, #4
 8008860:	1f37      	subs	r7, r6, #4
 8008862:	4690      	mov	r8, r2
 8008864:	46b9      	mov	r9, r7
 8008866:	463c      	mov	r4, r7
 8008868:	46ab      	mov	fp, r5
 800886a:	b087      	sub	sp, #28
 800886c:	6801      	ldr	r1, [r0, #0]
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	f846 5c04 	str.w	r5, [r6, #-4]
 8008874:	9502      	str	r5, [sp, #8]
 8008876:	784a      	ldrb	r2, [r1, #1]
 8008878:	1c4b      	adds	r3, r1, #1
 800887a:	9303      	str	r3, [sp, #12]
 800887c:	b342      	cbz	r2, 80088d0 <__hexnan+0x88>
 800887e:	4610      	mov	r0, r2
 8008880:	9105      	str	r1, [sp, #20]
 8008882:	9204      	str	r2, [sp, #16]
 8008884:	f7ff fd95 	bl	80083b2 <__hexdig_fun>
 8008888:	2800      	cmp	r0, #0
 800888a:	d151      	bne.n	8008930 <__hexnan+0xe8>
 800888c:	9a04      	ldr	r2, [sp, #16]
 800888e:	9905      	ldr	r1, [sp, #20]
 8008890:	2a20      	cmp	r2, #32
 8008892:	d818      	bhi.n	80088c6 <__hexnan+0x7e>
 8008894:	9b02      	ldr	r3, [sp, #8]
 8008896:	459b      	cmp	fp, r3
 8008898:	dd13      	ble.n	80088c2 <__hexnan+0x7a>
 800889a:	454c      	cmp	r4, r9
 800889c:	d206      	bcs.n	80088ac <__hexnan+0x64>
 800889e:	2d07      	cmp	r5, #7
 80088a0:	dc04      	bgt.n	80088ac <__hexnan+0x64>
 80088a2:	462a      	mov	r2, r5
 80088a4:	4649      	mov	r1, r9
 80088a6:	4620      	mov	r0, r4
 80088a8:	f7ff ffa8 	bl	80087fc <L_shift>
 80088ac:	4544      	cmp	r4, r8
 80088ae:	d952      	bls.n	8008956 <__hexnan+0x10e>
 80088b0:	2300      	movs	r3, #0
 80088b2:	f1a4 0904 	sub.w	r9, r4, #4
 80088b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80088ba:	461d      	mov	r5, r3
 80088bc:	464c      	mov	r4, r9
 80088be:	f8cd b008 	str.w	fp, [sp, #8]
 80088c2:	9903      	ldr	r1, [sp, #12]
 80088c4:	e7d7      	b.n	8008876 <__hexnan+0x2e>
 80088c6:	2a29      	cmp	r2, #41	@ 0x29
 80088c8:	d157      	bne.n	800897a <__hexnan+0x132>
 80088ca:	3102      	adds	r1, #2
 80088cc:	f8ca 1000 	str.w	r1, [sl]
 80088d0:	f1bb 0f00 	cmp.w	fp, #0
 80088d4:	d051      	beq.n	800897a <__hexnan+0x132>
 80088d6:	454c      	cmp	r4, r9
 80088d8:	d206      	bcs.n	80088e8 <__hexnan+0xa0>
 80088da:	2d07      	cmp	r5, #7
 80088dc:	dc04      	bgt.n	80088e8 <__hexnan+0xa0>
 80088de:	462a      	mov	r2, r5
 80088e0:	4649      	mov	r1, r9
 80088e2:	4620      	mov	r0, r4
 80088e4:	f7ff ff8a 	bl	80087fc <L_shift>
 80088e8:	4544      	cmp	r4, r8
 80088ea:	d936      	bls.n	800895a <__hexnan+0x112>
 80088ec:	4623      	mov	r3, r4
 80088ee:	f1a8 0204 	sub.w	r2, r8, #4
 80088f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80088f6:	429f      	cmp	r7, r3
 80088f8:	f842 1f04 	str.w	r1, [r2, #4]!
 80088fc:	d2f9      	bcs.n	80088f2 <__hexnan+0xaa>
 80088fe:	1b3b      	subs	r3, r7, r4
 8008900:	f023 0303 	bic.w	r3, r3, #3
 8008904:	3304      	adds	r3, #4
 8008906:	3401      	adds	r4, #1
 8008908:	3e03      	subs	r6, #3
 800890a:	42b4      	cmp	r4, r6
 800890c:	bf88      	it	hi
 800890e:	2304      	movhi	r3, #4
 8008910:	2200      	movs	r2, #0
 8008912:	4443      	add	r3, r8
 8008914:	f843 2b04 	str.w	r2, [r3], #4
 8008918:	429f      	cmp	r7, r3
 800891a:	d2fb      	bcs.n	8008914 <__hexnan+0xcc>
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	b91b      	cbnz	r3, 8008928 <__hexnan+0xe0>
 8008920:	4547      	cmp	r7, r8
 8008922:	d128      	bne.n	8008976 <__hexnan+0x12e>
 8008924:	2301      	movs	r3, #1
 8008926:	603b      	str	r3, [r7, #0]
 8008928:	2005      	movs	r0, #5
 800892a:	b007      	add	sp, #28
 800892c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008930:	3501      	adds	r5, #1
 8008932:	2d08      	cmp	r5, #8
 8008934:	f10b 0b01 	add.w	fp, fp, #1
 8008938:	dd06      	ble.n	8008948 <__hexnan+0x100>
 800893a:	4544      	cmp	r4, r8
 800893c:	d9c1      	bls.n	80088c2 <__hexnan+0x7a>
 800893e:	2300      	movs	r3, #0
 8008940:	2501      	movs	r5, #1
 8008942:	f844 3c04 	str.w	r3, [r4, #-4]
 8008946:	3c04      	subs	r4, #4
 8008948:	6822      	ldr	r2, [r4, #0]
 800894a:	f000 000f 	and.w	r0, r0, #15
 800894e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008952:	6020      	str	r0, [r4, #0]
 8008954:	e7b5      	b.n	80088c2 <__hexnan+0x7a>
 8008956:	2508      	movs	r5, #8
 8008958:	e7b3      	b.n	80088c2 <__hexnan+0x7a>
 800895a:	9b01      	ldr	r3, [sp, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d0dd      	beq.n	800891c <__hexnan+0xd4>
 8008960:	f04f 32ff 	mov.w	r2, #4294967295
 8008964:	f1c3 0320 	rsb	r3, r3, #32
 8008968:	40da      	lsrs	r2, r3
 800896a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800896e:	4013      	ands	r3, r2
 8008970:	f846 3c04 	str.w	r3, [r6, #-4]
 8008974:	e7d2      	b.n	800891c <__hexnan+0xd4>
 8008976:	3f04      	subs	r7, #4
 8008978:	e7d0      	b.n	800891c <__hexnan+0xd4>
 800897a:	2004      	movs	r0, #4
 800897c:	e7d5      	b.n	800892a <__hexnan+0xe2>

0800897e <__ascii_mbtowc>:
 800897e:	b082      	sub	sp, #8
 8008980:	b901      	cbnz	r1, 8008984 <__ascii_mbtowc+0x6>
 8008982:	a901      	add	r1, sp, #4
 8008984:	b142      	cbz	r2, 8008998 <__ascii_mbtowc+0x1a>
 8008986:	b14b      	cbz	r3, 800899c <__ascii_mbtowc+0x1e>
 8008988:	7813      	ldrb	r3, [r2, #0]
 800898a:	600b      	str	r3, [r1, #0]
 800898c:	7812      	ldrb	r2, [r2, #0]
 800898e:	1e10      	subs	r0, r2, #0
 8008990:	bf18      	it	ne
 8008992:	2001      	movne	r0, #1
 8008994:	b002      	add	sp, #8
 8008996:	4770      	bx	lr
 8008998:	4610      	mov	r0, r2
 800899a:	e7fb      	b.n	8008994 <__ascii_mbtowc+0x16>
 800899c:	f06f 0001 	mvn.w	r0, #1
 80089a0:	e7f8      	b.n	8008994 <__ascii_mbtowc+0x16>
	...

080089a4 <_Balloc>:
 80089a4:	b570      	push	{r4, r5, r6, lr}
 80089a6:	69c6      	ldr	r6, [r0, #28]
 80089a8:	4604      	mov	r4, r0
 80089aa:	460d      	mov	r5, r1
 80089ac:	b976      	cbnz	r6, 80089cc <_Balloc+0x28>
 80089ae:	2010      	movs	r0, #16
 80089b0:	f7fe fabe 	bl	8006f30 <malloc>
 80089b4:	4602      	mov	r2, r0
 80089b6:	61e0      	str	r0, [r4, #28]
 80089b8:	b920      	cbnz	r0, 80089c4 <_Balloc+0x20>
 80089ba:	216b      	movs	r1, #107	@ 0x6b
 80089bc:	4b17      	ldr	r3, [pc, #92]	@ (8008a1c <_Balloc+0x78>)
 80089be:	4818      	ldr	r0, [pc, #96]	@ (8008a20 <_Balloc+0x7c>)
 80089c0:	f7ff fc3e 	bl	8008240 <__assert_func>
 80089c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089c8:	6006      	str	r6, [r0, #0]
 80089ca:	60c6      	str	r6, [r0, #12]
 80089cc:	69e6      	ldr	r6, [r4, #28]
 80089ce:	68f3      	ldr	r3, [r6, #12]
 80089d0:	b183      	cbz	r3, 80089f4 <_Balloc+0x50>
 80089d2:	69e3      	ldr	r3, [r4, #28]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80089da:	b9b8      	cbnz	r0, 8008a0c <_Balloc+0x68>
 80089dc:	2101      	movs	r1, #1
 80089de:	fa01 f605 	lsl.w	r6, r1, r5
 80089e2:	1d72      	adds	r2, r6, #5
 80089e4:	4620      	mov	r0, r4
 80089e6:	0092      	lsls	r2, r2, #2
 80089e8:	f000 fd44 	bl	8009474 <_calloc_r>
 80089ec:	b160      	cbz	r0, 8008a08 <_Balloc+0x64>
 80089ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80089f2:	e00e      	b.n	8008a12 <_Balloc+0x6e>
 80089f4:	2221      	movs	r2, #33	@ 0x21
 80089f6:	2104      	movs	r1, #4
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fd3b 	bl	8009474 <_calloc_r>
 80089fe:	69e3      	ldr	r3, [r4, #28]
 8008a00:	60f0      	str	r0, [r6, #12]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d1e4      	bne.n	80089d2 <_Balloc+0x2e>
 8008a08:	2000      	movs	r0, #0
 8008a0a:	bd70      	pop	{r4, r5, r6, pc}
 8008a0c:	6802      	ldr	r2, [r0, #0]
 8008a0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a12:	2300      	movs	r3, #0
 8008a14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a18:	e7f7      	b.n	8008a0a <_Balloc+0x66>
 8008a1a:	bf00      	nop
 8008a1c:	08009e28 	.word	0x08009e28
 8008a20:	08009f4e 	.word	0x08009f4e

08008a24 <_Bfree>:
 8008a24:	b570      	push	{r4, r5, r6, lr}
 8008a26:	69c6      	ldr	r6, [r0, #28]
 8008a28:	4605      	mov	r5, r0
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	b976      	cbnz	r6, 8008a4c <_Bfree+0x28>
 8008a2e:	2010      	movs	r0, #16
 8008a30:	f7fe fa7e 	bl	8006f30 <malloc>
 8008a34:	4602      	mov	r2, r0
 8008a36:	61e8      	str	r0, [r5, #28]
 8008a38:	b920      	cbnz	r0, 8008a44 <_Bfree+0x20>
 8008a3a:	218f      	movs	r1, #143	@ 0x8f
 8008a3c:	4b08      	ldr	r3, [pc, #32]	@ (8008a60 <_Bfree+0x3c>)
 8008a3e:	4809      	ldr	r0, [pc, #36]	@ (8008a64 <_Bfree+0x40>)
 8008a40:	f7ff fbfe 	bl	8008240 <__assert_func>
 8008a44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a48:	6006      	str	r6, [r0, #0]
 8008a4a:	60c6      	str	r6, [r0, #12]
 8008a4c:	b13c      	cbz	r4, 8008a5e <_Bfree+0x3a>
 8008a4e:	69eb      	ldr	r3, [r5, #28]
 8008a50:	6862      	ldr	r2, [r4, #4]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a58:	6021      	str	r1, [r4, #0]
 8008a5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a5e:	bd70      	pop	{r4, r5, r6, pc}
 8008a60:	08009e28 	.word	0x08009e28
 8008a64:	08009f4e 	.word	0x08009f4e

08008a68 <__multadd>:
 8008a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a6c:	4607      	mov	r7, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	461e      	mov	r6, r3
 8008a72:	2000      	movs	r0, #0
 8008a74:	690d      	ldr	r5, [r1, #16]
 8008a76:	f101 0c14 	add.w	ip, r1, #20
 8008a7a:	f8dc 3000 	ldr.w	r3, [ip]
 8008a7e:	3001      	adds	r0, #1
 8008a80:	b299      	uxth	r1, r3
 8008a82:	fb02 6101 	mla	r1, r2, r1, r6
 8008a86:	0c1e      	lsrs	r6, r3, #16
 8008a88:	0c0b      	lsrs	r3, r1, #16
 8008a8a:	fb02 3306 	mla	r3, r2, r6, r3
 8008a8e:	b289      	uxth	r1, r1
 8008a90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a94:	4285      	cmp	r5, r0
 8008a96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a9a:	f84c 1b04 	str.w	r1, [ip], #4
 8008a9e:	dcec      	bgt.n	8008a7a <__multadd+0x12>
 8008aa0:	b30e      	cbz	r6, 8008ae6 <__multadd+0x7e>
 8008aa2:	68a3      	ldr	r3, [r4, #8]
 8008aa4:	42ab      	cmp	r3, r5
 8008aa6:	dc19      	bgt.n	8008adc <__multadd+0x74>
 8008aa8:	6861      	ldr	r1, [r4, #4]
 8008aaa:	4638      	mov	r0, r7
 8008aac:	3101      	adds	r1, #1
 8008aae:	f7ff ff79 	bl	80089a4 <_Balloc>
 8008ab2:	4680      	mov	r8, r0
 8008ab4:	b928      	cbnz	r0, 8008ac2 <__multadd+0x5a>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	21ba      	movs	r1, #186	@ 0xba
 8008aba:	4b0c      	ldr	r3, [pc, #48]	@ (8008aec <__multadd+0x84>)
 8008abc:	480c      	ldr	r0, [pc, #48]	@ (8008af0 <__multadd+0x88>)
 8008abe:	f7ff fbbf 	bl	8008240 <__assert_func>
 8008ac2:	6922      	ldr	r2, [r4, #16]
 8008ac4:	f104 010c 	add.w	r1, r4, #12
 8008ac8:	3202      	adds	r2, #2
 8008aca:	0092      	lsls	r2, r2, #2
 8008acc:	300c      	adds	r0, #12
 8008ace:	f7ff fba2 	bl	8008216 <memcpy>
 8008ad2:	4621      	mov	r1, r4
 8008ad4:	4638      	mov	r0, r7
 8008ad6:	f7ff ffa5 	bl	8008a24 <_Bfree>
 8008ada:	4644      	mov	r4, r8
 8008adc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ae0:	3501      	adds	r5, #1
 8008ae2:	615e      	str	r6, [r3, #20]
 8008ae4:	6125      	str	r5, [r4, #16]
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aec:	08009edd 	.word	0x08009edd
 8008af0:	08009f4e 	.word	0x08009f4e

08008af4 <__s2b>:
 8008af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af8:	4615      	mov	r5, r2
 8008afa:	2209      	movs	r2, #9
 8008afc:	461f      	mov	r7, r3
 8008afe:	3308      	adds	r3, #8
 8008b00:	460c      	mov	r4, r1
 8008b02:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b06:	4606      	mov	r6, r0
 8008b08:	2201      	movs	r2, #1
 8008b0a:	2100      	movs	r1, #0
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	db09      	blt.n	8008b24 <__s2b+0x30>
 8008b10:	4630      	mov	r0, r6
 8008b12:	f7ff ff47 	bl	80089a4 <_Balloc>
 8008b16:	b940      	cbnz	r0, 8008b2a <__s2b+0x36>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	21d3      	movs	r1, #211	@ 0xd3
 8008b1c:	4b18      	ldr	r3, [pc, #96]	@ (8008b80 <__s2b+0x8c>)
 8008b1e:	4819      	ldr	r0, [pc, #100]	@ (8008b84 <__s2b+0x90>)
 8008b20:	f7ff fb8e 	bl	8008240 <__assert_func>
 8008b24:	0052      	lsls	r2, r2, #1
 8008b26:	3101      	adds	r1, #1
 8008b28:	e7f0      	b.n	8008b0c <__s2b+0x18>
 8008b2a:	9b08      	ldr	r3, [sp, #32]
 8008b2c:	2d09      	cmp	r5, #9
 8008b2e:	6143      	str	r3, [r0, #20]
 8008b30:	f04f 0301 	mov.w	r3, #1
 8008b34:	6103      	str	r3, [r0, #16]
 8008b36:	dd16      	ble.n	8008b66 <__s2b+0x72>
 8008b38:	f104 0909 	add.w	r9, r4, #9
 8008b3c:	46c8      	mov	r8, r9
 8008b3e:	442c      	add	r4, r5
 8008b40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b44:	4601      	mov	r1, r0
 8008b46:	220a      	movs	r2, #10
 8008b48:	4630      	mov	r0, r6
 8008b4a:	3b30      	subs	r3, #48	@ 0x30
 8008b4c:	f7ff ff8c 	bl	8008a68 <__multadd>
 8008b50:	45a0      	cmp	r8, r4
 8008b52:	d1f5      	bne.n	8008b40 <__s2b+0x4c>
 8008b54:	f1a5 0408 	sub.w	r4, r5, #8
 8008b58:	444c      	add	r4, r9
 8008b5a:	1b2d      	subs	r5, r5, r4
 8008b5c:	1963      	adds	r3, r4, r5
 8008b5e:	42bb      	cmp	r3, r7
 8008b60:	db04      	blt.n	8008b6c <__s2b+0x78>
 8008b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b66:	2509      	movs	r5, #9
 8008b68:	340a      	adds	r4, #10
 8008b6a:	e7f6      	b.n	8008b5a <__s2b+0x66>
 8008b6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b70:	4601      	mov	r1, r0
 8008b72:	220a      	movs	r2, #10
 8008b74:	4630      	mov	r0, r6
 8008b76:	3b30      	subs	r3, #48	@ 0x30
 8008b78:	f7ff ff76 	bl	8008a68 <__multadd>
 8008b7c:	e7ee      	b.n	8008b5c <__s2b+0x68>
 8008b7e:	bf00      	nop
 8008b80:	08009edd 	.word	0x08009edd
 8008b84:	08009f4e 	.word	0x08009f4e

08008b88 <__hi0bits>:
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008b8e:	bf3a      	itte	cc
 8008b90:	0403      	lslcc	r3, r0, #16
 8008b92:	2010      	movcc	r0, #16
 8008b94:	2000      	movcs	r0, #0
 8008b96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b9a:	bf3c      	itt	cc
 8008b9c:	021b      	lslcc	r3, r3, #8
 8008b9e:	3008      	addcc	r0, #8
 8008ba0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ba4:	bf3c      	itt	cc
 8008ba6:	011b      	lslcc	r3, r3, #4
 8008ba8:	3004      	addcc	r0, #4
 8008baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bae:	bf3c      	itt	cc
 8008bb0:	009b      	lslcc	r3, r3, #2
 8008bb2:	3002      	addcc	r0, #2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	db05      	blt.n	8008bc4 <__hi0bits+0x3c>
 8008bb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008bbc:	f100 0001 	add.w	r0, r0, #1
 8008bc0:	bf08      	it	eq
 8008bc2:	2020      	moveq	r0, #32
 8008bc4:	4770      	bx	lr

08008bc6 <__lo0bits>:
 8008bc6:	6803      	ldr	r3, [r0, #0]
 8008bc8:	4602      	mov	r2, r0
 8008bca:	f013 0007 	ands.w	r0, r3, #7
 8008bce:	d00b      	beq.n	8008be8 <__lo0bits+0x22>
 8008bd0:	07d9      	lsls	r1, r3, #31
 8008bd2:	d421      	bmi.n	8008c18 <__lo0bits+0x52>
 8008bd4:	0798      	lsls	r0, r3, #30
 8008bd6:	bf49      	itett	mi
 8008bd8:	085b      	lsrmi	r3, r3, #1
 8008bda:	089b      	lsrpl	r3, r3, #2
 8008bdc:	2001      	movmi	r0, #1
 8008bde:	6013      	strmi	r3, [r2, #0]
 8008be0:	bf5c      	itt	pl
 8008be2:	2002      	movpl	r0, #2
 8008be4:	6013      	strpl	r3, [r2, #0]
 8008be6:	4770      	bx	lr
 8008be8:	b299      	uxth	r1, r3
 8008bea:	b909      	cbnz	r1, 8008bf0 <__lo0bits+0x2a>
 8008bec:	2010      	movs	r0, #16
 8008bee:	0c1b      	lsrs	r3, r3, #16
 8008bf0:	b2d9      	uxtb	r1, r3
 8008bf2:	b909      	cbnz	r1, 8008bf8 <__lo0bits+0x32>
 8008bf4:	3008      	adds	r0, #8
 8008bf6:	0a1b      	lsrs	r3, r3, #8
 8008bf8:	0719      	lsls	r1, r3, #28
 8008bfa:	bf04      	itt	eq
 8008bfc:	091b      	lsreq	r3, r3, #4
 8008bfe:	3004      	addeq	r0, #4
 8008c00:	0799      	lsls	r1, r3, #30
 8008c02:	bf04      	itt	eq
 8008c04:	089b      	lsreq	r3, r3, #2
 8008c06:	3002      	addeq	r0, #2
 8008c08:	07d9      	lsls	r1, r3, #31
 8008c0a:	d403      	bmi.n	8008c14 <__lo0bits+0x4e>
 8008c0c:	085b      	lsrs	r3, r3, #1
 8008c0e:	f100 0001 	add.w	r0, r0, #1
 8008c12:	d003      	beq.n	8008c1c <__lo0bits+0x56>
 8008c14:	6013      	str	r3, [r2, #0]
 8008c16:	4770      	bx	lr
 8008c18:	2000      	movs	r0, #0
 8008c1a:	4770      	bx	lr
 8008c1c:	2020      	movs	r0, #32
 8008c1e:	4770      	bx	lr

08008c20 <__i2b>:
 8008c20:	b510      	push	{r4, lr}
 8008c22:	460c      	mov	r4, r1
 8008c24:	2101      	movs	r1, #1
 8008c26:	f7ff febd 	bl	80089a4 <_Balloc>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	b928      	cbnz	r0, 8008c3a <__i2b+0x1a>
 8008c2e:	f240 1145 	movw	r1, #325	@ 0x145
 8008c32:	4b04      	ldr	r3, [pc, #16]	@ (8008c44 <__i2b+0x24>)
 8008c34:	4804      	ldr	r0, [pc, #16]	@ (8008c48 <__i2b+0x28>)
 8008c36:	f7ff fb03 	bl	8008240 <__assert_func>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	6144      	str	r4, [r0, #20]
 8008c3e:	6103      	str	r3, [r0, #16]
 8008c40:	bd10      	pop	{r4, pc}
 8008c42:	bf00      	nop
 8008c44:	08009edd 	.word	0x08009edd
 8008c48:	08009f4e 	.word	0x08009f4e

08008c4c <__multiply>:
 8008c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	4617      	mov	r7, r2
 8008c52:	690a      	ldr	r2, [r1, #16]
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	4689      	mov	r9, r1
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	bfa2      	ittt	ge
 8008c5c:	463b      	movge	r3, r7
 8008c5e:	460f      	movge	r7, r1
 8008c60:	4699      	movge	r9, r3
 8008c62:	693d      	ldr	r5, [r7, #16]
 8008c64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	6879      	ldr	r1, [r7, #4]
 8008c6c:	eb05 060a 	add.w	r6, r5, sl
 8008c70:	42b3      	cmp	r3, r6
 8008c72:	b085      	sub	sp, #20
 8008c74:	bfb8      	it	lt
 8008c76:	3101      	addlt	r1, #1
 8008c78:	f7ff fe94 	bl	80089a4 <_Balloc>
 8008c7c:	b930      	cbnz	r0, 8008c8c <__multiply+0x40>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008c84:	4b40      	ldr	r3, [pc, #256]	@ (8008d88 <__multiply+0x13c>)
 8008c86:	4841      	ldr	r0, [pc, #260]	@ (8008d8c <__multiply+0x140>)
 8008c88:	f7ff fada 	bl	8008240 <__assert_func>
 8008c8c:	f100 0414 	add.w	r4, r0, #20
 8008c90:	4623      	mov	r3, r4
 8008c92:	2200      	movs	r2, #0
 8008c94:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008c98:	4573      	cmp	r3, lr
 8008c9a:	d320      	bcc.n	8008cde <__multiply+0x92>
 8008c9c:	f107 0814 	add.w	r8, r7, #20
 8008ca0:	f109 0114 	add.w	r1, r9, #20
 8008ca4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008ca8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008cac:	9302      	str	r3, [sp, #8]
 8008cae:	1beb      	subs	r3, r5, r7
 8008cb0:	3b15      	subs	r3, #21
 8008cb2:	f023 0303 	bic.w	r3, r3, #3
 8008cb6:	3304      	adds	r3, #4
 8008cb8:	3715      	adds	r7, #21
 8008cba:	42bd      	cmp	r5, r7
 8008cbc:	bf38      	it	cc
 8008cbe:	2304      	movcc	r3, #4
 8008cc0:	9301      	str	r3, [sp, #4]
 8008cc2:	9b02      	ldr	r3, [sp, #8]
 8008cc4:	9103      	str	r1, [sp, #12]
 8008cc6:	428b      	cmp	r3, r1
 8008cc8:	d80c      	bhi.n	8008ce4 <__multiply+0x98>
 8008cca:	2e00      	cmp	r6, #0
 8008ccc:	dd03      	ble.n	8008cd6 <__multiply+0x8a>
 8008cce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d055      	beq.n	8008d82 <__multiply+0x136>
 8008cd6:	6106      	str	r6, [r0, #16]
 8008cd8:	b005      	add	sp, #20
 8008cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cde:	f843 2b04 	str.w	r2, [r3], #4
 8008ce2:	e7d9      	b.n	8008c98 <__multiply+0x4c>
 8008ce4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ce8:	f1ba 0f00 	cmp.w	sl, #0
 8008cec:	d01f      	beq.n	8008d2e <__multiply+0xe2>
 8008cee:	46c4      	mov	ip, r8
 8008cf0:	46a1      	mov	r9, r4
 8008cf2:	2700      	movs	r7, #0
 8008cf4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008cf8:	f8d9 3000 	ldr.w	r3, [r9]
 8008cfc:	fa1f fb82 	uxth.w	fp, r2
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d06:	443b      	add	r3, r7
 8008d08:	f8d9 7000 	ldr.w	r7, [r9]
 8008d0c:	0c12      	lsrs	r2, r2, #16
 8008d0e:	0c3f      	lsrs	r7, r7, #16
 8008d10:	fb0a 7202 	mla	r2, sl, r2, r7
 8008d14:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d1e:	4565      	cmp	r5, ip
 8008d20:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008d24:	f849 3b04 	str.w	r3, [r9], #4
 8008d28:	d8e4      	bhi.n	8008cf4 <__multiply+0xa8>
 8008d2a:	9b01      	ldr	r3, [sp, #4]
 8008d2c:	50e7      	str	r7, [r4, r3]
 8008d2e:	9b03      	ldr	r3, [sp, #12]
 8008d30:	3104      	adds	r1, #4
 8008d32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d36:	f1b9 0f00 	cmp.w	r9, #0
 8008d3a:	d020      	beq.n	8008d7e <__multiply+0x132>
 8008d3c:	4647      	mov	r7, r8
 8008d3e:	46a4      	mov	ip, r4
 8008d40:	f04f 0a00 	mov.w	sl, #0
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	f8b7 b000 	ldrh.w	fp, [r7]
 8008d4a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	fb09 220b 	mla	r2, r9, fp, r2
 8008d54:	4452      	add	r2, sl
 8008d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d5a:	f84c 3b04 	str.w	r3, [ip], #4
 8008d5e:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d66:	f8bc 3000 	ldrh.w	r3, [ip]
 8008d6a:	42bd      	cmp	r5, r7
 8008d6c:	fb09 330a 	mla	r3, r9, sl, r3
 8008d70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008d74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d78:	d8e5      	bhi.n	8008d46 <__multiply+0xfa>
 8008d7a:	9a01      	ldr	r2, [sp, #4]
 8008d7c:	50a3      	str	r3, [r4, r2]
 8008d7e:	3404      	adds	r4, #4
 8008d80:	e79f      	b.n	8008cc2 <__multiply+0x76>
 8008d82:	3e01      	subs	r6, #1
 8008d84:	e7a1      	b.n	8008cca <__multiply+0x7e>
 8008d86:	bf00      	nop
 8008d88:	08009edd 	.word	0x08009edd
 8008d8c:	08009f4e 	.word	0x08009f4e

08008d90 <__pow5mult>:
 8008d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d94:	4615      	mov	r5, r2
 8008d96:	f012 0203 	ands.w	r2, r2, #3
 8008d9a:	4607      	mov	r7, r0
 8008d9c:	460e      	mov	r6, r1
 8008d9e:	d007      	beq.n	8008db0 <__pow5mult+0x20>
 8008da0:	4c25      	ldr	r4, [pc, #148]	@ (8008e38 <__pow5mult+0xa8>)
 8008da2:	3a01      	subs	r2, #1
 8008da4:	2300      	movs	r3, #0
 8008da6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008daa:	f7ff fe5d 	bl	8008a68 <__multadd>
 8008dae:	4606      	mov	r6, r0
 8008db0:	10ad      	asrs	r5, r5, #2
 8008db2:	d03d      	beq.n	8008e30 <__pow5mult+0xa0>
 8008db4:	69fc      	ldr	r4, [r7, #28]
 8008db6:	b97c      	cbnz	r4, 8008dd8 <__pow5mult+0x48>
 8008db8:	2010      	movs	r0, #16
 8008dba:	f7fe f8b9 	bl	8006f30 <malloc>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	61f8      	str	r0, [r7, #28]
 8008dc2:	b928      	cbnz	r0, 8008dd0 <__pow5mult+0x40>
 8008dc4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8008e3c <__pow5mult+0xac>)
 8008dca:	481d      	ldr	r0, [pc, #116]	@ (8008e40 <__pow5mult+0xb0>)
 8008dcc:	f7ff fa38 	bl	8008240 <__assert_func>
 8008dd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008dd4:	6004      	str	r4, [r0, #0]
 8008dd6:	60c4      	str	r4, [r0, #12]
 8008dd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ddc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008de0:	b94c      	cbnz	r4, 8008df6 <__pow5mult+0x66>
 8008de2:	f240 2171 	movw	r1, #625	@ 0x271
 8008de6:	4638      	mov	r0, r7
 8008de8:	f7ff ff1a 	bl	8008c20 <__i2b>
 8008dec:	2300      	movs	r3, #0
 8008dee:	4604      	mov	r4, r0
 8008df0:	f8c8 0008 	str.w	r0, [r8, #8]
 8008df4:	6003      	str	r3, [r0, #0]
 8008df6:	f04f 0900 	mov.w	r9, #0
 8008dfa:	07eb      	lsls	r3, r5, #31
 8008dfc:	d50a      	bpl.n	8008e14 <__pow5mult+0x84>
 8008dfe:	4631      	mov	r1, r6
 8008e00:	4622      	mov	r2, r4
 8008e02:	4638      	mov	r0, r7
 8008e04:	f7ff ff22 	bl	8008c4c <__multiply>
 8008e08:	4680      	mov	r8, r0
 8008e0a:	4631      	mov	r1, r6
 8008e0c:	4638      	mov	r0, r7
 8008e0e:	f7ff fe09 	bl	8008a24 <_Bfree>
 8008e12:	4646      	mov	r6, r8
 8008e14:	106d      	asrs	r5, r5, #1
 8008e16:	d00b      	beq.n	8008e30 <__pow5mult+0xa0>
 8008e18:	6820      	ldr	r0, [r4, #0]
 8008e1a:	b938      	cbnz	r0, 8008e2c <__pow5mult+0x9c>
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	4621      	mov	r1, r4
 8008e20:	4638      	mov	r0, r7
 8008e22:	f7ff ff13 	bl	8008c4c <__multiply>
 8008e26:	6020      	str	r0, [r4, #0]
 8008e28:	f8c0 9000 	str.w	r9, [r0]
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	e7e4      	b.n	8008dfa <__pow5mult+0x6a>
 8008e30:	4630      	mov	r0, r6
 8008e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e36:	bf00      	nop
 8008e38:	0800a030 	.word	0x0800a030
 8008e3c:	08009e28 	.word	0x08009e28
 8008e40:	08009f4e 	.word	0x08009f4e

08008e44 <__lshift>:
 8008e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e48:	460c      	mov	r4, r1
 8008e4a:	4607      	mov	r7, r0
 8008e4c:	4691      	mov	r9, r2
 8008e4e:	6923      	ldr	r3, [r4, #16]
 8008e50:	6849      	ldr	r1, [r1, #4]
 8008e52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e56:	68a3      	ldr	r3, [r4, #8]
 8008e58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e5c:	f108 0601 	add.w	r6, r8, #1
 8008e60:	42b3      	cmp	r3, r6
 8008e62:	db0b      	blt.n	8008e7c <__lshift+0x38>
 8008e64:	4638      	mov	r0, r7
 8008e66:	f7ff fd9d 	bl	80089a4 <_Balloc>
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	b948      	cbnz	r0, 8008e82 <__lshift+0x3e>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e74:	4b27      	ldr	r3, [pc, #156]	@ (8008f14 <__lshift+0xd0>)
 8008e76:	4828      	ldr	r0, [pc, #160]	@ (8008f18 <__lshift+0xd4>)
 8008e78:	f7ff f9e2 	bl	8008240 <__assert_func>
 8008e7c:	3101      	adds	r1, #1
 8008e7e:	005b      	lsls	r3, r3, #1
 8008e80:	e7ee      	b.n	8008e60 <__lshift+0x1c>
 8008e82:	2300      	movs	r3, #0
 8008e84:	f100 0114 	add.w	r1, r0, #20
 8008e88:	f100 0210 	add.w	r2, r0, #16
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	4553      	cmp	r3, sl
 8008e90:	db33      	blt.n	8008efa <__lshift+0xb6>
 8008e92:	6920      	ldr	r0, [r4, #16]
 8008e94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e98:	f104 0314 	add.w	r3, r4, #20
 8008e9c:	f019 091f 	ands.w	r9, r9, #31
 8008ea0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ea4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ea8:	d02b      	beq.n	8008f02 <__lshift+0xbe>
 8008eaa:	468a      	mov	sl, r1
 8008eac:	2200      	movs	r2, #0
 8008eae:	f1c9 0e20 	rsb	lr, r9, #32
 8008eb2:	6818      	ldr	r0, [r3, #0]
 8008eb4:	fa00 f009 	lsl.w	r0, r0, r9
 8008eb8:	4310      	orrs	r0, r2
 8008eba:	f84a 0b04 	str.w	r0, [sl], #4
 8008ebe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec2:	459c      	cmp	ip, r3
 8008ec4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ec8:	d8f3      	bhi.n	8008eb2 <__lshift+0x6e>
 8008eca:	ebac 0304 	sub.w	r3, ip, r4
 8008ece:	3b15      	subs	r3, #21
 8008ed0:	f023 0303 	bic.w	r3, r3, #3
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	f104 0015 	add.w	r0, r4, #21
 8008eda:	4560      	cmp	r0, ip
 8008edc:	bf88      	it	hi
 8008ede:	2304      	movhi	r3, #4
 8008ee0:	50ca      	str	r2, [r1, r3]
 8008ee2:	b10a      	cbz	r2, 8008ee8 <__lshift+0xa4>
 8008ee4:	f108 0602 	add.w	r6, r8, #2
 8008ee8:	3e01      	subs	r6, #1
 8008eea:	4638      	mov	r0, r7
 8008eec:	4621      	mov	r1, r4
 8008eee:	612e      	str	r6, [r5, #16]
 8008ef0:	f7ff fd98 	bl	8008a24 <_Bfree>
 8008ef4:	4628      	mov	r0, r5
 8008ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008efa:	f842 0f04 	str.w	r0, [r2, #4]!
 8008efe:	3301      	adds	r3, #1
 8008f00:	e7c5      	b.n	8008e8e <__lshift+0x4a>
 8008f02:	3904      	subs	r1, #4
 8008f04:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f08:	459c      	cmp	ip, r3
 8008f0a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f0e:	d8f9      	bhi.n	8008f04 <__lshift+0xc0>
 8008f10:	e7ea      	b.n	8008ee8 <__lshift+0xa4>
 8008f12:	bf00      	nop
 8008f14:	08009edd 	.word	0x08009edd
 8008f18:	08009f4e 	.word	0x08009f4e

08008f1c <__mcmp>:
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	690a      	ldr	r2, [r1, #16]
 8008f20:	6900      	ldr	r0, [r0, #16]
 8008f22:	b530      	push	{r4, r5, lr}
 8008f24:	1a80      	subs	r0, r0, r2
 8008f26:	d10e      	bne.n	8008f46 <__mcmp+0x2a>
 8008f28:	3314      	adds	r3, #20
 8008f2a:	3114      	adds	r1, #20
 8008f2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f3c:	4295      	cmp	r5, r2
 8008f3e:	d003      	beq.n	8008f48 <__mcmp+0x2c>
 8008f40:	d205      	bcs.n	8008f4e <__mcmp+0x32>
 8008f42:	f04f 30ff 	mov.w	r0, #4294967295
 8008f46:	bd30      	pop	{r4, r5, pc}
 8008f48:	42a3      	cmp	r3, r4
 8008f4a:	d3f3      	bcc.n	8008f34 <__mcmp+0x18>
 8008f4c:	e7fb      	b.n	8008f46 <__mcmp+0x2a>
 8008f4e:	2001      	movs	r0, #1
 8008f50:	e7f9      	b.n	8008f46 <__mcmp+0x2a>
	...

08008f54 <__mdiff>:
 8008f54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f58:	4689      	mov	r9, r1
 8008f5a:	4606      	mov	r6, r0
 8008f5c:	4611      	mov	r1, r2
 8008f5e:	4648      	mov	r0, r9
 8008f60:	4614      	mov	r4, r2
 8008f62:	f7ff ffdb 	bl	8008f1c <__mcmp>
 8008f66:	1e05      	subs	r5, r0, #0
 8008f68:	d112      	bne.n	8008f90 <__mdiff+0x3c>
 8008f6a:	4629      	mov	r1, r5
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7ff fd19 	bl	80089a4 <_Balloc>
 8008f72:	4602      	mov	r2, r0
 8008f74:	b928      	cbnz	r0, 8008f82 <__mdiff+0x2e>
 8008f76:	f240 2137 	movw	r1, #567	@ 0x237
 8008f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8009074 <__mdiff+0x120>)
 8008f7c:	483e      	ldr	r0, [pc, #248]	@ (8009078 <__mdiff+0x124>)
 8008f7e:	f7ff f95f 	bl	8008240 <__assert_func>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f88:	4610      	mov	r0, r2
 8008f8a:	b003      	add	sp, #12
 8008f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f90:	bfbc      	itt	lt
 8008f92:	464b      	movlt	r3, r9
 8008f94:	46a1      	movlt	r9, r4
 8008f96:	4630      	mov	r0, r6
 8008f98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008f9c:	bfba      	itte	lt
 8008f9e:	461c      	movlt	r4, r3
 8008fa0:	2501      	movlt	r5, #1
 8008fa2:	2500      	movge	r5, #0
 8008fa4:	f7ff fcfe 	bl	80089a4 <_Balloc>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	b918      	cbnz	r0, 8008fb4 <__mdiff+0x60>
 8008fac:	f240 2145 	movw	r1, #581	@ 0x245
 8008fb0:	4b30      	ldr	r3, [pc, #192]	@ (8009074 <__mdiff+0x120>)
 8008fb2:	e7e3      	b.n	8008f7c <__mdiff+0x28>
 8008fb4:	f100 0b14 	add.w	fp, r0, #20
 8008fb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008fbc:	f109 0310 	add.w	r3, r9, #16
 8008fc0:	60c5      	str	r5, [r0, #12]
 8008fc2:	f04f 0c00 	mov.w	ip, #0
 8008fc6:	f109 0514 	add.w	r5, r9, #20
 8008fca:	46d9      	mov	r9, fp
 8008fcc:	6926      	ldr	r6, [r4, #16]
 8008fce:	f104 0e14 	add.w	lr, r4, #20
 8008fd2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008fd6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008fda:	9301      	str	r3, [sp, #4]
 8008fdc:	9b01      	ldr	r3, [sp, #4]
 8008fde:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008fe2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008fe6:	b281      	uxth	r1, r0
 8008fe8:	9301      	str	r3, [sp, #4]
 8008fea:	fa1f f38a 	uxth.w	r3, sl
 8008fee:	1a5b      	subs	r3, r3, r1
 8008ff0:	0c00      	lsrs	r0, r0, #16
 8008ff2:	4463      	add	r3, ip
 8008ff4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008ff8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009002:	4576      	cmp	r6, lr
 8009004:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009008:	f849 3b04 	str.w	r3, [r9], #4
 800900c:	d8e6      	bhi.n	8008fdc <__mdiff+0x88>
 800900e:	1b33      	subs	r3, r6, r4
 8009010:	3b15      	subs	r3, #21
 8009012:	f023 0303 	bic.w	r3, r3, #3
 8009016:	3415      	adds	r4, #21
 8009018:	3304      	adds	r3, #4
 800901a:	42a6      	cmp	r6, r4
 800901c:	bf38      	it	cc
 800901e:	2304      	movcc	r3, #4
 8009020:	441d      	add	r5, r3
 8009022:	445b      	add	r3, fp
 8009024:	461e      	mov	r6, r3
 8009026:	462c      	mov	r4, r5
 8009028:	4544      	cmp	r4, r8
 800902a:	d30e      	bcc.n	800904a <__mdiff+0xf6>
 800902c:	f108 0103 	add.w	r1, r8, #3
 8009030:	1b49      	subs	r1, r1, r5
 8009032:	f021 0103 	bic.w	r1, r1, #3
 8009036:	3d03      	subs	r5, #3
 8009038:	45a8      	cmp	r8, r5
 800903a:	bf38      	it	cc
 800903c:	2100      	movcc	r1, #0
 800903e:	440b      	add	r3, r1
 8009040:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009044:	b199      	cbz	r1, 800906e <__mdiff+0x11a>
 8009046:	6117      	str	r7, [r2, #16]
 8009048:	e79e      	b.n	8008f88 <__mdiff+0x34>
 800904a:	46e6      	mov	lr, ip
 800904c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009050:	fa1f fc81 	uxth.w	ip, r1
 8009054:	44f4      	add	ip, lr
 8009056:	0c08      	lsrs	r0, r1, #16
 8009058:	4471      	add	r1, lr
 800905a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800905e:	b289      	uxth	r1, r1
 8009060:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009064:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009068:	f846 1b04 	str.w	r1, [r6], #4
 800906c:	e7dc      	b.n	8009028 <__mdiff+0xd4>
 800906e:	3f01      	subs	r7, #1
 8009070:	e7e6      	b.n	8009040 <__mdiff+0xec>
 8009072:	bf00      	nop
 8009074:	08009edd 	.word	0x08009edd
 8009078:	08009f4e 	.word	0x08009f4e

0800907c <__ulp>:
 800907c:	4b0e      	ldr	r3, [pc, #56]	@ (80090b8 <__ulp+0x3c>)
 800907e:	400b      	ands	r3, r1
 8009080:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009084:	2b00      	cmp	r3, #0
 8009086:	dc08      	bgt.n	800909a <__ulp+0x1e>
 8009088:	425b      	negs	r3, r3
 800908a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800908e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009092:	da04      	bge.n	800909e <__ulp+0x22>
 8009094:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009098:	4113      	asrs	r3, r2
 800909a:	2200      	movs	r2, #0
 800909c:	e008      	b.n	80090b0 <__ulp+0x34>
 800909e:	f1a2 0314 	sub.w	r3, r2, #20
 80090a2:	2b1e      	cmp	r3, #30
 80090a4:	bfd6      	itet	le
 80090a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80090aa:	2201      	movgt	r2, #1
 80090ac:	40da      	lsrle	r2, r3
 80090ae:	2300      	movs	r3, #0
 80090b0:	4619      	mov	r1, r3
 80090b2:	4610      	mov	r0, r2
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	7ff00000 	.word	0x7ff00000

080090bc <__b2d>:
 80090bc:	6902      	ldr	r2, [r0, #16]
 80090be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c0:	f100 0614 	add.w	r6, r0, #20
 80090c4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80090c8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80090cc:	4f1e      	ldr	r7, [pc, #120]	@ (8009148 <__b2d+0x8c>)
 80090ce:	4620      	mov	r0, r4
 80090d0:	f7ff fd5a 	bl	8008b88 <__hi0bits>
 80090d4:	4603      	mov	r3, r0
 80090d6:	f1c0 0020 	rsb	r0, r0, #32
 80090da:	2b0a      	cmp	r3, #10
 80090dc:	f1a2 0504 	sub.w	r5, r2, #4
 80090e0:	6008      	str	r0, [r1, #0]
 80090e2:	dc12      	bgt.n	800910a <__b2d+0x4e>
 80090e4:	42ae      	cmp	r6, r5
 80090e6:	bf2c      	ite	cs
 80090e8:	2200      	movcs	r2, #0
 80090ea:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80090ee:	f1c3 0c0b 	rsb	ip, r3, #11
 80090f2:	3315      	adds	r3, #21
 80090f4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80090f8:	fa04 f303 	lsl.w	r3, r4, r3
 80090fc:	fa22 f20c 	lsr.w	r2, r2, ip
 8009100:	ea4e 0107 	orr.w	r1, lr, r7
 8009104:	431a      	orrs	r2, r3
 8009106:	4610      	mov	r0, r2
 8009108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800910a:	42ae      	cmp	r6, r5
 800910c:	bf36      	itet	cc
 800910e:	f1a2 0508 	subcc.w	r5, r2, #8
 8009112:	2200      	movcs	r2, #0
 8009114:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009118:	3b0b      	subs	r3, #11
 800911a:	d012      	beq.n	8009142 <__b2d+0x86>
 800911c:	f1c3 0720 	rsb	r7, r3, #32
 8009120:	fa22 f107 	lsr.w	r1, r2, r7
 8009124:	409c      	lsls	r4, r3
 8009126:	430c      	orrs	r4, r1
 8009128:	42b5      	cmp	r5, r6
 800912a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800912e:	bf94      	ite	ls
 8009130:	2400      	movls	r4, #0
 8009132:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009136:	409a      	lsls	r2, r3
 8009138:	40fc      	lsrs	r4, r7
 800913a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800913e:	4322      	orrs	r2, r4
 8009140:	e7e1      	b.n	8009106 <__b2d+0x4a>
 8009142:	ea44 0107 	orr.w	r1, r4, r7
 8009146:	e7de      	b.n	8009106 <__b2d+0x4a>
 8009148:	3ff00000 	.word	0x3ff00000

0800914c <__d2b>:
 800914c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009150:	2101      	movs	r1, #1
 8009152:	4690      	mov	r8, r2
 8009154:	4699      	mov	r9, r3
 8009156:	9e08      	ldr	r6, [sp, #32]
 8009158:	f7ff fc24 	bl	80089a4 <_Balloc>
 800915c:	4604      	mov	r4, r0
 800915e:	b930      	cbnz	r0, 800916e <__d2b+0x22>
 8009160:	4602      	mov	r2, r0
 8009162:	f240 310f 	movw	r1, #783	@ 0x30f
 8009166:	4b23      	ldr	r3, [pc, #140]	@ (80091f4 <__d2b+0xa8>)
 8009168:	4823      	ldr	r0, [pc, #140]	@ (80091f8 <__d2b+0xac>)
 800916a:	f7ff f869 	bl	8008240 <__assert_func>
 800916e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009172:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009176:	b10d      	cbz	r5, 800917c <__d2b+0x30>
 8009178:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800917c:	9301      	str	r3, [sp, #4]
 800917e:	f1b8 0300 	subs.w	r3, r8, #0
 8009182:	d024      	beq.n	80091ce <__d2b+0x82>
 8009184:	4668      	mov	r0, sp
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	f7ff fd1d 	bl	8008bc6 <__lo0bits>
 800918c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009190:	b1d8      	cbz	r0, 80091ca <__d2b+0x7e>
 8009192:	f1c0 0320 	rsb	r3, r0, #32
 8009196:	fa02 f303 	lsl.w	r3, r2, r3
 800919a:	430b      	orrs	r3, r1
 800919c:	40c2      	lsrs	r2, r0
 800919e:	6163      	str	r3, [r4, #20]
 80091a0:	9201      	str	r2, [sp, #4]
 80091a2:	9b01      	ldr	r3, [sp, #4]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	bf0c      	ite	eq
 80091a8:	2201      	moveq	r2, #1
 80091aa:	2202      	movne	r2, #2
 80091ac:	61a3      	str	r3, [r4, #24]
 80091ae:	6122      	str	r2, [r4, #16]
 80091b0:	b1ad      	cbz	r5, 80091de <__d2b+0x92>
 80091b2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80091b6:	4405      	add	r5, r0
 80091b8:	6035      	str	r5, [r6, #0]
 80091ba:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80091be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091c0:	6018      	str	r0, [r3, #0]
 80091c2:	4620      	mov	r0, r4
 80091c4:	b002      	add	sp, #8
 80091c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80091ca:	6161      	str	r1, [r4, #20]
 80091cc:	e7e9      	b.n	80091a2 <__d2b+0x56>
 80091ce:	a801      	add	r0, sp, #4
 80091d0:	f7ff fcf9 	bl	8008bc6 <__lo0bits>
 80091d4:	9b01      	ldr	r3, [sp, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	6163      	str	r3, [r4, #20]
 80091da:	3020      	adds	r0, #32
 80091dc:	e7e7      	b.n	80091ae <__d2b+0x62>
 80091de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80091e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80091e6:	6030      	str	r0, [r6, #0]
 80091e8:	6918      	ldr	r0, [r3, #16]
 80091ea:	f7ff fccd 	bl	8008b88 <__hi0bits>
 80091ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091f2:	e7e4      	b.n	80091be <__d2b+0x72>
 80091f4:	08009edd 	.word	0x08009edd
 80091f8:	08009f4e 	.word	0x08009f4e

080091fc <__ratio>:
 80091fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009200:	b085      	sub	sp, #20
 8009202:	e9cd 1000 	strd	r1, r0, [sp]
 8009206:	a902      	add	r1, sp, #8
 8009208:	f7ff ff58 	bl	80090bc <__b2d>
 800920c:	468b      	mov	fp, r1
 800920e:	4606      	mov	r6, r0
 8009210:	460f      	mov	r7, r1
 8009212:	9800      	ldr	r0, [sp, #0]
 8009214:	a903      	add	r1, sp, #12
 8009216:	f7ff ff51 	bl	80090bc <__b2d>
 800921a:	460d      	mov	r5, r1
 800921c:	9b01      	ldr	r3, [sp, #4]
 800921e:	4689      	mov	r9, r1
 8009220:	6919      	ldr	r1, [r3, #16]
 8009222:	9b00      	ldr	r3, [sp, #0]
 8009224:	4604      	mov	r4, r0
 8009226:	691b      	ldr	r3, [r3, #16]
 8009228:	4630      	mov	r0, r6
 800922a:	1ac9      	subs	r1, r1, r3
 800922c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009230:	1a9b      	subs	r3, r3, r2
 8009232:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009236:	2b00      	cmp	r3, #0
 8009238:	bfcd      	iteet	gt
 800923a:	463a      	movgt	r2, r7
 800923c:	462a      	movle	r2, r5
 800923e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009242:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009246:	bfd8      	it	le
 8009248:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800924c:	464b      	mov	r3, r9
 800924e:	4622      	mov	r2, r4
 8009250:	4659      	mov	r1, fp
 8009252:	f7f7 fa63 	bl	800071c <__aeabi_ddiv>
 8009256:	b005      	add	sp, #20
 8009258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800925c <__copybits>:
 800925c:	3901      	subs	r1, #1
 800925e:	b570      	push	{r4, r5, r6, lr}
 8009260:	1149      	asrs	r1, r1, #5
 8009262:	6914      	ldr	r4, [r2, #16]
 8009264:	3101      	adds	r1, #1
 8009266:	f102 0314 	add.w	r3, r2, #20
 800926a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800926e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009272:	1f05      	subs	r5, r0, #4
 8009274:	42a3      	cmp	r3, r4
 8009276:	d30c      	bcc.n	8009292 <__copybits+0x36>
 8009278:	1aa3      	subs	r3, r4, r2
 800927a:	3b11      	subs	r3, #17
 800927c:	f023 0303 	bic.w	r3, r3, #3
 8009280:	3211      	adds	r2, #17
 8009282:	42a2      	cmp	r2, r4
 8009284:	bf88      	it	hi
 8009286:	2300      	movhi	r3, #0
 8009288:	4418      	add	r0, r3
 800928a:	2300      	movs	r3, #0
 800928c:	4288      	cmp	r0, r1
 800928e:	d305      	bcc.n	800929c <__copybits+0x40>
 8009290:	bd70      	pop	{r4, r5, r6, pc}
 8009292:	f853 6b04 	ldr.w	r6, [r3], #4
 8009296:	f845 6f04 	str.w	r6, [r5, #4]!
 800929a:	e7eb      	b.n	8009274 <__copybits+0x18>
 800929c:	f840 3b04 	str.w	r3, [r0], #4
 80092a0:	e7f4      	b.n	800928c <__copybits+0x30>

080092a2 <__any_on>:
 80092a2:	f100 0214 	add.w	r2, r0, #20
 80092a6:	6900      	ldr	r0, [r0, #16]
 80092a8:	114b      	asrs	r3, r1, #5
 80092aa:	4298      	cmp	r0, r3
 80092ac:	b510      	push	{r4, lr}
 80092ae:	db11      	blt.n	80092d4 <__any_on+0x32>
 80092b0:	dd0a      	ble.n	80092c8 <__any_on+0x26>
 80092b2:	f011 011f 	ands.w	r1, r1, #31
 80092b6:	d007      	beq.n	80092c8 <__any_on+0x26>
 80092b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80092bc:	fa24 f001 	lsr.w	r0, r4, r1
 80092c0:	fa00 f101 	lsl.w	r1, r0, r1
 80092c4:	428c      	cmp	r4, r1
 80092c6:	d10b      	bne.n	80092e0 <__any_on+0x3e>
 80092c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d803      	bhi.n	80092d8 <__any_on+0x36>
 80092d0:	2000      	movs	r0, #0
 80092d2:	bd10      	pop	{r4, pc}
 80092d4:	4603      	mov	r3, r0
 80092d6:	e7f7      	b.n	80092c8 <__any_on+0x26>
 80092d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80092dc:	2900      	cmp	r1, #0
 80092de:	d0f5      	beq.n	80092cc <__any_on+0x2a>
 80092e0:	2001      	movs	r0, #1
 80092e2:	e7f6      	b.n	80092d2 <__any_on+0x30>

080092e4 <__ascii_wctomb>:
 80092e4:	4603      	mov	r3, r0
 80092e6:	4608      	mov	r0, r1
 80092e8:	b141      	cbz	r1, 80092fc <__ascii_wctomb+0x18>
 80092ea:	2aff      	cmp	r2, #255	@ 0xff
 80092ec:	d904      	bls.n	80092f8 <__ascii_wctomb+0x14>
 80092ee:	228a      	movs	r2, #138	@ 0x8a
 80092f0:	f04f 30ff 	mov.w	r0, #4294967295
 80092f4:	601a      	str	r2, [r3, #0]
 80092f6:	4770      	bx	lr
 80092f8:	2001      	movs	r0, #1
 80092fa:	700a      	strb	r2, [r1, #0]
 80092fc:	4770      	bx	lr
	...

08009300 <__sflush_r>:
 8009300:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009306:	0716      	lsls	r6, r2, #28
 8009308:	4605      	mov	r5, r0
 800930a:	460c      	mov	r4, r1
 800930c:	d454      	bmi.n	80093b8 <__sflush_r+0xb8>
 800930e:	684b      	ldr	r3, [r1, #4]
 8009310:	2b00      	cmp	r3, #0
 8009312:	dc02      	bgt.n	800931a <__sflush_r+0x1a>
 8009314:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009316:	2b00      	cmp	r3, #0
 8009318:	dd48      	ble.n	80093ac <__sflush_r+0xac>
 800931a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800931c:	2e00      	cmp	r6, #0
 800931e:	d045      	beq.n	80093ac <__sflush_r+0xac>
 8009320:	2300      	movs	r3, #0
 8009322:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009326:	682f      	ldr	r7, [r5, #0]
 8009328:	6a21      	ldr	r1, [r4, #32]
 800932a:	602b      	str	r3, [r5, #0]
 800932c:	d030      	beq.n	8009390 <__sflush_r+0x90>
 800932e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	0759      	lsls	r1, r3, #29
 8009334:	d505      	bpl.n	8009342 <__sflush_r+0x42>
 8009336:	6863      	ldr	r3, [r4, #4]
 8009338:	1ad2      	subs	r2, r2, r3
 800933a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800933c:	b10b      	cbz	r3, 8009342 <__sflush_r+0x42>
 800933e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009340:	1ad2      	subs	r2, r2, r3
 8009342:	2300      	movs	r3, #0
 8009344:	4628      	mov	r0, r5
 8009346:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009348:	6a21      	ldr	r1, [r4, #32]
 800934a:	47b0      	blx	r6
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	d106      	bne.n	8009360 <__sflush_r+0x60>
 8009352:	6829      	ldr	r1, [r5, #0]
 8009354:	291d      	cmp	r1, #29
 8009356:	d82b      	bhi.n	80093b0 <__sflush_r+0xb0>
 8009358:	4a28      	ldr	r2, [pc, #160]	@ (80093fc <__sflush_r+0xfc>)
 800935a:	40ca      	lsrs	r2, r1
 800935c:	07d6      	lsls	r6, r2, #31
 800935e:	d527      	bpl.n	80093b0 <__sflush_r+0xb0>
 8009360:	2200      	movs	r2, #0
 8009362:	6062      	str	r2, [r4, #4]
 8009364:	6922      	ldr	r2, [r4, #16]
 8009366:	04d9      	lsls	r1, r3, #19
 8009368:	6022      	str	r2, [r4, #0]
 800936a:	d504      	bpl.n	8009376 <__sflush_r+0x76>
 800936c:	1c42      	adds	r2, r0, #1
 800936e:	d101      	bne.n	8009374 <__sflush_r+0x74>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	b903      	cbnz	r3, 8009376 <__sflush_r+0x76>
 8009374:	6560      	str	r0, [r4, #84]	@ 0x54
 8009376:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009378:	602f      	str	r7, [r5, #0]
 800937a:	b1b9      	cbz	r1, 80093ac <__sflush_r+0xac>
 800937c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009380:	4299      	cmp	r1, r3
 8009382:	d002      	beq.n	800938a <__sflush_r+0x8a>
 8009384:	4628      	mov	r0, r5
 8009386:	f7fe ff79 	bl	800827c <_free_r>
 800938a:	2300      	movs	r3, #0
 800938c:	6363      	str	r3, [r4, #52]	@ 0x34
 800938e:	e00d      	b.n	80093ac <__sflush_r+0xac>
 8009390:	2301      	movs	r3, #1
 8009392:	4628      	mov	r0, r5
 8009394:	47b0      	blx	r6
 8009396:	4602      	mov	r2, r0
 8009398:	1c50      	adds	r0, r2, #1
 800939a:	d1c9      	bne.n	8009330 <__sflush_r+0x30>
 800939c:	682b      	ldr	r3, [r5, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d0c6      	beq.n	8009330 <__sflush_r+0x30>
 80093a2:	2b1d      	cmp	r3, #29
 80093a4:	d001      	beq.n	80093aa <__sflush_r+0xaa>
 80093a6:	2b16      	cmp	r3, #22
 80093a8:	d11d      	bne.n	80093e6 <__sflush_r+0xe6>
 80093aa:	602f      	str	r7, [r5, #0]
 80093ac:	2000      	movs	r0, #0
 80093ae:	e021      	b.n	80093f4 <__sflush_r+0xf4>
 80093b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093b4:	b21b      	sxth	r3, r3
 80093b6:	e01a      	b.n	80093ee <__sflush_r+0xee>
 80093b8:	690f      	ldr	r7, [r1, #16]
 80093ba:	2f00      	cmp	r7, #0
 80093bc:	d0f6      	beq.n	80093ac <__sflush_r+0xac>
 80093be:	0793      	lsls	r3, r2, #30
 80093c0:	bf18      	it	ne
 80093c2:	2300      	movne	r3, #0
 80093c4:	680e      	ldr	r6, [r1, #0]
 80093c6:	bf08      	it	eq
 80093c8:	694b      	ldreq	r3, [r1, #20]
 80093ca:	1bf6      	subs	r6, r6, r7
 80093cc:	600f      	str	r7, [r1, #0]
 80093ce:	608b      	str	r3, [r1, #8]
 80093d0:	2e00      	cmp	r6, #0
 80093d2:	ddeb      	ble.n	80093ac <__sflush_r+0xac>
 80093d4:	4633      	mov	r3, r6
 80093d6:	463a      	mov	r2, r7
 80093d8:	4628      	mov	r0, r5
 80093da:	6a21      	ldr	r1, [r4, #32]
 80093dc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80093e0:	47e0      	blx	ip
 80093e2:	2800      	cmp	r0, #0
 80093e4:	dc07      	bgt.n	80093f6 <__sflush_r+0xf6>
 80093e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093ee:	f04f 30ff 	mov.w	r0, #4294967295
 80093f2:	81a3      	strh	r3, [r4, #12]
 80093f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093f6:	4407      	add	r7, r0
 80093f8:	1a36      	subs	r6, r6, r0
 80093fa:	e7e9      	b.n	80093d0 <__sflush_r+0xd0>
 80093fc:	20400001 	.word	0x20400001

08009400 <_fflush_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	690b      	ldr	r3, [r1, #16]
 8009404:	4605      	mov	r5, r0
 8009406:	460c      	mov	r4, r1
 8009408:	b913      	cbnz	r3, 8009410 <_fflush_r+0x10>
 800940a:	2500      	movs	r5, #0
 800940c:	4628      	mov	r0, r5
 800940e:	bd38      	pop	{r3, r4, r5, pc}
 8009410:	b118      	cbz	r0, 800941a <_fflush_r+0x1a>
 8009412:	6a03      	ldr	r3, [r0, #32]
 8009414:	b90b      	cbnz	r3, 800941a <_fflush_r+0x1a>
 8009416:	f7fe fcd3 	bl	8007dc0 <__sinit>
 800941a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d0f3      	beq.n	800940a <_fflush_r+0xa>
 8009422:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009424:	07d0      	lsls	r0, r2, #31
 8009426:	d404      	bmi.n	8009432 <_fflush_r+0x32>
 8009428:	0599      	lsls	r1, r3, #22
 800942a:	d402      	bmi.n	8009432 <_fflush_r+0x32>
 800942c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800942e:	f7fe fef0 	bl	8008212 <__retarget_lock_acquire_recursive>
 8009432:	4628      	mov	r0, r5
 8009434:	4621      	mov	r1, r4
 8009436:	f7ff ff63 	bl	8009300 <__sflush_r>
 800943a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800943c:	4605      	mov	r5, r0
 800943e:	07da      	lsls	r2, r3, #31
 8009440:	d4e4      	bmi.n	800940c <_fflush_r+0xc>
 8009442:	89a3      	ldrh	r3, [r4, #12]
 8009444:	059b      	lsls	r3, r3, #22
 8009446:	d4e1      	bmi.n	800940c <_fflush_r+0xc>
 8009448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800944a:	f7fe fee3 	bl	8008214 <__retarget_lock_release_recursive>
 800944e:	e7dd      	b.n	800940c <_fflush_r+0xc>

08009450 <fiprintf>:
 8009450:	b40e      	push	{r1, r2, r3}
 8009452:	b503      	push	{r0, r1, lr}
 8009454:	4601      	mov	r1, r0
 8009456:	ab03      	add	r3, sp, #12
 8009458:	4805      	ldr	r0, [pc, #20]	@ (8009470 <fiprintf+0x20>)
 800945a:	f853 2b04 	ldr.w	r2, [r3], #4
 800945e:	6800      	ldr	r0, [r0, #0]
 8009460:	9301      	str	r3, [sp, #4]
 8009462:	f000 f843 	bl	80094ec <_vfiprintf_r>
 8009466:	b002      	add	sp, #8
 8009468:	f85d eb04 	ldr.w	lr, [sp], #4
 800946c:	b003      	add	sp, #12
 800946e:	4770      	bx	lr
 8009470:	20000188 	.word	0x20000188

08009474 <_calloc_r>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	fba1 5402 	umull	r5, r4, r1, r2
 800947a:	b934      	cbnz	r4, 800948a <_calloc_r+0x16>
 800947c:	4629      	mov	r1, r5
 800947e:	f7fd fd81 	bl	8006f84 <_malloc_r>
 8009482:	4606      	mov	r6, r0
 8009484:	b928      	cbnz	r0, 8009492 <_calloc_r+0x1e>
 8009486:	4630      	mov	r0, r6
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	220c      	movs	r2, #12
 800948c:	2600      	movs	r6, #0
 800948e:	6002      	str	r2, [r0, #0]
 8009490:	e7f9      	b.n	8009486 <_calloc_r+0x12>
 8009492:	462a      	mov	r2, r5
 8009494:	4621      	mov	r1, r4
 8009496:	f7fe fd0c 	bl	8007eb2 <memset>
 800949a:	e7f4      	b.n	8009486 <_calloc_r+0x12>

0800949c <__sfputc_r>:
 800949c:	6893      	ldr	r3, [r2, #8]
 800949e:	b410      	push	{r4}
 80094a0:	3b01      	subs	r3, #1
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	6093      	str	r3, [r2, #8]
 80094a6:	da07      	bge.n	80094b8 <__sfputc_r+0x1c>
 80094a8:	6994      	ldr	r4, [r2, #24]
 80094aa:	42a3      	cmp	r3, r4
 80094ac:	db01      	blt.n	80094b2 <__sfputc_r+0x16>
 80094ae:	290a      	cmp	r1, #10
 80094b0:	d102      	bne.n	80094b8 <__sfputc_r+0x1c>
 80094b2:	bc10      	pop	{r4}
 80094b4:	f000 bac2 	b.w	8009a3c <__swbuf_r>
 80094b8:	6813      	ldr	r3, [r2, #0]
 80094ba:	1c58      	adds	r0, r3, #1
 80094bc:	6010      	str	r0, [r2, #0]
 80094be:	7019      	strb	r1, [r3, #0]
 80094c0:	4608      	mov	r0, r1
 80094c2:	bc10      	pop	{r4}
 80094c4:	4770      	bx	lr

080094c6 <__sfputs_r>:
 80094c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c8:	4606      	mov	r6, r0
 80094ca:	460f      	mov	r7, r1
 80094cc:	4614      	mov	r4, r2
 80094ce:	18d5      	adds	r5, r2, r3
 80094d0:	42ac      	cmp	r4, r5
 80094d2:	d101      	bne.n	80094d8 <__sfputs_r+0x12>
 80094d4:	2000      	movs	r0, #0
 80094d6:	e007      	b.n	80094e8 <__sfputs_r+0x22>
 80094d8:	463a      	mov	r2, r7
 80094da:	4630      	mov	r0, r6
 80094dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e0:	f7ff ffdc 	bl	800949c <__sfputc_r>
 80094e4:	1c43      	adds	r3, r0, #1
 80094e6:	d1f3      	bne.n	80094d0 <__sfputs_r+0xa>
 80094e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080094ec <_vfiprintf_r>:
 80094ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f0:	460d      	mov	r5, r1
 80094f2:	4614      	mov	r4, r2
 80094f4:	4698      	mov	r8, r3
 80094f6:	4606      	mov	r6, r0
 80094f8:	b09d      	sub	sp, #116	@ 0x74
 80094fa:	b118      	cbz	r0, 8009504 <_vfiprintf_r+0x18>
 80094fc:	6a03      	ldr	r3, [r0, #32]
 80094fe:	b90b      	cbnz	r3, 8009504 <_vfiprintf_r+0x18>
 8009500:	f7fe fc5e 	bl	8007dc0 <__sinit>
 8009504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009506:	07d9      	lsls	r1, r3, #31
 8009508:	d405      	bmi.n	8009516 <_vfiprintf_r+0x2a>
 800950a:	89ab      	ldrh	r3, [r5, #12]
 800950c:	059a      	lsls	r2, r3, #22
 800950e:	d402      	bmi.n	8009516 <_vfiprintf_r+0x2a>
 8009510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009512:	f7fe fe7e 	bl	8008212 <__retarget_lock_acquire_recursive>
 8009516:	89ab      	ldrh	r3, [r5, #12]
 8009518:	071b      	lsls	r3, r3, #28
 800951a:	d501      	bpl.n	8009520 <_vfiprintf_r+0x34>
 800951c:	692b      	ldr	r3, [r5, #16]
 800951e:	b99b      	cbnz	r3, 8009548 <_vfiprintf_r+0x5c>
 8009520:	4629      	mov	r1, r5
 8009522:	4630      	mov	r0, r6
 8009524:	f000 fac8 	bl	8009ab8 <__swsetup_r>
 8009528:	b170      	cbz	r0, 8009548 <_vfiprintf_r+0x5c>
 800952a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800952c:	07dc      	lsls	r4, r3, #31
 800952e:	d504      	bpl.n	800953a <_vfiprintf_r+0x4e>
 8009530:	f04f 30ff 	mov.w	r0, #4294967295
 8009534:	b01d      	add	sp, #116	@ 0x74
 8009536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953a:	89ab      	ldrh	r3, [r5, #12]
 800953c:	0598      	lsls	r0, r3, #22
 800953e:	d4f7      	bmi.n	8009530 <_vfiprintf_r+0x44>
 8009540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009542:	f7fe fe67 	bl	8008214 <__retarget_lock_release_recursive>
 8009546:	e7f3      	b.n	8009530 <_vfiprintf_r+0x44>
 8009548:	2300      	movs	r3, #0
 800954a:	9309      	str	r3, [sp, #36]	@ 0x24
 800954c:	2320      	movs	r3, #32
 800954e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009552:	2330      	movs	r3, #48	@ 0x30
 8009554:	f04f 0901 	mov.w	r9, #1
 8009558:	f8cd 800c 	str.w	r8, [sp, #12]
 800955c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009708 <_vfiprintf_r+0x21c>
 8009560:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009564:	4623      	mov	r3, r4
 8009566:	469a      	mov	sl, r3
 8009568:	f813 2b01 	ldrb.w	r2, [r3], #1
 800956c:	b10a      	cbz	r2, 8009572 <_vfiprintf_r+0x86>
 800956e:	2a25      	cmp	r2, #37	@ 0x25
 8009570:	d1f9      	bne.n	8009566 <_vfiprintf_r+0x7a>
 8009572:	ebba 0b04 	subs.w	fp, sl, r4
 8009576:	d00b      	beq.n	8009590 <_vfiprintf_r+0xa4>
 8009578:	465b      	mov	r3, fp
 800957a:	4622      	mov	r2, r4
 800957c:	4629      	mov	r1, r5
 800957e:	4630      	mov	r0, r6
 8009580:	f7ff ffa1 	bl	80094c6 <__sfputs_r>
 8009584:	3001      	adds	r0, #1
 8009586:	f000 80a7 	beq.w	80096d8 <_vfiprintf_r+0x1ec>
 800958a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800958c:	445a      	add	r2, fp
 800958e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009590:	f89a 3000 	ldrb.w	r3, [sl]
 8009594:	2b00      	cmp	r3, #0
 8009596:	f000 809f 	beq.w	80096d8 <_vfiprintf_r+0x1ec>
 800959a:	2300      	movs	r3, #0
 800959c:	f04f 32ff 	mov.w	r2, #4294967295
 80095a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095a4:	f10a 0a01 	add.w	sl, sl, #1
 80095a8:	9304      	str	r3, [sp, #16]
 80095aa:	9307      	str	r3, [sp, #28]
 80095ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80095b2:	4654      	mov	r4, sl
 80095b4:	2205      	movs	r2, #5
 80095b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ba:	4853      	ldr	r0, [pc, #332]	@ (8009708 <_vfiprintf_r+0x21c>)
 80095bc:	f000 fad2 	bl	8009b64 <memchr>
 80095c0:	9a04      	ldr	r2, [sp, #16]
 80095c2:	b9d8      	cbnz	r0, 80095fc <_vfiprintf_r+0x110>
 80095c4:	06d1      	lsls	r1, r2, #27
 80095c6:	bf44      	itt	mi
 80095c8:	2320      	movmi	r3, #32
 80095ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095ce:	0713      	lsls	r3, r2, #28
 80095d0:	bf44      	itt	mi
 80095d2:	232b      	movmi	r3, #43	@ 0x2b
 80095d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095d8:	f89a 3000 	ldrb.w	r3, [sl]
 80095dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80095de:	d015      	beq.n	800960c <_vfiprintf_r+0x120>
 80095e0:	4654      	mov	r4, sl
 80095e2:	2000      	movs	r0, #0
 80095e4:	f04f 0c0a 	mov.w	ip, #10
 80095e8:	9a07      	ldr	r2, [sp, #28]
 80095ea:	4621      	mov	r1, r4
 80095ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095f0:	3b30      	subs	r3, #48	@ 0x30
 80095f2:	2b09      	cmp	r3, #9
 80095f4:	d94b      	bls.n	800968e <_vfiprintf_r+0x1a2>
 80095f6:	b1b0      	cbz	r0, 8009626 <_vfiprintf_r+0x13a>
 80095f8:	9207      	str	r2, [sp, #28]
 80095fa:	e014      	b.n	8009626 <_vfiprintf_r+0x13a>
 80095fc:	eba0 0308 	sub.w	r3, r0, r8
 8009600:	fa09 f303 	lsl.w	r3, r9, r3
 8009604:	4313      	orrs	r3, r2
 8009606:	46a2      	mov	sl, r4
 8009608:	9304      	str	r3, [sp, #16]
 800960a:	e7d2      	b.n	80095b2 <_vfiprintf_r+0xc6>
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	1d19      	adds	r1, r3, #4
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	9103      	str	r1, [sp, #12]
 8009614:	2b00      	cmp	r3, #0
 8009616:	bfbb      	ittet	lt
 8009618:	425b      	neglt	r3, r3
 800961a:	f042 0202 	orrlt.w	r2, r2, #2
 800961e:	9307      	strge	r3, [sp, #28]
 8009620:	9307      	strlt	r3, [sp, #28]
 8009622:	bfb8      	it	lt
 8009624:	9204      	strlt	r2, [sp, #16]
 8009626:	7823      	ldrb	r3, [r4, #0]
 8009628:	2b2e      	cmp	r3, #46	@ 0x2e
 800962a:	d10a      	bne.n	8009642 <_vfiprintf_r+0x156>
 800962c:	7863      	ldrb	r3, [r4, #1]
 800962e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009630:	d132      	bne.n	8009698 <_vfiprintf_r+0x1ac>
 8009632:	9b03      	ldr	r3, [sp, #12]
 8009634:	3402      	adds	r4, #2
 8009636:	1d1a      	adds	r2, r3, #4
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	9203      	str	r2, [sp, #12]
 800963c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009640:	9305      	str	r3, [sp, #20]
 8009642:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800970c <_vfiprintf_r+0x220>
 8009646:	2203      	movs	r2, #3
 8009648:	4650      	mov	r0, sl
 800964a:	7821      	ldrb	r1, [r4, #0]
 800964c:	f000 fa8a 	bl	8009b64 <memchr>
 8009650:	b138      	cbz	r0, 8009662 <_vfiprintf_r+0x176>
 8009652:	2240      	movs	r2, #64	@ 0x40
 8009654:	9b04      	ldr	r3, [sp, #16]
 8009656:	eba0 000a 	sub.w	r0, r0, sl
 800965a:	4082      	lsls	r2, r0
 800965c:	4313      	orrs	r3, r2
 800965e:	3401      	adds	r4, #1
 8009660:	9304      	str	r3, [sp, #16]
 8009662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009666:	2206      	movs	r2, #6
 8009668:	4829      	ldr	r0, [pc, #164]	@ (8009710 <_vfiprintf_r+0x224>)
 800966a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800966e:	f000 fa79 	bl	8009b64 <memchr>
 8009672:	2800      	cmp	r0, #0
 8009674:	d03f      	beq.n	80096f6 <_vfiprintf_r+0x20a>
 8009676:	4b27      	ldr	r3, [pc, #156]	@ (8009714 <_vfiprintf_r+0x228>)
 8009678:	bb1b      	cbnz	r3, 80096c2 <_vfiprintf_r+0x1d6>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	3307      	adds	r3, #7
 800967e:	f023 0307 	bic.w	r3, r3, #7
 8009682:	3308      	adds	r3, #8
 8009684:	9303      	str	r3, [sp, #12]
 8009686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009688:	443b      	add	r3, r7
 800968a:	9309      	str	r3, [sp, #36]	@ 0x24
 800968c:	e76a      	b.n	8009564 <_vfiprintf_r+0x78>
 800968e:	460c      	mov	r4, r1
 8009690:	2001      	movs	r0, #1
 8009692:	fb0c 3202 	mla	r2, ip, r2, r3
 8009696:	e7a8      	b.n	80095ea <_vfiprintf_r+0xfe>
 8009698:	2300      	movs	r3, #0
 800969a:	f04f 0c0a 	mov.w	ip, #10
 800969e:	4619      	mov	r1, r3
 80096a0:	3401      	adds	r4, #1
 80096a2:	9305      	str	r3, [sp, #20]
 80096a4:	4620      	mov	r0, r4
 80096a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096aa:	3a30      	subs	r2, #48	@ 0x30
 80096ac:	2a09      	cmp	r2, #9
 80096ae:	d903      	bls.n	80096b8 <_vfiprintf_r+0x1cc>
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d0c6      	beq.n	8009642 <_vfiprintf_r+0x156>
 80096b4:	9105      	str	r1, [sp, #20]
 80096b6:	e7c4      	b.n	8009642 <_vfiprintf_r+0x156>
 80096b8:	4604      	mov	r4, r0
 80096ba:	2301      	movs	r3, #1
 80096bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80096c0:	e7f0      	b.n	80096a4 <_vfiprintf_r+0x1b8>
 80096c2:	ab03      	add	r3, sp, #12
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	462a      	mov	r2, r5
 80096c8:	4630      	mov	r0, r6
 80096ca:	4b13      	ldr	r3, [pc, #76]	@ (8009718 <_vfiprintf_r+0x22c>)
 80096cc:	a904      	add	r1, sp, #16
 80096ce:	f3af 8000 	nop.w
 80096d2:	4607      	mov	r7, r0
 80096d4:	1c78      	adds	r0, r7, #1
 80096d6:	d1d6      	bne.n	8009686 <_vfiprintf_r+0x19a>
 80096d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096da:	07d9      	lsls	r1, r3, #31
 80096dc:	d405      	bmi.n	80096ea <_vfiprintf_r+0x1fe>
 80096de:	89ab      	ldrh	r3, [r5, #12]
 80096e0:	059a      	lsls	r2, r3, #22
 80096e2:	d402      	bmi.n	80096ea <_vfiprintf_r+0x1fe>
 80096e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096e6:	f7fe fd95 	bl	8008214 <__retarget_lock_release_recursive>
 80096ea:	89ab      	ldrh	r3, [r5, #12]
 80096ec:	065b      	lsls	r3, r3, #25
 80096ee:	f53f af1f 	bmi.w	8009530 <_vfiprintf_r+0x44>
 80096f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096f4:	e71e      	b.n	8009534 <_vfiprintf_r+0x48>
 80096f6:	ab03      	add	r3, sp, #12
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	462a      	mov	r2, r5
 80096fc:	4630      	mov	r0, r6
 80096fe:	4b06      	ldr	r3, [pc, #24]	@ (8009718 <_vfiprintf_r+0x22c>)
 8009700:	a904      	add	r1, sp, #16
 8009702:	f000 f87d 	bl	8009800 <_printf_i>
 8009706:	e7e4      	b.n	80096d2 <_vfiprintf_r+0x1e6>
 8009708:	08009fa7 	.word	0x08009fa7
 800970c:	08009fad 	.word	0x08009fad
 8009710:	08009fb1 	.word	0x08009fb1
 8009714:	00000000 	.word	0x00000000
 8009718:	080094c7 	.word	0x080094c7

0800971c <_printf_common>:
 800971c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009720:	4616      	mov	r6, r2
 8009722:	4698      	mov	r8, r3
 8009724:	688a      	ldr	r2, [r1, #8]
 8009726:	690b      	ldr	r3, [r1, #16]
 8009728:	4607      	mov	r7, r0
 800972a:	4293      	cmp	r3, r2
 800972c:	bfb8      	it	lt
 800972e:	4613      	movlt	r3, r2
 8009730:	6033      	str	r3, [r6, #0]
 8009732:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009736:	460c      	mov	r4, r1
 8009738:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800973c:	b10a      	cbz	r2, 8009742 <_printf_common+0x26>
 800973e:	3301      	adds	r3, #1
 8009740:	6033      	str	r3, [r6, #0]
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	0699      	lsls	r1, r3, #26
 8009746:	bf42      	ittt	mi
 8009748:	6833      	ldrmi	r3, [r6, #0]
 800974a:	3302      	addmi	r3, #2
 800974c:	6033      	strmi	r3, [r6, #0]
 800974e:	6825      	ldr	r5, [r4, #0]
 8009750:	f015 0506 	ands.w	r5, r5, #6
 8009754:	d106      	bne.n	8009764 <_printf_common+0x48>
 8009756:	f104 0a19 	add.w	sl, r4, #25
 800975a:	68e3      	ldr	r3, [r4, #12]
 800975c:	6832      	ldr	r2, [r6, #0]
 800975e:	1a9b      	subs	r3, r3, r2
 8009760:	42ab      	cmp	r3, r5
 8009762:	dc2b      	bgt.n	80097bc <_printf_common+0xa0>
 8009764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009768:	6822      	ldr	r2, [r4, #0]
 800976a:	3b00      	subs	r3, #0
 800976c:	bf18      	it	ne
 800976e:	2301      	movne	r3, #1
 8009770:	0692      	lsls	r2, r2, #26
 8009772:	d430      	bmi.n	80097d6 <_printf_common+0xba>
 8009774:	4641      	mov	r1, r8
 8009776:	4638      	mov	r0, r7
 8009778:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800977c:	47c8      	blx	r9
 800977e:	3001      	adds	r0, #1
 8009780:	d023      	beq.n	80097ca <_printf_common+0xae>
 8009782:	6823      	ldr	r3, [r4, #0]
 8009784:	6922      	ldr	r2, [r4, #16]
 8009786:	f003 0306 	and.w	r3, r3, #6
 800978a:	2b04      	cmp	r3, #4
 800978c:	bf14      	ite	ne
 800978e:	2500      	movne	r5, #0
 8009790:	6833      	ldreq	r3, [r6, #0]
 8009792:	f04f 0600 	mov.w	r6, #0
 8009796:	bf08      	it	eq
 8009798:	68e5      	ldreq	r5, [r4, #12]
 800979a:	f104 041a 	add.w	r4, r4, #26
 800979e:	bf08      	it	eq
 80097a0:	1aed      	subeq	r5, r5, r3
 80097a2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80097a6:	bf08      	it	eq
 80097a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097ac:	4293      	cmp	r3, r2
 80097ae:	bfc4      	itt	gt
 80097b0:	1a9b      	subgt	r3, r3, r2
 80097b2:	18ed      	addgt	r5, r5, r3
 80097b4:	42b5      	cmp	r5, r6
 80097b6:	d11a      	bne.n	80097ee <_printf_common+0xd2>
 80097b8:	2000      	movs	r0, #0
 80097ba:	e008      	b.n	80097ce <_printf_common+0xb2>
 80097bc:	2301      	movs	r3, #1
 80097be:	4652      	mov	r2, sl
 80097c0:	4641      	mov	r1, r8
 80097c2:	4638      	mov	r0, r7
 80097c4:	47c8      	blx	r9
 80097c6:	3001      	adds	r0, #1
 80097c8:	d103      	bne.n	80097d2 <_printf_common+0xb6>
 80097ca:	f04f 30ff 	mov.w	r0, #4294967295
 80097ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097d2:	3501      	adds	r5, #1
 80097d4:	e7c1      	b.n	800975a <_printf_common+0x3e>
 80097d6:	2030      	movs	r0, #48	@ 0x30
 80097d8:	18e1      	adds	r1, r4, r3
 80097da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80097de:	1c5a      	adds	r2, r3, #1
 80097e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80097e4:	4422      	add	r2, r4
 80097e6:	3302      	adds	r3, #2
 80097e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80097ec:	e7c2      	b.n	8009774 <_printf_common+0x58>
 80097ee:	2301      	movs	r3, #1
 80097f0:	4622      	mov	r2, r4
 80097f2:	4641      	mov	r1, r8
 80097f4:	4638      	mov	r0, r7
 80097f6:	47c8      	blx	r9
 80097f8:	3001      	adds	r0, #1
 80097fa:	d0e6      	beq.n	80097ca <_printf_common+0xae>
 80097fc:	3601      	adds	r6, #1
 80097fe:	e7d9      	b.n	80097b4 <_printf_common+0x98>

08009800 <_printf_i>:
 8009800:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009804:	7e0f      	ldrb	r7, [r1, #24]
 8009806:	4691      	mov	r9, r2
 8009808:	2f78      	cmp	r7, #120	@ 0x78
 800980a:	4680      	mov	r8, r0
 800980c:	460c      	mov	r4, r1
 800980e:	469a      	mov	sl, r3
 8009810:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009812:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009816:	d807      	bhi.n	8009828 <_printf_i+0x28>
 8009818:	2f62      	cmp	r7, #98	@ 0x62
 800981a:	d80a      	bhi.n	8009832 <_printf_i+0x32>
 800981c:	2f00      	cmp	r7, #0
 800981e:	f000 80d1 	beq.w	80099c4 <_printf_i+0x1c4>
 8009822:	2f58      	cmp	r7, #88	@ 0x58
 8009824:	f000 80b8 	beq.w	8009998 <_printf_i+0x198>
 8009828:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800982c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009830:	e03a      	b.n	80098a8 <_printf_i+0xa8>
 8009832:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009836:	2b15      	cmp	r3, #21
 8009838:	d8f6      	bhi.n	8009828 <_printf_i+0x28>
 800983a:	a101      	add	r1, pc, #4	@ (adr r1, 8009840 <_printf_i+0x40>)
 800983c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009840:	08009899 	.word	0x08009899
 8009844:	080098ad 	.word	0x080098ad
 8009848:	08009829 	.word	0x08009829
 800984c:	08009829 	.word	0x08009829
 8009850:	08009829 	.word	0x08009829
 8009854:	08009829 	.word	0x08009829
 8009858:	080098ad 	.word	0x080098ad
 800985c:	08009829 	.word	0x08009829
 8009860:	08009829 	.word	0x08009829
 8009864:	08009829 	.word	0x08009829
 8009868:	08009829 	.word	0x08009829
 800986c:	080099ab 	.word	0x080099ab
 8009870:	080098d7 	.word	0x080098d7
 8009874:	08009965 	.word	0x08009965
 8009878:	08009829 	.word	0x08009829
 800987c:	08009829 	.word	0x08009829
 8009880:	080099cd 	.word	0x080099cd
 8009884:	08009829 	.word	0x08009829
 8009888:	080098d7 	.word	0x080098d7
 800988c:	08009829 	.word	0x08009829
 8009890:	08009829 	.word	0x08009829
 8009894:	0800996d 	.word	0x0800996d
 8009898:	6833      	ldr	r3, [r6, #0]
 800989a:	1d1a      	adds	r2, r3, #4
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	6032      	str	r2, [r6, #0]
 80098a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80098a8:	2301      	movs	r3, #1
 80098aa:	e09c      	b.n	80099e6 <_printf_i+0x1e6>
 80098ac:	6833      	ldr	r3, [r6, #0]
 80098ae:	6820      	ldr	r0, [r4, #0]
 80098b0:	1d19      	adds	r1, r3, #4
 80098b2:	6031      	str	r1, [r6, #0]
 80098b4:	0606      	lsls	r6, r0, #24
 80098b6:	d501      	bpl.n	80098bc <_printf_i+0xbc>
 80098b8:	681d      	ldr	r5, [r3, #0]
 80098ba:	e003      	b.n	80098c4 <_printf_i+0xc4>
 80098bc:	0645      	lsls	r5, r0, #25
 80098be:	d5fb      	bpl.n	80098b8 <_printf_i+0xb8>
 80098c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80098c4:	2d00      	cmp	r5, #0
 80098c6:	da03      	bge.n	80098d0 <_printf_i+0xd0>
 80098c8:	232d      	movs	r3, #45	@ 0x2d
 80098ca:	426d      	negs	r5, r5
 80098cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098d0:	230a      	movs	r3, #10
 80098d2:	4858      	ldr	r0, [pc, #352]	@ (8009a34 <_printf_i+0x234>)
 80098d4:	e011      	b.n	80098fa <_printf_i+0xfa>
 80098d6:	6821      	ldr	r1, [r4, #0]
 80098d8:	6833      	ldr	r3, [r6, #0]
 80098da:	0608      	lsls	r0, r1, #24
 80098dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80098e0:	d402      	bmi.n	80098e8 <_printf_i+0xe8>
 80098e2:	0649      	lsls	r1, r1, #25
 80098e4:	bf48      	it	mi
 80098e6:	b2ad      	uxthmi	r5, r5
 80098e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80098ea:	6033      	str	r3, [r6, #0]
 80098ec:	bf14      	ite	ne
 80098ee:	230a      	movne	r3, #10
 80098f0:	2308      	moveq	r3, #8
 80098f2:	4850      	ldr	r0, [pc, #320]	@ (8009a34 <_printf_i+0x234>)
 80098f4:	2100      	movs	r1, #0
 80098f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098fa:	6866      	ldr	r6, [r4, #4]
 80098fc:	2e00      	cmp	r6, #0
 80098fe:	60a6      	str	r6, [r4, #8]
 8009900:	db05      	blt.n	800990e <_printf_i+0x10e>
 8009902:	6821      	ldr	r1, [r4, #0]
 8009904:	432e      	orrs	r6, r5
 8009906:	f021 0104 	bic.w	r1, r1, #4
 800990a:	6021      	str	r1, [r4, #0]
 800990c:	d04b      	beq.n	80099a6 <_printf_i+0x1a6>
 800990e:	4616      	mov	r6, r2
 8009910:	fbb5 f1f3 	udiv	r1, r5, r3
 8009914:	fb03 5711 	mls	r7, r3, r1, r5
 8009918:	5dc7      	ldrb	r7, [r0, r7]
 800991a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800991e:	462f      	mov	r7, r5
 8009920:	42bb      	cmp	r3, r7
 8009922:	460d      	mov	r5, r1
 8009924:	d9f4      	bls.n	8009910 <_printf_i+0x110>
 8009926:	2b08      	cmp	r3, #8
 8009928:	d10b      	bne.n	8009942 <_printf_i+0x142>
 800992a:	6823      	ldr	r3, [r4, #0]
 800992c:	07df      	lsls	r7, r3, #31
 800992e:	d508      	bpl.n	8009942 <_printf_i+0x142>
 8009930:	6923      	ldr	r3, [r4, #16]
 8009932:	6861      	ldr	r1, [r4, #4]
 8009934:	4299      	cmp	r1, r3
 8009936:	bfde      	ittt	le
 8009938:	2330      	movle	r3, #48	@ 0x30
 800993a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800993e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009942:	1b92      	subs	r2, r2, r6
 8009944:	6122      	str	r2, [r4, #16]
 8009946:	464b      	mov	r3, r9
 8009948:	4621      	mov	r1, r4
 800994a:	4640      	mov	r0, r8
 800994c:	f8cd a000 	str.w	sl, [sp]
 8009950:	aa03      	add	r2, sp, #12
 8009952:	f7ff fee3 	bl	800971c <_printf_common>
 8009956:	3001      	adds	r0, #1
 8009958:	d14a      	bne.n	80099f0 <_printf_i+0x1f0>
 800995a:	f04f 30ff 	mov.w	r0, #4294967295
 800995e:	b004      	add	sp, #16
 8009960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	f043 0320 	orr.w	r3, r3, #32
 800996a:	6023      	str	r3, [r4, #0]
 800996c:	2778      	movs	r7, #120	@ 0x78
 800996e:	4832      	ldr	r0, [pc, #200]	@ (8009a38 <_printf_i+0x238>)
 8009970:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009974:	6823      	ldr	r3, [r4, #0]
 8009976:	6831      	ldr	r1, [r6, #0]
 8009978:	061f      	lsls	r7, r3, #24
 800997a:	f851 5b04 	ldr.w	r5, [r1], #4
 800997e:	d402      	bmi.n	8009986 <_printf_i+0x186>
 8009980:	065f      	lsls	r7, r3, #25
 8009982:	bf48      	it	mi
 8009984:	b2ad      	uxthmi	r5, r5
 8009986:	6031      	str	r1, [r6, #0]
 8009988:	07d9      	lsls	r1, r3, #31
 800998a:	bf44      	itt	mi
 800998c:	f043 0320 	orrmi.w	r3, r3, #32
 8009990:	6023      	strmi	r3, [r4, #0]
 8009992:	b11d      	cbz	r5, 800999c <_printf_i+0x19c>
 8009994:	2310      	movs	r3, #16
 8009996:	e7ad      	b.n	80098f4 <_printf_i+0xf4>
 8009998:	4826      	ldr	r0, [pc, #152]	@ (8009a34 <_printf_i+0x234>)
 800999a:	e7e9      	b.n	8009970 <_printf_i+0x170>
 800999c:	6823      	ldr	r3, [r4, #0]
 800999e:	f023 0320 	bic.w	r3, r3, #32
 80099a2:	6023      	str	r3, [r4, #0]
 80099a4:	e7f6      	b.n	8009994 <_printf_i+0x194>
 80099a6:	4616      	mov	r6, r2
 80099a8:	e7bd      	b.n	8009926 <_printf_i+0x126>
 80099aa:	6833      	ldr	r3, [r6, #0]
 80099ac:	6825      	ldr	r5, [r4, #0]
 80099ae:	1d18      	adds	r0, r3, #4
 80099b0:	6961      	ldr	r1, [r4, #20]
 80099b2:	6030      	str	r0, [r6, #0]
 80099b4:	062e      	lsls	r6, r5, #24
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	d501      	bpl.n	80099be <_printf_i+0x1be>
 80099ba:	6019      	str	r1, [r3, #0]
 80099bc:	e002      	b.n	80099c4 <_printf_i+0x1c4>
 80099be:	0668      	lsls	r0, r5, #25
 80099c0:	d5fb      	bpl.n	80099ba <_printf_i+0x1ba>
 80099c2:	8019      	strh	r1, [r3, #0]
 80099c4:	2300      	movs	r3, #0
 80099c6:	4616      	mov	r6, r2
 80099c8:	6123      	str	r3, [r4, #16]
 80099ca:	e7bc      	b.n	8009946 <_printf_i+0x146>
 80099cc:	6833      	ldr	r3, [r6, #0]
 80099ce:	2100      	movs	r1, #0
 80099d0:	1d1a      	adds	r2, r3, #4
 80099d2:	6032      	str	r2, [r6, #0]
 80099d4:	681e      	ldr	r6, [r3, #0]
 80099d6:	6862      	ldr	r2, [r4, #4]
 80099d8:	4630      	mov	r0, r6
 80099da:	f000 f8c3 	bl	8009b64 <memchr>
 80099de:	b108      	cbz	r0, 80099e4 <_printf_i+0x1e4>
 80099e0:	1b80      	subs	r0, r0, r6
 80099e2:	6060      	str	r0, [r4, #4]
 80099e4:	6863      	ldr	r3, [r4, #4]
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	2300      	movs	r3, #0
 80099ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099ee:	e7aa      	b.n	8009946 <_printf_i+0x146>
 80099f0:	4632      	mov	r2, r6
 80099f2:	4649      	mov	r1, r9
 80099f4:	4640      	mov	r0, r8
 80099f6:	6923      	ldr	r3, [r4, #16]
 80099f8:	47d0      	blx	sl
 80099fa:	3001      	adds	r0, #1
 80099fc:	d0ad      	beq.n	800995a <_printf_i+0x15a>
 80099fe:	6823      	ldr	r3, [r4, #0]
 8009a00:	079b      	lsls	r3, r3, #30
 8009a02:	d413      	bmi.n	8009a2c <_printf_i+0x22c>
 8009a04:	68e0      	ldr	r0, [r4, #12]
 8009a06:	9b03      	ldr	r3, [sp, #12]
 8009a08:	4298      	cmp	r0, r3
 8009a0a:	bfb8      	it	lt
 8009a0c:	4618      	movlt	r0, r3
 8009a0e:	e7a6      	b.n	800995e <_printf_i+0x15e>
 8009a10:	2301      	movs	r3, #1
 8009a12:	4632      	mov	r2, r6
 8009a14:	4649      	mov	r1, r9
 8009a16:	4640      	mov	r0, r8
 8009a18:	47d0      	blx	sl
 8009a1a:	3001      	adds	r0, #1
 8009a1c:	d09d      	beq.n	800995a <_printf_i+0x15a>
 8009a1e:	3501      	adds	r5, #1
 8009a20:	68e3      	ldr	r3, [r4, #12]
 8009a22:	9903      	ldr	r1, [sp, #12]
 8009a24:	1a5b      	subs	r3, r3, r1
 8009a26:	42ab      	cmp	r3, r5
 8009a28:	dcf2      	bgt.n	8009a10 <_printf_i+0x210>
 8009a2a:	e7eb      	b.n	8009a04 <_printf_i+0x204>
 8009a2c:	2500      	movs	r5, #0
 8009a2e:	f104 0619 	add.w	r6, r4, #25
 8009a32:	e7f5      	b.n	8009a20 <_printf_i+0x220>
 8009a34:	08009fb8 	.word	0x08009fb8
 8009a38:	08009fc9 	.word	0x08009fc9

08009a3c <__swbuf_r>:
 8009a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3e:	460e      	mov	r6, r1
 8009a40:	4614      	mov	r4, r2
 8009a42:	4605      	mov	r5, r0
 8009a44:	b118      	cbz	r0, 8009a4e <__swbuf_r+0x12>
 8009a46:	6a03      	ldr	r3, [r0, #32]
 8009a48:	b90b      	cbnz	r3, 8009a4e <__swbuf_r+0x12>
 8009a4a:	f7fe f9b9 	bl	8007dc0 <__sinit>
 8009a4e:	69a3      	ldr	r3, [r4, #24]
 8009a50:	60a3      	str	r3, [r4, #8]
 8009a52:	89a3      	ldrh	r3, [r4, #12]
 8009a54:	071a      	lsls	r2, r3, #28
 8009a56:	d501      	bpl.n	8009a5c <__swbuf_r+0x20>
 8009a58:	6923      	ldr	r3, [r4, #16]
 8009a5a:	b943      	cbnz	r3, 8009a6e <__swbuf_r+0x32>
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	4628      	mov	r0, r5
 8009a60:	f000 f82a 	bl	8009ab8 <__swsetup_r>
 8009a64:	b118      	cbz	r0, 8009a6e <__swbuf_r+0x32>
 8009a66:	f04f 37ff 	mov.w	r7, #4294967295
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	6922      	ldr	r2, [r4, #16]
 8009a72:	b2f6      	uxtb	r6, r6
 8009a74:	1a98      	subs	r0, r3, r2
 8009a76:	6963      	ldr	r3, [r4, #20]
 8009a78:	4637      	mov	r7, r6
 8009a7a:	4283      	cmp	r3, r0
 8009a7c:	dc05      	bgt.n	8009a8a <__swbuf_r+0x4e>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	4628      	mov	r0, r5
 8009a82:	f7ff fcbd 	bl	8009400 <_fflush_r>
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d1ed      	bne.n	8009a66 <__swbuf_r+0x2a>
 8009a8a:	68a3      	ldr	r3, [r4, #8]
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	60a3      	str	r3, [r4, #8]
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	1c5a      	adds	r2, r3, #1
 8009a94:	6022      	str	r2, [r4, #0]
 8009a96:	701e      	strb	r6, [r3, #0]
 8009a98:	6962      	ldr	r2, [r4, #20]
 8009a9a:	1c43      	adds	r3, r0, #1
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d004      	beq.n	8009aaa <__swbuf_r+0x6e>
 8009aa0:	89a3      	ldrh	r3, [r4, #12]
 8009aa2:	07db      	lsls	r3, r3, #31
 8009aa4:	d5e1      	bpl.n	8009a6a <__swbuf_r+0x2e>
 8009aa6:	2e0a      	cmp	r6, #10
 8009aa8:	d1df      	bne.n	8009a6a <__swbuf_r+0x2e>
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4628      	mov	r0, r5
 8009aae:	f7ff fca7 	bl	8009400 <_fflush_r>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d0d9      	beq.n	8009a6a <__swbuf_r+0x2e>
 8009ab6:	e7d6      	b.n	8009a66 <__swbuf_r+0x2a>

08009ab8 <__swsetup_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4b29      	ldr	r3, [pc, #164]	@ (8009b60 <__swsetup_r+0xa8>)
 8009abc:	4605      	mov	r5, r0
 8009abe:	6818      	ldr	r0, [r3, #0]
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	b118      	cbz	r0, 8009acc <__swsetup_r+0x14>
 8009ac4:	6a03      	ldr	r3, [r0, #32]
 8009ac6:	b90b      	cbnz	r3, 8009acc <__swsetup_r+0x14>
 8009ac8:	f7fe f97a 	bl	8007dc0 <__sinit>
 8009acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad0:	0719      	lsls	r1, r3, #28
 8009ad2:	d422      	bmi.n	8009b1a <__swsetup_r+0x62>
 8009ad4:	06da      	lsls	r2, r3, #27
 8009ad6:	d407      	bmi.n	8009ae8 <__swsetup_r+0x30>
 8009ad8:	2209      	movs	r2, #9
 8009ada:	602a      	str	r2, [r5, #0]
 8009adc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae4:	81a3      	strh	r3, [r4, #12]
 8009ae6:	e033      	b.n	8009b50 <__swsetup_r+0x98>
 8009ae8:	0758      	lsls	r0, r3, #29
 8009aea:	d512      	bpl.n	8009b12 <__swsetup_r+0x5a>
 8009aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009aee:	b141      	cbz	r1, 8009b02 <__swsetup_r+0x4a>
 8009af0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009af4:	4299      	cmp	r1, r3
 8009af6:	d002      	beq.n	8009afe <__swsetup_r+0x46>
 8009af8:	4628      	mov	r0, r5
 8009afa:	f7fe fbbf 	bl	800827c <_free_r>
 8009afe:	2300      	movs	r3, #0
 8009b00:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b02:	89a3      	ldrh	r3, [r4, #12]
 8009b04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b08:	81a3      	strh	r3, [r4, #12]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	6063      	str	r3, [r4, #4]
 8009b0e:	6923      	ldr	r3, [r4, #16]
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	f043 0308 	orr.w	r3, r3, #8
 8009b18:	81a3      	strh	r3, [r4, #12]
 8009b1a:	6923      	ldr	r3, [r4, #16]
 8009b1c:	b94b      	cbnz	r3, 8009b32 <__swsetup_r+0x7a>
 8009b1e:	89a3      	ldrh	r3, [r4, #12]
 8009b20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b28:	d003      	beq.n	8009b32 <__swsetup_r+0x7a>
 8009b2a:	4621      	mov	r1, r4
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	f000 f84c 	bl	8009bca <__smakebuf_r>
 8009b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b36:	f013 0201 	ands.w	r2, r3, #1
 8009b3a:	d00a      	beq.n	8009b52 <__swsetup_r+0x9a>
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	60a2      	str	r2, [r4, #8]
 8009b40:	6962      	ldr	r2, [r4, #20]
 8009b42:	4252      	negs	r2, r2
 8009b44:	61a2      	str	r2, [r4, #24]
 8009b46:	6922      	ldr	r2, [r4, #16]
 8009b48:	b942      	cbnz	r2, 8009b5c <__swsetup_r+0xa4>
 8009b4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b4e:	d1c5      	bne.n	8009adc <__swsetup_r+0x24>
 8009b50:	bd38      	pop	{r3, r4, r5, pc}
 8009b52:	0799      	lsls	r1, r3, #30
 8009b54:	bf58      	it	pl
 8009b56:	6962      	ldrpl	r2, [r4, #20]
 8009b58:	60a2      	str	r2, [r4, #8]
 8009b5a:	e7f4      	b.n	8009b46 <__swsetup_r+0x8e>
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	e7f7      	b.n	8009b50 <__swsetup_r+0x98>
 8009b60:	20000188 	.word	0x20000188

08009b64 <memchr>:
 8009b64:	4603      	mov	r3, r0
 8009b66:	b510      	push	{r4, lr}
 8009b68:	b2c9      	uxtb	r1, r1
 8009b6a:	4402      	add	r2, r0
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	4618      	mov	r0, r3
 8009b70:	d101      	bne.n	8009b76 <memchr+0x12>
 8009b72:	2000      	movs	r0, #0
 8009b74:	e003      	b.n	8009b7e <memchr+0x1a>
 8009b76:	7804      	ldrb	r4, [r0, #0]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	428c      	cmp	r4, r1
 8009b7c:	d1f6      	bne.n	8009b6c <memchr+0x8>
 8009b7e:	bd10      	pop	{r4, pc}

08009b80 <__swhatbuf_r>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b88:	4615      	mov	r5, r2
 8009b8a:	2900      	cmp	r1, #0
 8009b8c:	461e      	mov	r6, r3
 8009b8e:	b096      	sub	sp, #88	@ 0x58
 8009b90:	da0c      	bge.n	8009bac <__swhatbuf_r+0x2c>
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	2100      	movs	r1, #0
 8009b96:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b9a:	bf14      	ite	ne
 8009b9c:	2340      	movne	r3, #64	@ 0x40
 8009b9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	6031      	str	r1, [r6, #0]
 8009ba6:	602b      	str	r3, [r5, #0]
 8009ba8:	b016      	add	sp, #88	@ 0x58
 8009baa:	bd70      	pop	{r4, r5, r6, pc}
 8009bac:	466a      	mov	r2, sp
 8009bae:	f000 f849 	bl	8009c44 <_fstat_r>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	dbed      	blt.n	8009b92 <__swhatbuf_r+0x12>
 8009bb6:	9901      	ldr	r1, [sp, #4]
 8009bb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009bbc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009bc0:	4259      	negs	r1, r3
 8009bc2:	4159      	adcs	r1, r3
 8009bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bc8:	e7eb      	b.n	8009ba2 <__swhatbuf_r+0x22>

08009bca <__smakebuf_r>:
 8009bca:	898b      	ldrh	r3, [r1, #12]
 8009bcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bce:	079d      	lsls	r5, r3, #30
 8009bd0:	4606      	mov	r6, r0
 8009bd2:	460c      	mov	r4, r1
 8009bd4:	d507      	bpl.n	8009be6 <__smakebuf_r+0x1c>
 8009bd6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bda:	6023      	str	r3, [r4, #0]
 8009bdc:	6123      	str	r3, [r4, #16]
 8009bde:	2301      	movs	r3, #1
 8009be0:	6163      	str	r3, [r4, #20]
 8009be2:	b003      	add	sp, #12
 8009be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009be6:	466a      	mov	r2, sp
 8009be8:	ab01      	add	r3, sp, #4
 8009bea:	f7ff ffc9 	bl	8009b80 <__swhatbuf_r>
 8009bee:	9f00      	ldr	r7, [sp, #0]
 8009bf0:	4605      	mov	r5, r0
 8009bf2:	4639      	mov	r1, r7
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f7fd f9c5 	bl	8006f84 <_malloc_r>
 8009bfa:	b948      	cbnz	r0, 8009c10 <__smakebuf_r+0x46>
 8009bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c00:	059a      	lsls	r2, r3, #22
 8009c02:	d4ee      	bmi.n	8009be2 <__smakebuf_r+0x18>
 8009c04:	f023 0303 	bic.w	r3, r3, #3
 8009c08:	f043 0302 	orr.w	r3, r3, #2
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	e7e2      	b.n	8009bd6 <__smakebuf_r+0xc>
 8009c10:	89a3      	ldrh	r3, [r4, #12]
 8009c12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c1a:	81a3      	strh	r3, [r4, #12]
 8009c1c:	9b01      	ldr	r3, [sp, #4]
 8009c1e:	6020      	str	r0, [r4, #0]
 8009c20:	b15b      	cbz	r3, 8009c3a <__smakebuf_r+0x70>
 8009c22:	4630      	mov	r0, r6
 8009c24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c28:	f000 f81e 	bl	8009c68 <_isatty_r>
 8009c2c:	b128      	cbz	r0, 8009c3a <__smakebuf_r+0x70>
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	f023 0303 	bic.w	r3, r3, #3
 8009c34:	f043 0301 	orr.w	r3, r3, #1
 8009c38:	81a3      	strh	r3, [r4, #12]
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	431d      	orrs	r5, r3
 8009c3e:	81a5      	strh	r5, [r4, #12]
 8009c40:	e7cf      	b.n	8009be2 <__smakebuf_r+0x18>
	...

08009c44 <_fstat_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	2300      	movs	r3, #0
 8009c48:	4d06      	ldr	r5, [pc, #24]	@ (8009c64 <_fstat_r+0x20>)
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	4608      	mov	r0, r1
 8009c4e:	4611      	mov	r1, r2
 8009c50:	602b      	str	r3, [r5, #0]
 8009c52:	f7f9 faad 	bl	80031b0 <_fstat>
 8009c56:	1c43      	adds	r3, r0, #1
 8009c58:	d102      	bne.n	8009c60 <_fstat_r+0x1c>
 8009c5a:	682b      	ldr	r3, [r5, #0]
 8009c5c:	b103      	cbz	r3, 8009c60 <_fstat_r+0x1c>
 8009c5e:	6023      	str	r3, [r4, #0]
 8009c60:	bd38      	pop	{r3, r4, r5, pc}
 8009c62:	bf00      	nop
 8009c64:	2000395c 	.word	0x2000395c

08009c68 <_isatty_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	4d05      	ldr	r5, [pc, #20]	@ (8009c84 <_isatty_r+0x1c>)
 8009c6e:	4604      	mov	r4, r0
 8009c70:	4608      	mov	r0, r1
 8009c72:	602b      	str	r3, [r5, #0]
 8009c74:	f7f9 faab 	bl	80031ce <_isatty>
 8009c78:	1c43      	adds	r3, r0, #1
 8009c7a:	d102      	bne.n	8009c82 <_isatty_r+0x1a>
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	b103      	cbz	r3, 8009c82 <_isatty_r+0x1a>
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	bd38      	pop	{r3, r4, r5, pc}
 8009c84:	2000395c 	.word	0x2000395c

08009c88 <_init>:
 8009c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8a:	bf00      	nop
 8009c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8e:	bc08      	pop	{r3}
 8009c90:	469e      	mov	lr, r3
 8009c92:	4770      	bx	lr

08009c94 <_fini>:
 8009c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c96:	bf00      	nop
 8009c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c9a:	bc08      	pop	{r3}
 8009c9c:	469e      	mov	lr, r3
 8009c9e:	4770      	bx	lr
