#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb7000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f94d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1fdf150 .functor NOT 1, L_0x1ff1a00, C4<0>, C4<0>, C4<0>;
L_0x1ff1790 .functor XOR 1, L_0x1ff1650, L_0x1ff16f0, C4<0>, C4<0>;
L_0x1ff18f0 .functor XOR 1, L_0x1ff1790, L_0x1ff1850, C4<0>, C4<0>;
v0x1fde4d0_0 .net *"_ivl_10", 0 0, L_0x1ff1850;  1 drivers
v0x1fde5d0_0 .net *"_ivl_12", 0 0, L_0x1ff18f0;  1 drivers
v0x1fde6b0_0 .net *"_ivl_2", 0 0, L_0x1ff15b0;  1 drivers
v0x1fde7a0_0 .net *"_ivl_4", 0 0, L_0x1ff1650;  1 drivers
v0x1fde880_0 .net *"_ivl_6", 0 0, L_0x1ff16f0;  1 drivers
v0x1fde960_0 .net *"_ivl_8", 0 0, L_0x1ff1790;  1 drivers
v0x1fdea40_0 .var "clk", 0 0;
v0x1fdeae0_0 .var/2u "stats1", 159 0;
v0x1fdeba0_0 .var/2u "strobe", 0 0;
v0x1fdecf0_0 .net "tb_match", 0 0, L_0x1ff1a00;  1 drivers
v0x1fdedb0_0 .net "tb_mismatch", 0 0, L_0x1fdf150;  1 drivers
v0x1fdee70_0 .net "x", 0 0, v0x1fda300_0;  1 drivers
v0x1fdef10_0 .net "y", 0 0, v0x1fda3c0_0;  1 drivers
v0x1fdefb0_0 .net "z_dut", 0 0, L_0x1ff1450;  1 drivers
v0x1fdf080_0 .net "z_ref", 0 0, L_0x1fdf3d0;  1 drivers
L_0x1ff15b0 .concat [ 1 0 0 0], L_0x1fdf3d0;
L_0x1ff1650 .concat [ 1 0 0 0], L_0x1fdf3d0;
L_0x1ff16f0 .concat [ 1 0 0 0], L_0x1ff1450;
L_0x1ff1850 .concat [ 1 0 0 0], L_0x1fdf3d0;
L_0x1ff1a00 .cmp/eeq 1, L_0x1ff15b0, L_0x1ff18f0;
S_0x1fa9f70 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1f94d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1fdf220 .functor NOT 1, v0x1fda3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fdf3d0 .functor OR 1, v0x1fda300_0, L_0x1fdf220, C4<0>, C4<0>;
v0x1fb8700_0 .net *"_ivl_0", 0 0, L_0x1fdf220;  1 drivers
v0x1fb87a0_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fd9e00_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fd9ea0_0 .net "z", 0 0, L_0x1fdf3d0;  alias, 1 drivers
S_0x1fd9fe0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1f94d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1fda220_0 .net "clk", 0 0, v0x1fdea40_0;  1 drivers
v0x1fda300_0 .var "x", 0 0;
v0x1fda3c0_0 .var "y", 0 0;
E_0x1f7e1d0 .event negedge, v0x1fda220_0;
E_0x1f80650/0 .event negedge, v0x1fda220_0;
E_0x1f80650/1 .event posedge, v0x1fda220_0;
E_0x1f80650 .event/or E_0x1f80650/0, E_0x1f80650/1;
S_0x1fda460 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1f94d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ff1370 .functor OR 1, L_0x1fdf630, L_0x1ff0410, C4<0>, C4<0>;
L_0x1ff13e0 .functor AND 1, L_0x1ff05e0, L_0x1ff1210, C4<1>, C4<1>;
L_0x1ff1450 .functor XOR 1, L_0x1ff1370, L_0x1ff13e0, C4<0>, C4<0>;
v0x1fddc70_0 .net *"_ivl_0", 0 0, L_0x1ff1370;  1 drivers
v0x1fddd50_0 .net *"_ivl_2", 0 0, L_0x1ff13e0;  1 drivers
v0x1fdde30_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fdded0_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fddf70_0 .net "z", 0 0, L_0x1ff1450;  alias, 1 drivers
v0x1fde010_0 .net "z1", 0 0, L_0x1fdf630;  1 drivers
v0x1fde0b0_0 .net "z2", 0 0, L_0x1ff0410;  1 drivers
v0x1fde180_0 .net "z3", 0 0, L_0x1ff05e0;  1 drivers
v0x1fde250_0 .net "z4", 0 0, L_0x1ff1210;  1 drivers
S_0x1fda640 .scope module, "A1" "module_A" 4 27, 4 1 0, S_0x1fda460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1fdf5a0 .functor XOR 1, v0x1fda300_0, v0x1fda3c0_0, C4<0>, C4<0>;
L_0x1fdf630 .functor AND 1, L_0x1fdf5a0, v0x1fda300_0, C4<1>, C4<1>;
v0x1fda8b0_0 .net *"_ivl_0", 0 0, L_0x1fdf5a0;  1 drivers
v0x1fda9b0_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fdaac0_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fdabb0_0 .net "z", 0 0, L_0x1fdf630;  alias, 1 drivers
S_0x1fdacb0 .scope module, "A2" "module_A" 4 39, 4 1 0, S_0x1fda460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ff0570 .functor XOR 1, v0x1fda300_0, v0x1fda3c0_0, C4<0>, C4<0>;
L_0x1ff05e0 .functor AND 1, L_0x1ff0570, v0x1fda300_0, C4<1>, C4<1>;
v0x1fdaf00_0 .net *"_ivl_0", 0 0, L_0x1ff0570;  1 drivers
v0x1fdb000_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fdb0c0_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fdb160_0 .net "z", 0 0, L_0x1ff05e0;  alias, 1 drivers
S_0x1fdb260 .scope module, "B1" "module_B" 4 33, 4 10 0, S_0x1fda460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1fefcb0 .functor AND 1, L_0x1fef880, L_0x1fefb10, C4<1>, C4<1>;
L_0x1ff0300 .functor AND 1, L_0x1feff00, L_0x1ff0170, C4<1>, C4<1>;
L_0x1ff0410 .functor OR 1, L_0x1fefcb0, L_0x1ff0300, C4<0>, C4<0>;
v0x1fdb4e0_0 .net *"_ivl_0", 31 0, L_0x1fdf760;  1 drivers
L_0x7f23ceab00a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdb5c0_0 .net *"_ivl_11", 30 0, L_0x7f23ceab00a8;  1 drivers
L_0x7f23ceab00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdb6a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f23ceab00f0;  1 drivers
v0x1fdb790_0 .net *"_ivl_14", 0 0, L_0x1fefb10;  1 drivers
v0x1fdb850_0 .net *"_ivl_17", 0 0, L_0x1fefcb0;  1 drivers
v0x1fdb960_0 .net *"_ivl_18", 31 0, L_0x1fefdc0;  1 drivers
L_0x7f23ceab0138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdba40_0 .net *"_ivl_21", 30 0, L_0x7f23ceab0138;  1 drivers
L_0x7f23ceab0180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fdbb20_0 .net/2u *"_ivl_22", 31 0, L_0x7f23ceab0180;  1 drivers
v0x1fdbc00_0 .net *"_ivl_24", 0 0, L_0x1feff00;  1 drivers
v0x1fdbcc0_0 .net *"_ivl_26", 31 0, L_0x1ff0080;  1 drivers
L_0x7f23ceab01c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdbda0_0 .net *"_ivl_29", 30 0, L_0x7f23ceab01c8;  1 drivers
L_0x7f23ceab0018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdbe80_0 .net *"_ivl_3", 30 0, L_0x7f23ceab0018;  1 drivers
L_0x7f23ceab0210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fdbf60_0 .net/2u *"_ivl_30", 31 0, L_0x7f23ceab0210;  1 drivers
v0x1fdc040_0 .net *"_ivl_32", 0 0, L_0x1ff0170;  1 drivers
v0x1fdc100_0 .net *"_ivl_35", 0 0, L_0x1ff0300;  1 drivers
L_0x7f23ceab0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdc1c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f23ceab0060;  1 drivers
v0x1fdc2a0_0 .net *"_ivl_6", 0 0, L_0x1fef880;  1 drivers
v0x1fdc360_0 .net *"_ivl_8", 31 0, L_0x1fef9f0;  1 drivers
v0x1fdc440_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fdc4e0_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fdc610_0 .net "z", 0 0, L_0x1ff0410;  alias, 1 drivers
L_0x1fdf760 .concat [ 1 31 0 0], v0x1fda300_0, L_0x7f23ceab0018;
L_0x1fef880 .cmp/eq 32, L_0x1fdf760, L_0x7f23ceab0060;
L_0x1fef9f0 .concat [ 1 31 0 0], v0x1fda3c0_0, L_0x7f23ceab00a8;
L_0x1fefb10 .cmp/eq 32, L_0x1fef9f0, L_0x7f23ceab00f0;
L_0x1fefdc0 .concat [ 1 31 0 0], v0x1fda300_0, L_0x7f23ceab0138;
L_0x1feff00 .cmp/eq 32, L_0x1fefdc0, L_0x7f23ceab0180;
L_0x1ff0080 .concat [ 1 31 0 0], v0x1fda3c0_0, L_0x7f23ceab01c8;
L_0x1ff0170 .cmp/eq 32, L_0x1ff0080, L_0x7f23ceab0210;
S_0x1fdc750 .scope module, "B2" "module_B" 4 45, 4 10 0, S_0x1fda460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ff0b00 .functor AND 1, L_0x1ff07e0, L_0x1ff09c0, C4<1>, C4<1>;
L_0x1ff1100 .functor AND 1, L_0x1ff0d00, L_0x1ff0f70, C4<1>, C4<1>;
L_0x1ff1210 .functor OR 1, L_0x1ff0b00, L_0x1ff1100, C4<0>, C4<0>;
v0x1fdc950_0 .net *"_ivl_0", 31 0, L_0x1ff06f0;  1 drivers
L_0x7f23ceab02e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdca50_0 .net *"_ivl_11", 30 0, L_0x7f23ceab02e8;  1 drivers
L_0x7f23ceab0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdcb30_0 .net/2u *"_ivl_12", 31 0, L_0x7f23ceab0330;  1 drivers
v0x1fdcbf0_0 .net *"_ivl_14", 0 0, L_0x1ff09c0;  1 drivers
v0x1fdccb0_0 .net *"_ivl_17", 0 0, L_0x1ff0b00;  1 drivers
v0x1fdcd70_0 .net *"_ivl_18", 31 0, L_0x1ff0c10;  1 drivers
L_0x7f23ceab0378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdce50_0 .net *"_ivl_21", 30 0, L_0x7f23ceab0378;  1 drivers
L_0x7f23ceab03c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fdcf30_0 .net/2u *"_ivl_22", 31 0, L_0x7f23ceab03c0;  1 drivers
v0x1fdd010_0 .net *"_ivl_24", 0 0, L_0x1ff0d00;  1 drivers
v0x1fdd160_0 .net *"_ivl_26", 31 0, L_0x1ff0e80;  1 drivers
L_0x7f23ceab0408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdd240_0 .net *"_ivl_29", 30 0, L_0x7f23ceab0408;  1 drivers
L_0x7f23ceab0258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdd320_0 .net *"_ivl_3", 30 0, L_0x7f23ceab0258;  1 drivers
L_0x7f23ceab0450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fdd400_0 .net/2u *"_ivl_30", 31 0, L_0x7f23ceab0450;  1 drivers
v0x1fdd4e0_0 .net *"_ivl_32", 0 0, L_0x1ff0f70;  1 drivers
v0x1fdd5a0_0 .net *"_ivl_35", 0 0, L_0x1ff1100;  1 drivers
L_0x7f23ceab02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fdd660_0 .net/2u *"_ivl_4", 31 0, L_0x7f23ceab02a0;  1 drivers
v0x1fdd740_0 .net *"_ivl_6", 0 0, L_0x1ff07e0;  1 drivers
v0x1fdd910_0 .net *"_ivl_8", 31 0, L_0x1ff08d0;  1 drivers
v0x1fdd9f0_0 .net "x", 0 0, v0x1fda300_0;  alias, 1 drivers
v0x1fdda90_0 .net "y", 0 0, v0x1fda3c0_0;  alias, 1 drivers
v0x1fddb30_0 .net "z", 0 0, L_0x1ff1210;  alias, 1 drivers
L_0x1ff06f0 .concat [ 1 31 0 0], v0x1fda300_0, L_0x7f23ceab0258;
L_0x1ff07e0 .cmp/eq 32, L_0x1ff06f0, L_0x7f23ceab02a0;
L_0x1ff08d0 .concat [ 1 31 0 0], v0x1fda3c0_0, L_0x7f23ceab02e8;
L_0x1ff09c0 .cmp/eq 32, L_0x1ff08d0, L_0x7f23ceab0330;
L_0x1ff0c10 .concat [ 1 31 0 0], v0x1fda300_0, L_0x7f23ceab0378;
L_0x1ff0d00 .cmp/eq 32, L_0x1ff0c10, L_0x7f23ceab03c0;
L_0x1ff0e80 .concat [ 1 31 0 0], v0x1fda3c0_0, L_0x7f23ceab0408;
L_0x1ff0f70 .cmp/eq 32, L_0x1ff0e80, L_0x7f23ceab0450;
S_0x1fde320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1f94d40;
 .timescale -12 -12;
E_0x1f80790 .event anyedge, v0x1fdeba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fdeba0_0;
    %nor/r;
    %assign/vec4 v0x1fdeba0_0, 0;
    %wait E_0x1f80790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd9fe0;
T_1 ;
    %wait E_0x1f80650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1fda3c0_0, 0;
    %assign/vec4 v0x1fda300_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1fd9fe0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f7e1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f94d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fdea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fdeba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f94d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fdea40_0;
    %inv;
    %store/vec4 v0x1fdea40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1f94d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fda220_0, v0x1fdedb0_0, v0x1fdee70_0, v0x1fdef10_0, v0x1fdf080_0, v0x1fdefb0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f94d40;
T_6 ;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1f94d40;
T_7 ;
    %wait E_0x1f80650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fdeae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdeae0_0, 4, 32;
    %load/vec4 v0x1fdecf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdeae0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fdeae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdeae0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1fdf080_0;
    %load/vec4 v0x1fdf080_0;
    %load/vec4 v0x1fdefb0_0;
    %xor;
    %load/vec4 v0x1fdf080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdeae0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1fdeae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdeae0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/mt2015_q4/iter0/response30/top_module.sv";
