{
  "name": "ostd::arch::kernel::apic::DestinationShorthand",
  "constructors": [],
  "access_self_as_arg": {
    "read": [],
    "write": [],
    "other": [
      "ostd::arch::kernel::apic::Icr::new"
    ]
  },
  "access_self_as_locals": {
    "read": [],
    "write": [],
    "other": [
      "ostd::arch::boot::smp::send_startup_to_all_aps",
      "ostd::arch::boot::smp::send_init_to_all_aps",
      "ostd::arch::boot::smp::send_init_deassert",
      "ostd::arch::irq::ipi::send_ipi"
    ]
  },
  "access_field": [],
  "span": "ostd/src/arch/x86/kernel/apic/mod.rs:272:1: 272:30",
  "src": "pub enum DestinationShorthand",
  "kind": "Enum",
  "doc_adt": " Indicates whether a shorthand notation is used to specify the destination of\n the interrupt and, if so, which shorthand is used. Destination shorthands are\n used in place of the 8-bit destination field, and can be sent by software\n using a single write to the low doubleword of the ICR.\n\n Shorthands are defined for the following cases: software self interrupt, IPIs\n to all processors in the system including the sender, IPIs to all processors\n in the system excluding the sender.\n",
  "variant_fields": {
    "VariantIdx(Some(0))-FieldIdx(None)": {
      "name": "NoShorthand",
      "doc": ""
    },
    "VariantIdx(Some(1))-FieldIdx(None)": {
      "name": "MySelf",
      "doc": ""
    },
    "VariantIdx(Some(2))-FieldIdx(None)": {
      "name": "AllIncludingSelf",
      "doc": ""
    },
    "VariantIdx(Some(3))-FieldIdx(None)": {
      "name": "AllExcludingSelf",
      "doc": ""
    }
  }
}