
noma_demoV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009af8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  08009c08  08009c08  00019c08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a70c  0800a70c  0001a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a714  0800a714  0001a714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a718  0800a718  0001a718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000698  20000000  0800a71c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000fb4  20000698  0800adb4  00020698  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  2000164c  0800adb4  0002164c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020698  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cd87  00000000  00000000  000206c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002826  00000000  00000000  0002d448  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000980  00000000  00000000  0002fc70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000828  00000000  00000000  000305f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000049ca  00000000  00000000  00030e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002b64  00000000  00000000  000357e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00038346  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000037f4  00000000  00000000  000383c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000000df  00000000  00000000  0003bbb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000698 	.word	0x20000698
 800012c:	00000000 	.word	0x00000000
 8000130:	08009bf0 	.word	0x08009bf0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000069c 	.word	0x2000069c
 800014c:	08009bf0 	.word	0x08009bf0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2uiz>:
 8000a80:	004a      	lsls	r2, r1, #1
 8000a82:	d211      	bcs.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a88:	d211      	bcs.n	8000aae <__aeabi_d2uiz+0x2e>
 8000a8a:	d50d      	bpl.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a94:	d40e      	bmi.n	8000ab4 <__aeabi_d2uiz+0x34>
 8000a96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	4770      	bx	lr
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	4770      	bx	lr
 8000aae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_d2uiz+0x3a>
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0000 	mov.w	r0, #0
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2f>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac8:	bf24      	itt	cs
 8000aca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ace:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad2:	d90d      	bls.n	8000af0 <__aeabi_d2f+0x30>
 8000ad4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000adc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae8:	bf08      	it	eq
 8000aea:	f020 0001 	biceq.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af4:	d121      	bne.n	8000b3a <__aeabi_d2f+0x7a>
 8000af6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afa:	bfbc      	itt	lt
 8000afc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	4770      	bxlt	lr
 8000b02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0a:	f1c2 0218 	rsb	r2, r2, #24
 8000b0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b16:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	f040 0001 	orrne.w	r0, r0, #1
 8000b20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b2c:	ea40 000c 	orr.w	r0, r0, ip
 8000b30:	fa23 f302 	lsr.w	r3, r3, r2
 8000b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b38:	e7cc      	b.n	8000ad4 <__aeabi_d2f+0x14>
 8000b3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3e:	d107      	bne.n	8000b50 <__aeabi_d2f+0x90>
 8000b40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b44:	bf1e      	ittt	ne
 8000b46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4e:	4770      	bxne	lr
 8000b50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_uldivmod>:
 8000b60:	b953      	cbnz	r3, 8000b78 <__aeabi_uldivmod+0x18>
 8000b62:	b94a      	cbnz	r2, 8000b78 <__aeabi_uldivmod+0x18>
 8000b64:	2900      	cmp	r1, #0
 8000b66:	bf08      	it	eq
 8000b68:	2800      	cmpeq	r0, #0
 8000b6a:	bf1c      	itt	ne
 8000b6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b70:	f04f 30ff 	movne.w	r0, #4294967295
 8000b74:	f000 b97a 	b.w	8000e6c <__aeabi_idiv0>
 8000b78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b80:	f000 f806 	bl	8000b90 <__udivmoddi4>
 8000b84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b8c:	b004      	add	sp, #16
 8000b8e:	4770      	bx	lr

08000b90 <__udivmoddi4>:
 8000b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b94:	468c      	mov	ip, r1
 8000b96:	460e      	mov	r6, r1
 8000b98:	4604      	mov	r4, r0
 8000b9a:	9d08      	ldr	r5, [sp, #32]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d150      	bne.n	8000c42 <__udivmoddi4+0xb2>
 8000ba0:	428a      	cmp	r2, r1
 8000ba2:	4617      	mov	r7, r2
 8000ba4:	d96c      	bls.n	8000c80 <__udivmoddi4+0xf0>
 8000ba6:	fab2 fe82 	clz	lr, r2
 8000baa:	f1be 0f00 	cmp.w	lr, #0
 8000bae:	d00b      	beq.n	8000bc8 <__udivmoddi4+0x38>
 8000bb0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bb4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bb8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bbc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bc0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bc4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bc8:	0c3a      	lsrs	r2, r7, #16
 8000bca:	fbbc f9f2 	udiv	r9, ip, r2
 8000bce:	b2bb      	uxth	r3, r7
 8000bd0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000bd4:	fb09 fa03 	mul.w	sl, r9, r3
 8000bd8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bdc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000be0:	45b2      	cmp	sl, r6
 8000be2:	d90a      	bls.n	8000bfa <__udivmoddi4+0x6a>
 8000be4:	19f6      	adds	r6, r6, r7
 8000be6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bea:	f080 8125 	bcs.w	8000e38 <__udivmoddi4+0x2a8>
 8000bee:	45b2      	cmp	sl, r6
 8000bf0:	f240 8122 	bls.w	8000e38 <__udivmoddi4+0x2a8>
 8000bf4:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf8:	443e      	add	r6, r7
 8000bfa:	eba6 060a 	sub.w	r6, r6, sl
 8000bfe:	fbb6 f0f2 	udiv	r0, r6, r2
 8000c02:	fb02 6610 	mls	r6, r2, r0, r6
 8000c06:	fb00 f303 	mul.w	r3, r0, r3
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c10:	42a3      	cmp	r3, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x98>
 8000c14:	19e4      	adds	r4, r4, r7
 8000c16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c1a:	f080 810b 	bcs.w	8000e34 <__udivmoddi4+0x2a4>
 8000c1e:	42a3      	cmp	r3, r4
 8000c20:	f240 8108 	bls.w	8000e34 <__udivmoddi4+0x2a4>
 8000c24:	3802      	subs	r0, #2
 8000c26:	443c      	add	r4, r7
 8000c28:	2100      	movs	r1, #0
 8000c2a:	1ae4      	subs	r4, r4, r3
 8000c2c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c30:	2d00      	cmp	r5, #0
 8000c32:	d062      	beq.n	8000cfa <__udivmoddi4+0x16a>
 8000c34:	2300      	movs	r3, #0
 8000c36:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c3a:	602c      	str	r4, [r5, #0]
 8000c3c:	606b      	str	r3, [r5, #4]
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0xc6>
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d055      	beq.n	8000cf6 <__udivmoddi4+0x166>
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c50:	4608      	mov	r0, r1
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	fab3 f183 	clz	r1, r3
 8000c5a:	2900      	cmp	r1, #0
 8000c5c:	f040 808f 	bne.w	8000d7e <__udivmoddi4+0x1ee>
 8000c60:	42b3      	cmp	r3, r6
 8000c62:	d302      	bcc.n	8000c6a <__udivmoddi4+0xda>
 8000c64:	4282      	cmp	r2, r0
 8000c66:	f200 80fc 	bhi.w	8000e62 <__udivmoddi4+0x2d2>
 8000c6a:	1a84      	subs	r4, r0, r2
 8000c6c:	eb66 0603 	sbc.w	r6, r6, r3
 8000c70:	2001      	movs	r0, #1
 8000c72:	46b4      	mov	ip, r6
 8000c74:	2d00      	cmp	r5, #0
 8000c76:	d040      	beq.n	8000cfa <__udivmoddi4+0x16a>
 8000c78:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c80:	b912      	cbnz	r2, 8000c88 <__udivmoddi4+0xf8>
 8000c82:	2701      	movs	r7, #1
 8000c84:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c88:	fab7 fe87 	clz	lr, r7
 8000c8c:	f1be 0f00 	cmp.w	lr, #0
 8000c90:	d135      	bne.n	8000cfe <__udivmoddi4+0x16e>
 8000c92:	2101      	movs	r1, #1
 8000c94:	1bf6      	subs	r6, r6, r7
 8000c96:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c9a:	fa1f f887 	uxth.w	r8, r7
 8000c9e:	fbb6 f2fc 	udiv	r2, r6, ip
 8000ca2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000ca6:	fb08 f002 	mul.w	r0, r8, r2
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000cb0:	42b0      	cmp	r0, r6
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x134>
 8000cb4:	19f6      	adds	r6, r6, r7
 8000cb6:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x132>
 8000cbc:	42b0      	cmp	r0, r6
 8000cbe:	f200 80d2 	bhi.w	8000e66 <__udivmoddi4+0x2d6>
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	1a36      	subs	r6, r6, r0
 8000cc6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cca:	fb0c 6610 	mls	r6, ip, r0, r6
 8000cce:	fb08 f800 	mul.w	r8, r8, r0
 8000cd2:	b2a3      	uxth	r3, r4
 8000cd4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cd8:	45a0      	cmp	r8, r4
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x15c>
 8000cdc:	19e4      	adds	r4, r4, r7
 8000cde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x15a>
 8000ce4:	45a0      	cmp	r8, r4
 8000ce6:	f200 80b9 	bhi.w	8000e5c <__udivmoddi4+0x2cc>
 8000cea:	4618      	mov	r0, r3
 8000cec:	eba4 0408 	sub.w	r4, r4, r8
 8000cf0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cf4:	e79c      	b.n	8000c30 <__udivmoddi4+0xa0>
 8000cf6:	4629      	mov	r1, r5
 8000cf8:	4628      	mov	r0, r5
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d02:	f1ce 0320 	rsb	r3, lr, #32
 8000d06:	fa26 f203 	lsr.w	r2, r6, r3
 8000d0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d0e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d12:	fa1f f887 	uxth.w	r8, r7
 8000d16:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d1a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d1e:	fa20 f303 	lsr.w	r3, r0, r3
 8000d22:	fb01 f908 	mul.w	r9, r1, r8
 8000d26:	4333      	orrs	r3, r6
 8000d28:	0c1e      	lsrs	r6, r3, #16
 8000d2a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d2e:	45b1      	cmp	r9, r6
 8000d30:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x1ba>
 8000d36:	19f6      	adds	r6, r6, r7
 8000d38:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d3c:	f080 808c 	bcs.w	8000e58 <__udivmoddi4+0x2c8>
 8000d40:	45b1      	cmp	r9, r6
 8000d42:	f240 8089 	bls.w	8000e58 <__udivmoddi4+0x2c8>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443e      	add	r6, r7
 8000d4a:	eba6 0609 	sub.w	r6, r6, r9
 8000d4e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d52:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d56:	fb00 f908 	mul.w	r9, r0, r8
 8000d5a:	b29e      	uxth	r6, r3
 8000d5c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d60:	45b1      	cmp	r9, r6
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x1e4>
 8000d64:	19f6      	adds	r6, r6, r7
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d271      	bcs.n	8000e50 <__udivmoddi4+0x2c0>
 8000d6c:	45b1      	cmp	r9, r6
 8000d6e:	d96f      	bls.n	8000e50 <__udivmoddi4+0x2c0>
 8000d70:	3802      	subs	r0, #2
 8000d72:	443e      	add	r6, r7
 8000d74:	eba6 0609 	sub.w	r6, r6, r9
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	e78f      	b.n	8000c9e <__udivmoddi4+0x10e>
 8000d7e:	f1c1 0720 	rsb	r7, r1, #32
 8000d82:	fa22 f807 	lsr.w	r8, r2, r7
 8000d86:	408b      	lsls	r3, r1
 8000d88:	ea48 0303 	orr.w	r3, r8, r3
 8000d8c:	fa26 f407 	lsr.w	r4, r6, r7
 8000d90:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d94:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d98:	fa1f fc83 	uxth.w	ip, r3
 8000d9c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000da0:	408e      	lsls	r6, r1
 8000da2:	fa20 f807 	lsr.w	r8, r0, r7
 8000da6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000daa:	ea48 0806 	orr.w	r8, r8, r6
 8000dae:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000db2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000db6:	45a2      	cmp	sl, r4
 8000db8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbc:	fa00 f601 	lsl.w	r6, r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x244>
 8000dc2:	18e4      	adds	r4, r4, r3
 8000dc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc8:	d244      	bcs.n	8000e54 <__udivmoddi4+0x2c4>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d942      	bls.n	8000e54 <__udivmoddi4+0x2c4>
 8000dce:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd2:	441c      	add	r4, r3
 8000dd4:	eba4 040a 	sub.w	r4, r4, sl
 8000dd8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ddc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000de0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000de4:	fa1f f888 	uxth.w	r8, r8
 8000de8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dec:	45a4      	cmp	ip, r4
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x270>
 8000df0:	18e4      	adds	r4, r4, r3
 8000df2:	f100 3eff 	add.w	lr, r0, #4294967295
 8000df6:	d229      	bcs.n	8000e4c <__udivmoddi4+0x2bc>
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d927      	bls.n	8000e4c <__udivmoddi4+0x2bc>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	441c      	add	r4, r3
 8000e00:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e04:	fba0 8902 	umull	r8, r9, r0, r2
 8000e08:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e0c:	45cc      	cmp	ip, r9
 8000e0e:	46c2      	mov	sl, r8
 8000e10:	46ce      	mov	lr, r9
 8000e12:	d315      	bcc.n	8000e40 <__udivmoddi4+0x2b0>
 8000e14:	d012      	beq.n	8000e3c <__udivmoddi4+0x2ac>
 8000e16:	b155      	cbz	r5, 8000e2e <__udivmoddi4+0x29e>
 8000e18:	ebb6 030a 	subs.w	r3, r6, sl
 8000e1c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e20:	fa06 f707 	lsl.w	r7, r6, r7
 8000e24:	40cb      	lsrs	r3, r1
 8000e26:	431f      	orrs	r7, r3
 8000e28:	40ce      	lsrs	r6, r1
 8000e2a:	602f      	str	r7, [r5, #0]
 8000e2c:	606e      	str	r6, [r5, #4]
 8000e2e:	2100      	movs	r1, #0
 8000e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e34:	4610      	mov	r0, r2
 8000e36:	e6f7      	b.n	8000c28 <__udivmoddi4+0x98>
 8000e38:	4689      	mov	r9, r1
 8000e3a:	e6de      	b.n	8000bfa <__udivmoddi4+0x6a>
 8000e3c:	4546      	cmp	r6, r8
 8000e3e:	d2ea      	bcs.n	8000e16 <__udivmoddi4+0x286>
 8000e40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e44:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e48:	3801      	subs	r0, #1
 8000e4a:	e7e4      	b.n	8000e16 <__udivmoddi4+0x286>
 8000e4c:	4670      	mov	r0, lr
 8000e4e:	e7d7      	b.n	8000e00 <__udivmoddi4+0x270>
 8000e50:	4618      	mov	r0, r3
 8000e52:	e78f      	b.n	8000d74 <__udivmoddi4+0x1e4>
 8000e54:	4681      	mov	r9, r0
 8000e56:	e7bd      	b.n	8000dd4 <__udivmoddi4+0x244>
 8000e58:	4611      	mov	r1, r2
 8000e5a:	e776      	b.n	8000d4a <__udivmoddi4+0x1ba>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	443c      	add	r4, r7
 8000e60:	e744      	b.n	8000cec <__udivmoddi4+0x15c>
 8000e62:	4608      	mov	r0, r1
 8000e64:	e706      	b.n	8000c74 <__udivmoddi4+0xe4>
 8000e66:	3a02      	subs	r2, #2
 8000e68:	443e      	add	r6, r7
 8000e6a:	e72b      	b.n	8000cc4 <__udivmoddi4+0x134>

08000e6c <__aeabi_idiv0>:
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d106      	bne.n	8000e8c <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000e7e:	4a09      	ldr	r2, [pc, #36]	; (8000ea4 <SysTick_CLKSourceConfig+0x34>)
 8000e80:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <SysTick_CLKSourceConfig+0x34>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000e8a:	e005      	b.n	8000e98 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000e8c:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <SysTick_CLKSourceConfig+0x34>)
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <SysTick_CLKSourceConfig+0x34>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f023 0304 	bic.w	r3, r3, #4
 8000e96:	6013      	str	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e010 	.word	0xe000e010

08000ea8 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <FLASH_SetLatency+0x34>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000ec0:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8000eca:	4a04      	ldr	r2, [pc, #16]	; (8000edc <FLASH_SetLatency+0x34>)
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40022000 	.word	0x40022000

08000ee0 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8000ee8:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <FLASH_PrefetchBufferCmd+0x2c>)
 8000eea:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <FLASH_PrefetchBufferCmd+0x2c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 0310 	bic.w	r3, r3, #16
 8000ef2:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8000ef4:	4905      	ldr	r1, [pc, #20]	; (8000f0c <FLASH_PrefetchBufferCmd+0x2c>)
 8000ef6:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <FLASH_PrefetchBufferCmd+0x2c>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	600b      	str	r3, [r1, #0]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40022000 	.word	0x40022000

08000f10 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	; 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	78db      	ldrb	r3, [r3, #3]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	78db      	ldrb	r3, [r3, #3]
 8000f40:	f003 0310 	and.w	r3, r3, #16
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d005      	beq.n	8000f54 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	789b      	ldrb	r3, [r3, #2]
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d044      	beq.n	8000fe8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	61bb      	str	r3, [r7, #24]
 8000f68:	e038      	b.n	8000fdc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d126      	bne.n	8000fd6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000f8e:	220f      	movs	r2, #15
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000fa2:	69fa      	ldr	r2, [r7, #28]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	78db      	ldrb	r3, [r3, #3]
 8000fb4:	2b28      	cmp	r3, #40	; 0x28
 8000fb6:	d105      	bne.n	8000fc4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	409a      	lsls	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	615a      	str	r2, [r3, #20]
 8000fc2:	e008      	b.n	8000fd6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	78db      	ldrb	r3, [r3, #3]
 8000fc8:	2b48      	cmp	r3, #72	; 0x48
 8000fca:	d104      	bne.n	8000fd6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	409a      	lsls	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	61bb      	str	r3, [r7, #24]
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	2b07      	cmp	r3, #7
 8000fe0:	d9c3      	bls.n	8000f6a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	2bff      	cmp	r3, #255	; 0xff
 8000fee:	d946      	bls.n	800107e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
 8000ffa:	e03a      	b.n	8001072 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	3308      	adds	r3, #8
 8001000:	2201      	movs	r2, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	429a      	cmp	r2, r3
 800101a:	d127      	bne.n	800106c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001022:	220f      	movs	r2, #15
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	43db      	mvns	r3, r3
 8001030:	697a      	ldr	r2, [r7, #20]
 8001032:	4013      	ands	r3, r2
 8001034:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	4313      	orrs	r3, r2
 8001042:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	78db      	ldrb	r3, [r3, #3]
 8001048:	2b28      	cmp	r3, #40	; 0x28
 800104a:	d105      	bne.n	8001058 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	3308      	adds	r3, #8
 8001050:	2201      	movs	r2, #1
 8001052:	409a      	lsls	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	2b48      	cmp	r3, #72	; 0x48
 800105e:	d105      	bne.n	800106c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	3308      	adds	r3, #8
 8001064:	2201      	movs	r2, #1
 8001066:	409a      	lsls	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	3301      	adds	r3, #1
 8001070:	61bb      	str	r3, [r7, #24]
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	2b07      	cmp	r3, #7
 8001076:	d9c1      	bls.n	8000ffc <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	697a      	ldr	r2, [r7, #20]
 800107c:	605a      	str	r2, [r3, #4]
  }
}
 800107e:	bf00      	nop
 8001080:	3724      	adds	r7, #36	; 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001094:	887a      	ldrh	r2, [r7, #2]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	611a      	str	r2, [r3, #16]
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80010b0:	887a      	ldrh	r2, [r7, #2]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	615a      	str	r2, [r3, #20]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80010c8:	4a13      	ldr	r2, [pc, #76]	; (8001118 <RCC_HSEConfig+0x58>)
 80010ca:	4b13      	ldr	r3, [pc, #76]	; (8001118 <RCC_HSEConfig+0x58>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010d2:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80010d4:	4a10      	ldr	r2, [pc, #64]	; (8001118 <RCC_HSEConfig+0x58>)
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <RCC_HSEConfig+0x58>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010de:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e6:	d003      	beq.n	80010f0 <RCC_HSEConfig+0x30>
 80010e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80010ec:	d007      	beq.n	80010fe <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 80010ee:	e00d      	b.n	800110c <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 80010f0:	4a09      	ldr	r2, [pc, #36]	; (8001118 <RCC_HSEConfig+0x58>)
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <RCC_HSEConfig+0x58>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
      break;
 80010fc:	e006      	b.n	800110c <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80010fe:	4a06      	ldr	r2, [pc, #24]	; (8001118 <RCC_HSEConfig+0x58>)
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <RCC_HSEConfig+0x58>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8001108:	6013      	str	r3, [r2, #0]
      break;
 800110a:	bf00      	nop
  }
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8001126:	2300      	movs	r3, #0
 8001128:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 800112a:	2300      	movs	r3, #0
 800112c:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800112e:	2031      	movs	r0, #49	; 0x31
 8001130:	f000 f9b4 	bl	800149c <RCC_GetFlagStatus>
 8001134:	4603      	mov	r3, r0
 8001136:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001144:	d002      	beq.n	800114c <RCC_WaitForHSEStartUp+0x30>
 8001146:	79bb      	ldrb	r3, [r7, #6]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0f0      	beq.n	800112e <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 800114c:	2031      	movs	r0, #49	; 0x31
 800114e:	f000 f9a5 	bl	800149c <RCC_GetFlagStatus>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d002      	beq.n	800115e <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8001158:	2301      	movs	r3, #1
 800115a:	71fb      	strb	r3, [r7, #7]
 800115c:	e001      	b.n	8001162 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 800115e:	2300      	movs	r3, #0
 8001160:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8001162:	79fb      	ldrb	r3, [r7, #7]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800117a:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <RCC_PLLConfig+0x38>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001186:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	4313      	orrs	r3, r2
 800118e:	68fa      	ldr	r2, [r7, #12]
 8001190:	4313      	orrs	r3, r2
 8001192:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001194:	4a03      	ldr	r2, [pc, #12]	; (80011a4 <RCC_PLLConfig+0x38>)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	6053      	str	r3, [r2, #4]
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr
 80011a4:	40021000 	.word	0x40021000

080011a8 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80011b2:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <RCC_PLLCmd+0x1c>)
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	42420060 	.word	0x42420060

080011c8 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <RCC_SYSCLKConfig+0x34>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	f023 0303 	bic.w	r3, r3, #3
 80011e0:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <RCC_SYSCLKConfig+0x34>)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	6053      	str	r3, [r2, #4]
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <RCC_GetSYSCLKSource+0x18>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f003 030c 	and.w	r3, r3, #12
 800120e:	b2db      	uxtb	r3, r3
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	40021000 	.word	0x40021000

0800121c <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <RCC_HCLKConfig+0x34>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001234:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4313      	orrs	r3, r2
 800123c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800123e:	4a04      	ldr	r2, [pc, #16]	; (8001250 <RCC_HCLKConfig+0x34>)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	6053      	str	r3, [r2, #4]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000

08001254 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <RCC_PCLK1Config+0x34>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800126c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4313      	orrs	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001276:	4a04      	ldr	r2, [pc, #16]	; (8001288 <RCC_PCLK1Config+0x34>)
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6053      	str	r3, [r2, #4]
}
 800127c:	bf00      	nop
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000

0800128c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <RCC_PCLK2Config+0x34>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80012a4:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80012b0:	4a03      	ldr	r2, [pc, #12]	; (80012c0 <RCC_PCLK2Config+0x34>)
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	6053      	str	r3, [r2, #4]
}
 80012b6:	bf00      	nop
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	40021000 	.word	0x40021000

080012c4 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80012dc:	4b4c      	ldr	r3, [pc, #304]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f003 030c 	and.w	r3, r3, #12
 80012e4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	2b04      	cmp	r3, #4
 80012ea:	d007      	beq.n	80012fc <RCC_GetClocksFreq+0x38>
 80012ec:	2b08      	cmp	r3, #8
 80012ee:	d009      	beq.n	8001304 <RCC_GetClocksFreq+0x40>
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d133      	bne.n	800135c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a47      	ldr	r2, [pc, #284]	; (8001414 <RCC_GetClocksFreq+0x150>)
 80012f8:	601a      	str	r2, [r3, #0]
      break;
 80012fa:	e033      	b.n	8001364 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a45      	ldr	r2, [pc, #276]	; (8001414 <RCC_GetClocksFreq+0x150>)
 8001300:	601a      	str	r2, [r3, #0]
      break;
 8001302:	e02f      	b.n	8001364 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001304:	4b42      	ldr	r3, [pc, #264]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800130c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800130e:	4b40      	ldr	r3, [pc, #256]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001316:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	0c9b      	lsrs	r3, r3, #18
 800131c:	3302      	adds	r3, #2
 800131e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d106      	bne.n	8001334 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4a3b      	ldr	r2, [pc, #236]	; (8001418 <RCC_GetClocksFreq+0x154>)
 800132a:	fb02 f203 	mul.w	r2, r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001332:	e017      	b.n	8001364 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001334:	4b36      	ldr	r3, [pc, #216]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d006      	beq.n	800134e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4a35      	ldr	r2, [pc, #212]	; (8001418 <RCC_GetClocksFreq+0x154>)
 8001344:	fb02 f203 	mul.w	r2, r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	601a      	str	r2, [r3, #0]
      break;
 800134c:	e00a      	b.n	8001364 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	4a30      	ldr	r2, [pc, #192]	; (8001414 <RCC_GetClocksFreq+0x150>)
 8001352:	fb02 f203 	mul.w	r2, r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
      break;
 800135a:	e003      	b.n	8001364 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4a2d      	ldr	r2, [pc, #180]	; (8001414 <RCC_GetClocksFreq+0x150>)
 8001360:	601a      	str	r2, [r3, #0]
      break;
 8001362:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001364:	4b2a      	ldr	r3, [pc, #168]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800136c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	091b      	lsrs	r3, r3, #4
 8001372:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001374:	4a29      	ldr	r2, [pc, #164]	; (800141c <RCC_GetClocksFreq+0x158>)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	4413      	add	r3, r2
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	40da      	lsrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800138c:	4b20      	ldr	r3, [pc, #128]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001394:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800139c:	4a1f      	ldr	r2, [pc, #124]	; (800141c <RCC_GetClocksFreq+0x158>)
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	4413      	add	r3, r2
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	40da      	lsrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80013b4:	4b16      	ldr	r3, [pc, #88]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013bc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	0adb      	lsrs	r3, r3, #11
 80013c2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80013c4:	4a15      	ldr	r2, [pc, #84]	; (800141c <RCC_GetClocksFreq+0x158>)
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	40da      	lsrs	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <RCC_GetClocksFreq+0x14c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013e4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	0b9b      	lsrs	r3, r3, #14
 80013ea:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80013ec:	4a0c      	ldr	r2, [pc, #48]	; (8001420 <RCC_GetClocksFreq+0x15c>)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	4413      	add	r3, r2
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	611a      	str	r2, [r3, #16]
}
 8001406:	bf00      	nop
 8001408:	371c      	adds	r7, #28
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	40021000 	.word	0x40021000
 8001414:	007a1200 	.word	0x007a1200
 8001418:	003d0900 	.word	0x003d0900
 800141c:	20000000 	.word	0x20000000
 8001420:	20000010 	.word	0x20000010

08001424 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d006      	beq.n	8001444 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001436:	4909      	ldr	r1, [pc, #36]	; (800145c <RCC_APB2PeriphClockCmd+0x38>)
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <RCC_APB2PeriphClockCmd+0x38>)
 800143a:	699a      	ldr	r2, [r3, #24]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4313      	orrs	r3, r2
 8001440:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001442:	e006      	b.n	8001452 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001444:	4905      	ldr	r1, [pc, #20]	; (800145c <RCC_APB2PeriphClockCmd+0x38>)
 8001446:	4b05      	ldr	r3, [pc, #20]	; (800145c <RCC_APB2PeriphClockCmd+0x38>)
 8001448:	699a      	ldr	r2, [r3, #24]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	43db      	mvns	r3, r3
 800144e:	4013      	ands	r3, r2
 8001450:	618b      	str	r3, [r1, #24]
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	40021000 	.word	0x40021000

08001460 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d006      	beq.n	8001480 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001472:	4909      	ldr	r1, [pc, #36]	; (8001498 <RCC_APB1PeriphClockCmd+0x38>)
 8001474:	4b08      	ldr	r3, [pc, #32]	; (8001498 <RCC_APB1PeriphClockCmd+0x38>)
 8001476:	69da      	ldr	r2, [r3, #28]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4313      	orrs	r3, r2
 800147c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800147e:	e006      	b.n	800148e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001480:	4905      	ldr	r1, [pc, #20]	; (8001498 <RCC_APB1PeriphClockCmd+0x38>)
 8001482:	4b05      	ldr	r3, [pc, #20]	; (8001498 <RCC_APB1PeriphClockCmd+0x38>)
 8001484:	69da      	ldr	r2, [r3, #28]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	43db      	mvns	r3, r3
 800148a:	4013      	ands	r3, r2
 800148c:	61cb      	str	r3, [r1, #28]
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	40021000 	.word	0x40021000

0800149c <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800149c:	b480      	push	{r7}
 800149e:	b087      	sub	sp, #28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	095b      	lsrs	r3, r3, #5
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d103      	bne.n	80014c8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <RCC_GetFlagStatus+0x70>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	e009      	b.n	80014dc <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d103      	bne.n	80014d6 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80014ce:	4b0f      	ldr	r3, [pc, #60]	; (800150c <RCC_GetFlagStatus+0x70>)
 80014d0:	6a1b      	ldr	r3, [r3, #32]
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	e002      	b.n	80014dc <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <RCC_GetFlagStatus+0x70>)
 80014d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014da:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	f003 031f 	and.w	r3, r3, #31
 80014e2:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80014f4:	2301      	movs	r3, #1
 80014f6:	74fb      	strb	r3, [r7, #19]
 80014f8:	e001      	b.n	80014fe <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80014fa:	2300      	movs	r3, #0
 80014fc:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 80014fe:	7cfb      	ldrb	r3, [r7, #19]
}
 8001500:	4618      	mov	r0, r3
 8001502:	371c      	adds	r7, #28
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000

08001510 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001524:	89fb      	ldrh	r3, [r7, #14]
 8001526:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800152a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	881a      	ldrh	r2, [r3, #0]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	885b      	ldrh	r3, [r3, #2]
 8001534:	4313      	orrs	r3, r2
 8001536:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800153c:	4313      	orrs	r3, r2
 800153e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001544:	4313      	orrs	r3, r2
 8001546:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800154c:	4313      	orrs	r3, r2
 800154e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001554:	4313      	orrs	r3, r2
 8001556:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800155c:	4313      	orrs	r3, r2
 800155e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001564:	4313      	orrs	r3, r2
 8001566:	b29a      	uxth	r2, r3
 8001568:	89fb      	ldrh	r3, [r7, #14]
 800156a:	4313      	orrs	r3, r2
 800156c:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	89fa      	ldrh	r2, [r7, #14]
 8001572:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	8b9b      	ldrh	r3, [r3, #28]
 8001578:	b29b      	uxth	r3, r3
 800157a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800157e:	b29a      	uxth	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	8a1a      	ldrh	r2, [r3, #16]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	821a      	strh	r2, [r3, #16]
}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	460b      	mov	r3, r1
 80015a0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d008      	beq.n	80015ba <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80015b8:	e007      	b.n	80015ca <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	801a      	strh	r2, [r3, #0]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	887a      	ldrh	r2, [r7, #2]
 80015e4:	819a      	strh	r2, [r3, #12]
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	899b      	ldrh	r3, [r3, #12]
 80015fc:	b29b      	uxth	r3, r3
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	891b      	ldrh	r3, [r3, #8]
 800161c:	b29a      	uxth	r2, r3
 800161e:	887b      	ldrh	r3, [r7, #2]
 8001620:	4013      	ands	r3, r2
 8001622:	b29b      	uxth	r3, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	d002      	beq.n	800162e <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001628:	2301      	movs	r3, #1
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	e001      	b.n	8001632 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001632:	7bfb      	ldrb	r3, [r7, #15]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
	...

08001640 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08c      	sub	sp, #48	; 0x30
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800164a:	2300      	movs	r3, #0
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800164e:	2300      	movs	r3, #0
 8001650:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001652:	2300      	movs	r3, #0
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	8a1b      	ldrh	r3, [r3, #16]
 8001666:	b29b      	uxth	r3, r3
 8001668:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800166a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800166c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001670:	4013      	ands	r3, r2
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	88db      	ldrh	r3, [r3, #6]
 8001678:	461a      	mov	r2, r3
 800167a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800167c:	4313      	orrs	r3, r2
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001682:	b29a      	uxth	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	899b      	ldrh	r3, [r3, #12]
 800168c:	b29b      	uxth	r3, r3
 800168e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001690:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001692:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001696:	4013      	ands	r3, r2
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	889a      	ldrh	r2, [r3, #4]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	891b      	ldrh	r3, [r3, #8]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80016aa:	4313      	orrs	r3, r2
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	461a      	mov	r2, r3
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	4313      	orrs	r3, r2
 80016b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80016b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	8a9b      	ldrh	r3, [r3, #20]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80016c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016c8:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80016cc:	4013      	ands	r3, r2
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	899b      	ldrh	r3, [r3, #12]
 80016d4:	461a      	mov	r2, r3
 80016d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016d8:	4313      	orrs	r3, r2
 80016da:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80016dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016de:	b29a      	uxth	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80016e4:	f107 0308 	add.w	r3, r7, #8
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fdeb 	bl	80012c4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	4a2e      	ldr	r2, [pc, #184]	; (80017ac <USART_Init+0x16c>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d102      	bne.n	80016fc <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80016fa:	e001      	b.n	8001700 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	899b      	ldrh	r3, [r3, #12]
 8001704:	b29b      	uxth	r3, r3
 8001706:	b21b      	sxth	r3, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	da0c      	bge.n	8001726 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800170c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800170e:	4613      	mov	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	009a      	lsls	r2, r3, #2
 8001716:	441a      	add	r2, r3
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001722:	627b      	str	r3, [r7, #36]	; 0x24
 8001724:	e00b      	b.n	800173e <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001728:	4613      	mov	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	009a      	lsls	r2, r3, #2
 8001730:	441a      	add	r2, r3
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fbb2 f3f3 	udiv	r3, r2, r3
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	4a1b      	ldr	r2, [pc, #108]	; (80017b0 <USART_Init+0x170>)
 8001742:	fba2 2303 	umull	r2, r3, r2, r3
 8001746:	095b      	lsrs	r3, r3, #5
 8001748:	011b      	lsls	r3, r3, #4
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800174c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800174e:	091b      	lsrs	r3, r3, #4
 8001750:	2264      	movs	r2, #100	; 0x64
 8001752:	fb02 f303 	mul.w	r3, r2, r3
 8001756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	899b      	ldrh	r3, [r3, #12]
 8001760:	b29b      	uxth	r3, r3
 8001762:	b21b      	sxth	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	da0c      	bge.n	8001782 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	3332      	adds	r3, #50	; 0x32
 800176e:	4a10      	ldr	r2, [pc, #64]	; (80017b0 <USART_Init+0x170>)
 8001770:	fba2 2303 	umull	r2, r3, r2, r3
 8001774:	095b      	lsrs	r3, r3, #5
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800177c:	4313      	orrs	r3, r2
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001780:	e00b      	b.n	800179a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001782:	6a3b      	ldr	r3, [r7, #32]
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	3332      	adds	r3, #50	; 0x32
 8001788:	4a09      	ldr	r2, [pc, #36]	; (80017b0 <USART_Init+0x170>)
 800178a:	fba2 2303 	umull	r2, r3, r2, r3
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	f003 030f 	and.w	r3, r3, #15
 8001794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001796:	4313      	orrs	r3, r2
 8001798:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800179a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179c:	b29a      	uxth	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	811a      	strh	r2, [r3, #8]
}
 80017a2:	bf00      	nop
 80017a4:	3730      	adds	r7, #48	; 0x30
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40013800 	.word	0x40013800
 80017b0:	51eb851f 	.word	0x51eb851f

080017b4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d008      	beq.n	80017d8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	899b      	ldrh	r3, [r3, #12]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80017d6:	e007      	b.n	80017e8 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	899b      	ldrh	r3, [r3, #12]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	819a      	strh	r2, [r3, #12]
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr

080017f2 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b087      	sub	sp, #28
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
 80017fa:	460b      	mov	r3, r1
 80017fc:	807b      	strh	r3, [r7, #2]
 80017fe:	4613      	mov	r3, r2
 8001800:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	b2db      	uxtb	r3, r3
 800181e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001820:	887b      	ldrh	r3, [r7, #2]
 8001822:	f003 031f 	and.w	r3, r3, #31
 8001826:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001828:	2201      	movs	r2, #1
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d103      	bne.n	8001840 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	330c      	adds	r3, #12
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e009      	b.n	8001854 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	2b02      	cmp	r3, #2
 8001844:	d103      	bne.n	800184e <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	3310      	adds	r3, #16
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	e002      	b.n	8001854 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3314      	adds	r3, #20
 8001852:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001854:	787b      	ldrb	r3, [r7, #1]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d006      	beq.n	8001868 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	6811      	ldr	r1, [r2, #0]
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001866:	e006      	b.n	8001876 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	6811      	ldr	r1, [r2, #0]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	43d2      	mvns	r2, r2
 8001872:	400a      	ands	r2, r1
 8001874:	601a      	str	r2, [r3, #0]
}
 8001876:	bf00      	nop
 8001878:	371c      	adds	r7, #28
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001892:	b29a      	uxth	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	809a      	strh	r2, [r3, #4]
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b083      	sub	sp, #12
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	889b      	ldrh	r3, [r3, #4]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018b4:	b29b      	uxth	r3, r3
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	4013      	ands	r3, r2
 80018da:	b29b      	uxth	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d002      	beq.n	80018e6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80018e0:	2301      	movs	r3, #1
 80018e2:	73fb      	strb	r3, [r7, #15]
 80018e4:	e001      	b.n	80018ea <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80018e6:	2300      	movs	r3, #0
 80018e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b087      	sub	sp, #28
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	460b      	mov	r3, r1
 8001900:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	2300      	movs	r3, #0
 800190c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800190e:	2300      	movs	r3, #0
 8001910:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	095b      	lsrs	r3, r3, #5
 8001918:	b2db      	uxtb	r3, r3
 800191a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 800191c:	887b      	ldrh	r3, [r7, #2]
 800191e:	f003 031f 	and.w	r3, r3, #31
 8001922:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001924:	2201      	movs	r2, #1
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d107      	bne.n	8001944 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	899b      	ldrh	r3, [r3, #12]
 8001938:	b29b      	uxth	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	4013      	ands	r3, r2
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e011      	b.n	8001968 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	2b02      	cmp	r3, #2
 8001948:	d107      	bne.n	800195a <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	8a1b      	ldrh	r3, [r3, #16]
 800194e:	b29b      	uxth	r3, r3
 8001950:	461a      	mov	r2, r3
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	4013      	ands	r3, r2
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e006      	b.n	8001968 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	8a9b      	ldrh	r3, [r3, #20]
 800195e:	b29b      	uxth	r3, r3
 8001960:	461a      	mov	r2, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	4013      	ands	r3, r2
 8001966:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001968:	887b      	ldrh	r3, [r7, #2]
 800196a:	0a1b      	lsrs	r3, r3, #8
 800196c:	b29b      	uxth	r3, r3
 800196e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001970:	2201      	movs	r2, #1
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	b29b      	uxth	r3, r3
 8001980:	461a      	mov	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4013      	ands	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d005      	beq.n	800199a <USART_GetITStatus+0xa4>
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001994:	2301      	movs	r3, #1
 8001996:	74fb      	strb	r3, [r7, #19]
 8001998:	e001      	b.n	800199e <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800199a:	2300      	movs	r3, #0
 800199c:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800199e:	7cfb      	ldrb	r3, [r7, #19]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr

080019aa <main>:
#include "gsm/gsm_nw/gsm_nw.h"
#include "gsm/gsm_app/gsm_app.h"



int main (void){
 80019aa:	b580      	push	{r7, lr}
 80019ac:	af00      	add	r7, sp, #0
	rcc_config();
 80019ae:	f000 fda9 	bl	8002504 <rcc_config>
	systick_config();
 80019b2:	f000 fde5 	bl	8002580 <systick_config>
	uart_init();
 80019b6:	f000 fec9 	bl	800274c <uart_init>
	app_init();
 80019ba:	f001 f841 	bl	8002a40 <app_init>
  while (1)
  {
    gsm_send_data_queue_proces();
 80019be:	f001 fed9 	bl	8003774 <gsm_send_data_queue_proces>
    app_process();
 80019c2:	f001 f865 	bl	8002a90 <app_process>

    delay_ms(50);
 80019c6:	2032      	movs	r0, #50	; 0x32
 80019c8:	f000 fd88 	bl	80024dc <delay_ms>
    gsm_send_data_queue_proces();
 80019cc:	e7f7      	b.n	80019be <main+0x14>
	...

080019d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019d4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019d6:	e003      	b.n	80019e0 <LoopCopyDataInit>

080019d8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80019da:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019dc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019de:	3104      	adds	r1, #4

080019e0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80019e0:	480b      	ldr	r0, [pc, #44]	; (8001a10 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80019e4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80019e6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80019e8:	d3f6      	bcc.n	80019d8 <CopyDataInit>
	ldr	r2, =_sbss
 80019ea:	4a0b      	ldr	r2, [pc, #44]	; (8001a18 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80019ec:	e002      	b.n	80019f4 <LoopFillZerobss>

080019ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80019ee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80019f0:	f842 3b04 	str.w	r3, [r2], #4

080019f4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80019f6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80019f8:	d3f9      	bcc.n	80019ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019fa:	f000 f871 	bl	8001ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019fe:	f002 fd99 	bl	8004534 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a02:	f7ff ffd2 	bl	80019aa <main>
	bx	lr
 8001a06:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a08:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001a0c:	0800a71c 	.word	0x0800a71c
	ldr	r0, =_sdata
 8001a10:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a14:	20000698 	.word	0x20000698
	ldr	r2, =_sbss
 8001a18:	20000698 	.word	0x20000698
	ldr	r3, = _ebss
 8001a1c:	2000164c 	.word	0x2000164c

08001a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a20:	e7fe      	b.n	8001a20 <ADC1_2_IRQHandler>

08001a22 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <HardFault_Handler+0x4>

08001a34 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <MemManage_Handler+0x4>

08001a3a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <BusFault_Handler+0x4>

08001a40 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <UsageFault_Handler+0x4>

08001a46 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  tick_ms_increment();
 8001a6e:	f000 fd27 	bl	80024c0 <tick_ms_increment>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <USART1_IRQHandler>:
  */
/*void PPP_IRQHandler(void)
{
}*/

void USART1_IRQHandler(void) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
  if (USART_GetITStatus(SIM_UART, USART_IT_RXNE) != RESET) {
 8001a7e:	f240 5125 	movw	r1, #1317	; 0x525
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <USART1_IRQHandler+0x30>)
 8001a84:	f7ff ff37 	bl	80018f6 <USART_GetITStatus>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d008      	beq.n	8001aa0 <USART1_IRQHandler+0x28>
    uint8_t data = (uint8_t)USART_ReceiveData(SIM_UART);
 8001a8e:	4806      	ldr	r0, [pc, #24]	; (8001aa8 <USART1_IRQHandler+0x30>)
 8001a90:	f7ff ff07 	bl	80018a2 <USART_ReceiveData>
 8001a94:	4603      	mov	r3, r0
 8001a96:	71fb      	strb	r3, [r7, #7]
    uart_sim_rx_handler(data);
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 ff12 	bl	80028c4 <uart_sim_rx_handler>
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40013800 	.word	0x40013800

08001aac <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
  if (USART_GetITStatus(DEBUG_UART, USART_IT_RXNE) != RESET) {
 8001ab2:	f240 5125 	movw	r1, #1317	; 0x525
 8001ab6:	4809      	ldr	r0, [pc, #36]	; (8001adc <USART2_IRQHandler+0x30>)
 8001ab8:	f7ff ff1d 	bl	80018f6 <USART_GetITStatus>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d008      	beq.n	8001ad4 <USART2_IRQHandler+0x28>
    uint8_t data = (uint8_t)USART_ReceiveData(DEBUG_UART);
 8001ac2:	4806      	ldr	r0, [pc, #24]	; (8001adc <USART2_IRQHandler+0x30>)
 8001ac4:	f7ff feed 	bl	80018a2 <USART_ReceiveData>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	71fb      	strb	r3, [r7, #7]
    uart_debug_rx_handler(data);
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 fee6 	bl	80028a0 <uart_debug_rx_handler>
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40004400 	.word	0x40004400

08001ae0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ae4:	4a15      	ldr	r2, [pc, #84]	; (8001b3c <SystemInit+0x5c>)
 8001ae6:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <SystemInit+0x5c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001af0:	4912      	ldr	r1, [pc, #72]	; (8001b3c <SystemInit+0x5c>)
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <SystemInit+0x5c>)
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <SystemInit+0x60>)
 8001af8:	4013      	ands	r3, r2
 8001afa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001afc:	4a0f      	ldr	r2, [pc, #60]	; (8001b3c <SystemInit+0x5c>)
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <SystemInit+0x5c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b0c:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <SystemInit+0x5c>)
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <SystemInit+0x5c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001b18:	4a08      	ldr	r2, [pc, #32]	; (8001b3c <SystemInit+0x5c>)
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <SystemInit+0x5c>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b22:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <SystemInit+0x5c>)
 8001b26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001b2a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001b2c:	f000 f878 	bl	8001c20 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001b30:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <SystemInit+0x64>)
 8001b32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b36:	609a      	str	r2, [r3, #8]
#endif 
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	f8ff0000 	.word	0xf8ff0000
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	2300      	movs	r3, #0
 8001b58:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001b5a:	4b2c      	ldr	r3, [pc, #176]	; (8001c0c <SystemCoreClockUpdate+0xc4>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d007      	beq.n	8001b7a <SystemCoreClockUpdate+0x32>
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d009      	beq.n	8001b82 <SystemCoreClockUpdate+0x3a>
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d133      	bne.n	8001bda <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001b72:	4b27      	ldr	r3, [pc, #156]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001b74:	4a27      	ldr	r2, [pc, #156]	; (8001c14 <SystemCoreClockUpdate+0xcc>)
 8001b76:	601a      	str	r2, [r3, #0]
      break;
 8001b78:	e033      	b.n	8001be2 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001b7a:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001b7c:	4a25      	ldr	r2, [pc, #148]	; (8001c14 <SystemCoreClockUpdate+0xcc>)
 8001b7e:	601a      	str	r2, [r3, #0]
      break;
 8001b80:	e02f      	b.n	8001be2 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001b82:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <SystemCoreClockUpdate+0xc4>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b8a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	; (8001c0c <SystemCoreClockUpdate+0xc4>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b94:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	0c9b      	lsrs	r3, r3, #18
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d106      	bne.n	8001bb2 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4a1c      	ldr	r2, [pc, #112]	; (8001c18 <SystemCoreClockUpdate+0xd0>)
 8001ba8:	fb02 f303 	mul.w	r3, r2, r3
 8001bac:	4a18      	ldr	r2, [pc, #96]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001bae:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001bb0:	e017      	b.n	8001be2 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8001bb2:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <SystemCoreClockUpdate+0xc4>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d006      	beq.n	8001bcc <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	4a15      	ldr	r2, [pc, #84]	; (8001c18 <SystemCoreClockUpdate+0xd0>)
 8001bc2:	fb02 f303 	mul.w	r3, r2, r3
 8001bc6:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001bc8:	6013      	str	r3, [r2, #0]
      break;
 8001bca:	e00a      	b.n	8001be2 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4a11      	ldr	r2, [pc, #68]	; (8001c14 <SystemCoreClockUpdate+0xcc>)
 8001bd0:	fb02 f303 	mul.w	r3, r2, r3
 8001bd4:	4a0e      	ldr	r2, [pc, #56]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001bd6:	6013      	str	r3, [r2, #0]
      break;
 8001bd8:	e003      	b.n	8001be2 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8001bda:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	; (8001c14 <SystemCoreClockUpdate+0xcc>)
 8001bde:	601a      	str	r2, [r3, #0]
      break;
 8001be0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001be2:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <SystemCoreClockUpdate+0xc4>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	091b      	lsrs	r3, r3, #4
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	4a0b      	ldr	r2, [pc, #44]	; (8001c1c <SystemCoreClockUpdate+0xd4>)
 8001bee:	5cd3      	ldrb	r3, [r2, r3]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8001bfe:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <SystemCoreClockUpdate+0xc8>)
 8001c00:	6013      	str	r3, [r2, #0]
}
 8001c02:	bf00      	nop
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	20000014 	.word	0x20000014
 8001c14:	007a1200 	.word	0x007a1200
 8001c18:	003d0900 	.word	0x003d0900
 8001c1c:	20000018 	.word	0x20000018

08001c20 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001c24:	f000 f802 	bl	8001c2c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	2300      	movs	r3, #0
 8001c38:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001c3a:	4a3a      	ldr	r2, [pc, #232]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001c3c:	4b39      	ldr	r3, [pc, #228]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c44:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001c46:	4b37      	ldr	r3, [pc, #220]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3301      	adds	r3, #1
 8001c54:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d103      	bne.n	8001c64 <SetSysClockTo72+0x38>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001c62:	d1f0      	bne.n	8001c46 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001c64:	4b2f      	ldr	r3, [pc, #188]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001c70:	2301      	movs	r3, #1
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	e001      	b.n	8001c7a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001c76:	2300      	movs	r3, #0
 8001c78:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d14b      	bne.n	8001d18 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001c80:	4a29      	ldr	r2, [pc, #164]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c82:	4b29      	ldr	r3, [pc, #164]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f043 0310 	orr.w	r3, r3, #16
 8001c8a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001c8c:	4a26      	ldr	r2, [pc, #152]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c8e:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 0303 	bic.w	r3, r3, #3
 8001c96:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <SetSysClockTo72+0xfc>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001ca4:	4a1f      	ldr	r2, [pc, #124]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001ca6:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001cac:	4a1d      	ldr	r2, [pc, #116]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cae:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001cb4:	4a1b      	ldr	r2, [pc, #108]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cbe:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001cc0:	4a18      	ldr	r2, [pc, #96]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001cca:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001ccc:	4a15      	ldr	r2, [pc, #84]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001cd6:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001cd8:	4a12      	ldr	r2, [pc, #72]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ce2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001ce4:	bf00      	nop
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f9      	beq.n	8001ce6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001cf2:	4a0c      	ldr	r2, [pc, #48]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f023 0303 	bic.w	r3, r3, #3
 8001cfc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001cfe:	4a09      	ldr	r2, [pc, #36]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f043 0302 	orr.w	r3, r3, #2
 8001d08:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001d0a:	bf00      	nop
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <SetSysClockTo72+0xf8>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d1f9      	bne.n	8001d0c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40022000 	.word	0x40022000

08001d2c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d3c:	e004      	b.n	8001d48 <ts_itoa+0x1c>
		div *= base;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	fb02 f303 	mul.w	r3, r2, r3
 8001d46:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d2f3      	bcs.n	8001d3e <ts_itoa+0x12>

	while (div != 0)
 8001d56:	e029      	b.n	8001dac <ts_itoa+0x80>
	{
		int num = d/div;
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d60:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001d62:	697a      	ldr	r2, [r7, #20]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d6a:	fb02 f201 	mul.w	r2, r2, r1
 8001d6e:	1a9b      	subs	r3, r3, r2
 8001d70:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	2b09      	cmp	r3, #9
 8001d80:	dd0a      	ble.n	8001d98 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	1c59      	adds	r1, r3, #1
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	6011      	str	r1, [r2, #0]
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	3237      	adds	r2, #55	; 0x37
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]
 8001d96:	e009      	b.n	8001dac <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	1c59      	adds	r1, r3, #1
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	6011      	str	r1, [r2, #0]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	3230      	adds	r2, #48	; 0x30
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1d2      	bne.n	8001d58 <ts_itoa+0x2c>
	}
}
 8001db2:	bf00      	nop
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001dcc:	e07d      	b.n	8001eca <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b25      	cmp	r3, #37	; 0x25
 8001dd4:	d171      	bne.n	8001eba <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b64      	cmp	r3, #100	; 0x64
 8001de2:	d01e      	beq.n	8001e22 <ts_formatstring+0x66>
 8001de4:	2b64      	cmp	r3, #100	; 0x64
 8001de6:	dc06      	bgt.n	8001df6 <ts_formatstring+0x3a>
 8001de8:	2b58      	cmp	r3, #88	; 0x58
 8001dea:	d050      	beq.n	8001e8e <ts_formatstring+0xd2>
 8001dec:	2b63      	cmp	r3, #99	; 0x63
 8001dee:	d00e      	beq.n	8001e0e <ts_formatstring+0x52>
 8001df0:	2b25      	cmp	r3, #37	; 0x25
 8001df2:	d058      	beq.n	8001ea6 <ts_formatstring+0xea>
 8001df4:	e05d      	b.n	8001eb2 <ts_formatstring+0xf6>
 8001df6:	2b73      	cmp	r3, #115	; 0x73
 8001df8:	d02b      	beq.n	8001e52 <ts_formatstring+0x96>
 8001dfa:	2b73      	cmp	r3, #115	; 0x73
 8001dfc:	dc02      	bgt.n	8001e04 <ts_formatstring+0x48>
 8001dfe:	2b69      	cmp	r3, #105	; 0x69
 8001e00:	d00f      	beq.n	8001e22 <ts_formatstring+0x66>
 8001e02:	e056      	b.n	8001eb2 <ts_formatstring+0xf6>
 8001e04:	2b75      	cmp	r3, #117	; 0x75
 8001e06:	d037      	beq.n	8001e78 <ts_formatstring+0xbc>
 8001e08:	2b78      	cmp	r3, #120	; 0x78
 8001e0a:	d040      	beq.n	8001e8e <ts_formatstring+0xd2>
 8001e0c:	e051      	b.n	8001eb2 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	60fa      	str	r2, [r7, #12]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	1d11      	adds	r1, r2, #4
 8001e18:	6079      	str	r1, [r7, #4]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	701a      	strb	r2, [r3, #0]
				break;
 8001e20:	e047      	b.n	8001eb2 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	1d1a      	adds	r2, r3, #4
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	da07      	bge.n	8001e42 <ts_formatstring+0x86>
					{
						val *= -1;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	425b      	negs	r3, r3
 8001e36:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	60fa      	str	r2, [r7, #12]
 8001e3e:	222d      	movs	r2, #45	; 0x2d
 8001e40:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001e42:	69f9      	ldr	r1, [r7, #28]
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	220a      	movs	r2, #10
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff ff6e 	bl	8001d2c <ts_itoa>
				}
				break;
 8001e50:	e02f      	b.n	8001eb2 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	1d1a      	adds	r2, r3, #4
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001e5c:	e007      	b.n	8001e6e <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	1c5a      	adds	r2, r3, #1
 8001e62:	60fa      	str	r2, [r7, #12]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	1c51      	adds	r1, r2, #1
 8001e68:	61b9      	str	r1, [r7, #24]
 8001e6a:	7812      	ldrb	r2, [r2, #0]
 8001e6c:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f3      	bne.n	8001e5e <ts_formatstring+0xa2>
					}
				}
				break;
 8001e76:	e01c      	b.n	8001eb2 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	1d1a      	adds	r2, r3, #4
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	6819      	ldr	r1, [r3, #0]
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	220a      	movs	r2, #10
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ff50 	bl	8001d2c <ts_itoa>
				break;
 8001e8c:	e011      	b.n	8001eb2 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	1d1a      	adds	r2, r3, #4
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4619      	mov	r1, r3
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	2210      	movs	r2, #16
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff ff44 	bl	8001d2c <ts_itoa>
				break;
 8001ea4:	e005      	b.n	8001eb2 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	60fa      	str	r2, [r7, #12]
 8001eac:	2225      	movs	r2, #37	; 0x25
 8001eae:	701a      	strb	r2, [r3, #0]
				  break;
 8001eb0:	bf00      	nop
			}
			fmt++;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	e007      	b.n	8001eca <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	60fa      	str	r2, [r7, #12]
 8001ec0:	68ba      	ldr	r2, [r7, #8]
 8001ec2:	1c51      	adds	r1, r2, #1
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	7812      	ldrb	r2, [r2, #0]
 8001ec8:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f47f af7d 	bne.w	8001dce <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	461a      	mov	r2, r3
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	1ad3      	subs	r3, r2, r3
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3720      	adds	r7, #32
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001eea:	b40e      	push	{r1, r2, r3}
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001ef4:	f107 0320 	add.w	r3, r7, #32
 8001ef8:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	69f9      	ldr	r1, [r7, #28]
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ff5c 	bl	8001dbc <ts_formatstring>
 8001f04:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001f06:	68fb      	ldr	r3, [r7, #12]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f12:	b003      	add	sp, #12
 8001f14:	4770      	bx	lr

08001f16 <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                  Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
BUF_PREF(buff_init)(BUF_PREF(buff_t)* buff, void* buffdata, size_t size) {
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <ringbuff_init+0x1e>
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <ringbuff_init+0x1e>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <ringbuff_init+0x22>
        return 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	e00b      	b.n	8001f50 <ringbuff_init+0x3a>
    }

    BUF_MEMSET(buff, 0x00, sizeof(*buff));
 8001f38:	2210      	movs	r2, #16
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f002 fb28 	bl	8004592 <memset>

    buff->size = size;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	601a      	str	r2, [r3, #0]

    return 1;
 8001f4e:	2301      	movs	r3, #1
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <ringbuff_write>:
 * \return          Number of bytes written to buffer.
 *                  When returned value is less than `btw`, there was no enough memory available
 *                  to copy full data array
 */
size_t
BUF_PREF(buff_write)(BUF_PREF(buff_t)* buff, const void* data, size_t btw) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00d      	beq.n	8001f8a <ringbuff_write+0x32>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d009      	beq.n	8001f8a <ringbuff_write+0x32>
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d005      	beq.n	8001f8a <ringbuff_write+0x32>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d002      	beq.n	8001f8a <ringbuff_write+0x32>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <ringbuff_write+0x36>
        return 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e047      	b.n	800201e <ringbuff_write+0xc6>
    }

    /* Calculate maximum number of bytes available to write */
    free = BUF_PREF(buff_get_free)(buff);
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 f8b0 	bl	80020f4 <ringbuff_get_free>
 8001f94:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	bf28      	it	cs
 8001f9e:	4613      	movcs	r3, r2
 8001fa0:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <ringbuff_write+0x54>
        return 0;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e038      	b.n	800201e <ringbuff_write+0xc6>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	1ad2      	subs	r2, r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	bf28      	it	cs
 8001fbc:	4613      	movcs	r3, r2
 8001fbe:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4413      	add	r3, r2
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	69f9      	ldr	r1, [r7, #28]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 fad4 	bl	800457c <memcpy>
    buff->w += tocopy;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	441a      	add	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	60da      	str	r2, [r3, #12]
    btw -= tocopy;
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00b      	beq.n	8002006 <ringbuff_write+0xae>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6818      	ldr	r0, [r3, #0]
 8001ff2:	69fa      	ldr	r2, [r7, #28]
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f002 fabe 	bl	800457c <memcpy>
        buff->w = btw;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	60da      	str	r2, [r3, #12]
    }

    if (buff->w >= buff->size) {
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	429a      	cmp	r2, r3
 8002010:	d302      	bcc.n	8002018 <ringbuff_write+0xc0>
        buff->w = 0;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2200      	movs	r2, #0
 8002016:	60da      	str	r2, [r3, #12]
    }
    return tocopy + btw;
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4413      	add	r3, r2
}
 800201e:	4618      	mov	r0, r3
 8002020:	3720      	adds	r7, #32
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <ringbuff_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
BUF_PREF(buff_read)(BUF_PREF(buff_t)* buff, void* data, size_t btr) {
 8002026:	b580      	push	{r7, lr}
 8002028:	b088      	sub	sp, #32
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    uint8_t *d = data;
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d00d      	beq.n	8002058 <ringbuff_read+0x32>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d009      	beq.n	8002058 <ringbuff_read+0x32>
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <ringbuff_read+0x32>
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <ringbuff_read+0x32>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <ringbuff_read+0x36>
        return 0;
 8002058:	2300      	movs	r3, #0
 800205a:	e047      	b.n	80020ec <ringbuff_read+0xc6>
    }

    /* Calculate maximum number of bytes available to read */
    full = BUF_PREF(buff_get_full)(buff);
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f000 f87f 	bl	8002160 <ringbuff_get_full>
 8002062:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	4293      	cmp	r3, r2
 800206a:	bf28      	it	cs
 800206c:	4613      	movcs	r3, r2
 800206e:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <ringbuff_read+0x54>
        return 0;
 8002076:	2300      	movs	r3, #0
 8002078:	e038      	b.n	80020ec <ringbuff_read+0xc6>
    }

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->r, btr);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	1ad2      	subs	r2, r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4293      	cmp	r3, r2
 8002088:	bf28      	it	cs
 800208a:	4613      	movcs	r3, r2
 800208c:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	4413      	add	r3, r2
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	4619      	mov	r1, r3
 800209c:	69f8      	ldr	r0, [r7, #28]
 800209e:	f002 fa6d 	bl	800457c <memcpy>
    buff->r += tocopy;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	441a      	add	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	609a      	str	r2, [r3, #8]
    btr -= tocopy;
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00b      	beq.n	80020d4 <ringbuff_read+0xae>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 80020bc:	69fa      	ldr	r2, [r7, #28]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	18d0      	adds	r0, r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	4619      	mov	r1, r3
 80020ca:	f002 fa57 	bl	800457c <memcpy>
        buff->r = btr;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	609a      	str	r2, [r3, #8]
    }

    /* Step 3: Check end of buffer */
    if (buff->r >= buff->size) {
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d302      	bcc.n	80020e6 <ringbuff_read+0xc0>
        buff->r = 0;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
    }
    return tocopy + btr;
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4413      	add	r3, r2
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <ringbuff_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
BUF_PREF(buff_get_free)(BUF_PREF(buff_t)* buff) {
 80020f4:	b480      	push	{r7}
 80020f6:	b087      	sub	sp, #28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <ringbuff_get_free+0x1e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <ringbuff_get_free+0x1e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <ringbuff_get_free+0x22>
        return 0;
 8002112:	2300      	movs	r3, #0
 8002114:	e01f      	b.n	8002156 <ringbuff_get_free+0x62>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	613b      	str	r3, [r7, #16]
    r = buff->r;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	429a      	cmp	r2, r3
 8002128:	d103      	bne.n	8002132 <ringbuff_get_free+0x3e>
        size = buff->size;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	e00f      	b.n	8002152 <ringbuff_get_free+0x5e>
    } else if (r > w) {
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	429a      	cmp	r2, r3
 8002138:	d904      	bls.n	8002144 <ringbuff_get_free+0x50>
        size = r - w;
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	e006      	b.n	8002152 <ringbuff_get_free+0x5e>
    } else {
        size = buff->size - (w - r);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	68f9      	ldr	r1, [r7, #12]
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1acb      	subs	r3, r1, r3
 800214e:	4413      	add	r3, r2
 8002150:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	3b01      	subs	r3, #1
}
 8002156:	4618      	mov	r0, r3
 8002158:	371c      	adds	r7, #28
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <ringbuff_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
BUF_PREF(buff_get_full)(BUF_PREF(buff_t)* buff) {
 8002160:	b480      	push	{r7}
 8002162:	b087      	sub	sp, #28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d007      	beq.n	800217e <ringbuff_get_full+0x1e>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <ringbuff_get_full+0x1e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <ringbuff_get_full+0x22>
        return 0;
 800217e:	2300      	movs	r3, #0
 8002180:	e01d      	b.n	80021be <ringbuff_get_full+0x5e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	429a      	cmp	r2, r3
 8002194:	d102      	bne.n	800219c <ringbuff_get_full+0x3c>
        size = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	e00f      	b.n	80021bc <ringbuff_get_full+0x5c>
    } else if (w > r) {
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d904      	bls.n	80021ae <ringbuff_get_full+0x4e>
        size = w - r;
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	e006      	b.n	80021bc <ringbuff_get_full+0x5c>
    } else {
        size = buff->size - (r - w);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	6939      	ldr	r1, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	1acb      	subs	r3, r1, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	617b      	str	r3, [r7, #20]
    }
    return size;
 80021bc:	697b      	ldr	r3, [r7, #20]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	371c      	adds	r7, #28
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr

080021c8 <w25qxx_send_cmd>:
#include "w25Qx.h"
#include "hardware.h"


static void w25qxx_send_cmd(uint8_t cmd) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	71fb      	strb	r3, [r7, #7]
    SPI_FLASH_CS_LOW();
 80021d2:	2110      	movs	r1, #16
 80021d4:	4807      	ldr	r0, [pc, #28]	; (80021f4 <w25qxx_send_cmd+0x2c>)
 80021d6:	f7fe ff65 	bl	80010a4 <GPIO_ResetBits>
    spi_transfer(cmd);
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fa4d 	bl	800267c <spi_transfer>
    SPI_FLASH_CS_HIGH();
 80021e2:	2110      	movs	r1, #16
 80021e4:	4803      	ldr	r0, [pc, #12]	; (80021f4 <w25qxx_send_cmd+0x2c>)
 80021e6:	f7fe ff4f 	bl	8001088 <GPIO_SetBits>
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40010800 	.word	0x40010800

080021f8 <w25qxx_init>:

void w25qxx_init(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
    spi_init();
 80021fc:	f000 f9de 	bl	80025bc <spi_init>
    SPI_FLASH_CS_HIGH();
 8002200:	2110      	movs	r1, #16
 8002202:	4803      	ldr	r0, [pc, #12]	; (8002210 <w25qxx_init+0x18>)
 8002204:	f7fe ff40 	bl	8001088 <GPIO_SetBits>
    w25qxx_read_id(); 
 8002208:	f000 f804 	bl	8002214 <w25qxx_read_id>
}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40010800 	.word	0x40010800

08002214 <w25qxx_read_id>:

uint32_t w25qxx_read_id(void) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
    uint32_t id = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
    SPI_FLASH_CS_LOW();
 800221e:	2110      	movs	r1, #16
 8002220:	4812      	ldr	r0, [pc, #72]	; (800226c <w25qxx_read_id+0x58>)
 8002222:	f7fe ff3f 	bl	80010a4 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_READ_ID);
 8002226:	209f      	movs	r0, #159	; 0x9f
 8002228:	f000 fa28 	bl	800267c <spi_transfer>
    id = ((uint32_t)spi_transfer(0xFF) << 16);
 800222c:	20ff      	movs	r0, #255	; 0xff
 800222e:	f000 fa25 	bl	800267c <spi_transfer>
 8002232:	4603      	mov	r3, r0
 8002234:	041b      	lsls	r3, r3, #16
 8002236:	607b      	str	r3, [r7, #4]
    id |= ((uint32_t)spi_transfer(0xFF) << 8);
 8002238:	20ff      	movs	r0, #255	; 0xff
 800223a:	f000 fa1f 	bl	800267c <spi_transfer>
 800223e:	4603      	mov	r3, r0
 8002240:	021b      	lsls	r3, r3, #8
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	4313      	orrs	r3, r2
 8002246:	607b      	str	r3, [r7, #4]
    id |= (uint32_t)spi_transfer(0xFF);
 8002248:	20ff      	movs	r0, #255	; 0xff
 800224a:	f000 fa17 	bl	800267c <spi_transfer>
 800224e:	4603      	mov	r3, r0
 8002250:	461a      	mov	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4313      	orrs	r3, r2
 8002256:	607b      	str	r3, [r7, #4]
    SPI_FLASH_CS_HIGH();
 8002258:	2110      	movs	r1, #16
 800225a:	4804      	ldr	r0, [pc, #16]	; (800226c <w25qxx_read_id+0x58>)
 800225c:	f7fe ff14 	bl	8001088 <GPIO_SetBits>
    return id;
 8002260:	687b      	ldr	r3, [r7, #4]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40010800 	.word	0x40010800

08002270 <w25qxx_write_enable>:

void w25qxx_write_enable(void) {
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
    w25qxx_send_cmd(W25Q_CMD_WRITE_ENABLE);
 8002274:	2006      	movs	r0, #6
 8002276:	f7ff ffa7 	bl	80021c8 <w25qxx_send_cmd>
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <w25qxx_wait_busy>:

void w25qxx_wait_busy(void) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
    uint8_t status;
    do {
        SPI_FLASH_CS_LOW();
 8002286:	2110      	movs	r1, #16
 8002288:	480b      	ldr	r0, [pc, #44]	; (80022b8 <w25qxx_wait_busy+0x38>)
 800228a:	f7fe ff0b 	bl	80010a4 <GPIO_ResetBits>
        spi_transfer(W25Q_CMD_READ_STATUS);
 800228e:	2005      	movs	r0, #5
 8002290:	f000 f9f4 	bl	800267c <spi_transfer>
        status = spi_transfer(0xFF);
 8002294:	20ff      	movs	r0, #255	; 0xff
 8002296:	f000 f9f1 	bl	800267c <spi_transfer>
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
        SPI_FLASH_CS_HIGH();
 800229e:	2110      	movs	r1, #16
 80022a0:	4805      	ldr	r0, [pc, #20]	; (80022b8 <w25qxx_wait_busy+0x38>)
 80022a2:	f7fe fef1 	bl	8001088 <GPIO_SetBits>
    } while (status & 0x01);
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1ea      	bne.n	8002286 <w25qxx_wait_busy+0x6>
}
 80022b0:	bf00      	nop
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40010800 	.word	0x40010800

080022bc <w25qxx_erase_sector>:

void w25qxx_erase_sector(uint32_t addr) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
    w25qxx_write_enable();
 80022c4:	f7ff ffd4 	bl	8002270 <w25qxx_write_enable>
    SPI_FLASH_CS_LOW();
 80022c8:	2110      	movs	r1, #16
 80022ca:	4810      	ldr	r0, [pc, #64]	; (800230c <w25qxx_erase_sector+0x50>)
 80022cc:	f7fe feea 	bl	80010a4 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_SECTOR_ERASE);
 80022d0:	2020      	movs	r0, #32
 80022d2:	f000 f9d3 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	0c1b      	lsrs	r3, r3, #16
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	4618      	mov	r0, r3
 80022de:	f000 f9cd 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	0a1b      	lsrs	r3, r3, #8
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 f9c7 	bl	800267c <spi_transfer>
    spi_transfer(addr & 0xFF);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f9c2 	bl	800267c <spi_transfer>
    SPI_FLASH_CS_HIGH();
 80022f8:	2110      	movs	r1, #16
 80022fa:	4804      	ldr	r0, [pc, #16]	; (800230c <w25qxx_erase_sector+0x50>)
 80022fc:	f7fe fec4 	bl	8001088 <GPIO_SetBits>
    w25qxx_wait_busy();
 8002300:	f7ff ffbe 	bl	8002280 <w25qxx_wait_busy>
}
 8002304:	bf00      	nop
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40010800 	.word	0x40010800

08002310 <w25qxx_write_page>:

void w25qxx_write_page(uint32_t addr, const uint8_t *data, uint16_t len) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	4613      	mov	r3, r2
 800231c:	80fb      	strh	r3, [r7, #6]
    if (len > W25QXX_PAGE_SIZE) len = W25QXX_PAGE_SIZE;
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002324:	d902      	bls.n	800232c <w25qxx_write_page+0x1c>
 8002326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800232a:	80fb      	strh	r3, [r7, #6]

    w25qxx_write_enable();
 800232c:	f7ff ffa0 	bl	8002270 <w25qxx_write_enable>
    SPI_FLASH_CS_LOW();
 8002330:	2110      	movs	r1, #16
 8002332:	4819      	ldr	r0, [pc, #100]	; (8002398 <w25qxx_write_page+0x88>)
 8002334:	f7fe feb6 	bl	80010a4 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_PAGE_PROGRAM);
 8002338:	2002      	movs	r0, #2
 800233a:	f000 f99f 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	0c1b      	lsrs	r3, r3, #16
 8002342:	b2db      	uxtb	r3, r3
 8002344:	4618      	mov	r0, r3
 8002346:	f000 f999 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	0a1b      	lsrs	r3, r3, #8
 800234e:	b2db      	uxtb	r3, r3
 8002350:	4618      	mov	r0, r3
 8002352:	f000 f993 	bl	800267c <spi_transfer>
    spi_transfer(addr & 0xFF);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f98e 	bl	800267c <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 8002360:	2300      	movs	r3, #0
 8002362:	82fb      	strh	r3, [r7, #22]
 8002364:	e009      	b.n	800237a <w25qxx_write_page+0x6a>
        spi_transfer(data[i]);
 8002366:	8afb      	ldrh	r3, [r7, #22]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	4413      	add	r3, r2
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f984 	bl	800267c <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 8002374:	8afb      	ldrh	r3, [r7, #22]
 8002376:	3301      	adds	r3, #1
 8002378:	82fb      	strh	r3, [r7, #22]
 800237a:	8afa      	ldrh	r2, [r7, #22]
 800237c:	88fb      	ldrh	r3, [r7, #6]
 800237e:	429a      	cmp	r2, r3
 8002380:	d3f1      	bcc.n	8002366 <w25qxx_write_page+0x56>
    }
    SPI_FLASH_CS_HIGH();
 8002382:	2110      	movs	r1, #16
 8002384:	4804      	ldr	r0, [pc, #16]	; (8002398 <w25qxx_write_page+0x88>)
 8002386:	f7fe fe7f 	bl	8001088 <GPIO_SetBits>
    w25qxx_wait_busy();
 800238a:	f7ff ff79 	bl	8002280 <w25qxx_wait_busy>
}
 800238e:	bf00      	nop
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40010800 	.word	0x40010800

0800239c <w25qxx_read>:


void w25qxx_read(uint32_t addr, uint8_t *data, uint16_t len) {
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	4613      	mov	r3, r2
 80023a8:	80fb      	strh	r3, [r7, #6]
    SPI_FLASH_CS_LOW();
 80023aa:	2110      	movs	r1, #16
 80023ac:	4818      	ldr	r0, [pc, #96]	; (8002410 <w25qxx_read+0x74>)
 80023ae:	f7fe fe79 	bl	80010a4 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_READ_DATA);
 80023b2:	2003      	movs	r0, #3
 80023b4:	f000 f962 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	0c1b      	lsrs	r3, r3, #16
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f95c 	bl	800267c <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	0a1b      	lsrs	r3, r3, #8
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f956 	bl	800267c <spi_transfer>
    spi_transfer(addr & 0xFF);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 f951 	bl	800267c <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 80023da:	2300      	movs	r3, #0
 80023dc:	82fb      	strh	r3, [r7, #22]
 80023de:	e00a      	b.n	80023f6 <w25qxx_read+0x5a>
        data[i] = spi_transfer(0xFF);
 80023e0:	8afb      	ldrh	r3, [r7, #22]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	18d4      	adds	r4, r2, r3
 80023e6:	20ff      	movs	r0, #255	; 0xff
 80023e8:	f000 f948 	bl	800267c <spi_transfer>
 80023ec:	4603      	mov	r3, r0
 80023ee:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 80023f0:	8afb      	ldrh	r3, [r7, #22]
 80023f2:	3301      	adds	r3, #1
 80023f4:	82fb      	strh	r3, [r7, #22]
 80023f6:	8afa      	ldrh	r2, [r7, #22]
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d3f0      	bcc.n	80023e0 <w25qxx_read+0x44>
    }
    SPI_FLASH_CS_HIGH();
 80023fe:	2110      	movs	r1, #16
 8002400:	4803      	ldr	r0, [pc, #12]	; (8002410 <w25qxx_read+0x74>)
 8002402:	f7fe fe41 	bl	8001088 <GPIO_SetBits>
}
 8002406:	bf00      	nop
 8002408:	371c      	adds	r7, #28
 800240a:	46bd      	mov	sp, r7
 800240c:	bd90      	pop	{r4, r7, pc}
 800240e:	bf00      	nop
 8002410:	40010800 	.word	0x40010800

08002414 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	6039      	str	r1, [r7, #0]
 800241e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002424:	2b00      	cmp	r3, #0
 8002426:	da0b      	bge.n	8002440 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002428:	490d      	ldr	r1, [pc, #52]	; (8002460 <NVIC_SetPriority+0x4c>)
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	f003 030f 	and.w	r3, r3, #15
 8002430:	3b04      	subs	r3, #4
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	0112      	lsls	r2, r2, #4
 8002438:	b2d2      	uxtb	r2, r2
 800243a:	440b      	add	r3, r1
 800243c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800243e:	e009      	b.n	8002454 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002440:	4908      	ldr	r1, [pc, #32]	; (8002464 <NVIC_SetPriority+0x50>)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	0112      	lsls	r2, r2, #4
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	440b      	add	r3, r1
 8002450:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00
 8002464:	e000e100 	.word	0xe000e100

08002468 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002476:	d301      	bcc.n	800247c <SysTick_Config+0x14>
 8002478:	2301      	movs	r3, #1
 800247a:	e011      	b.n	80024a0 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800247c:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <SysTick_Config+0x40>)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002484:	3b01      	subs	r3, #1
 8002486:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8002488:	210f      	movs	r1, #15
 800248a:	f04f 30ff 	mov.w	r0, #4294967295
 800248e:	f7ff ffc1 	bl	8002414 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <SysTick_Config+0x40>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <SysTick_Config+0x40>)
 800249a:	2207      	movs	r2, #7
 800249c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	e000e010 	.word	0xe000e010

080024ac <get_tick_ms>:
/*
    funcion handle 
*/

// ========================================Systik,set delay,config RCC====================
uint32_t get_tick_ms(void) {
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
    return tick_ms;
 80024b0:	4b02      	ldr	r3, [pc, #8]	; (80024bc <get_tick_ms+0x10>)
 80024b2:	681b      	ldr	r3, [r3, #0]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	200006b4 	.word	0x200006b4

080024c0 <tick_ms_increment>:

void tick_ms_increment(void) {
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
    tick_ms++;
 80024c4:	4b04      	ldr	r3, [pc, #16]	; (80024d8 <tick_ms_increment+0x18>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	3301      	adds	r3, #1
 80024ca:	4a03      	ldr	r2, [pc, #12]	; (80024d8 <tick_ms_increment+0x18>)
 80024cc:	6013      	str	r3, [r2, #0]
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	200006b4 	.word	0x200006b4

080024dc <delay_ms>:

void delay_ms(uint32_t ms) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
    uint32_t start_time = get_tick_ms();
 80024e4:	f7ff ffe2 	bl	80024ac <get_tick_ms>
 80024e8:	60f8      	str	r0, [r7, #12]
    while((get_tick_ms() - start_time) < ms) {}
 80024ea:	bf00      	nop
 80024ec:	f7ff ffde 	bl	80024ac <get_tick_ms>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad2      	subs	r2, r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d3f7      	bcc.n	80024ec <delay_ms+0x10>
}
 80024fc:	bf00      	nop
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <rcc_config>:

void rcc_config(void){
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
    RCC_HSEConfig(RCC_HSE_ON);
 800250a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800250e:	f7fe fdd7 	bl	80010c0 <RCC_HSEConfig>
    ErrorStatus HSEStatus = RCC_WaitForHSEStartUp();
 8002512:	f7fe fe03 	bl	800111c <RCC_WaitForHSEStartUp>
 8002516:	4603      	mov	r3, r0
 8002518:	71fb      	strb	r3, [r7, #7]
    if(HSEStatus == SUCCESS) {
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d128      	bne.n	8002572 <rcc_config+0x6e>
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);  
 8002520:	2010      	movs	r0, #16
 8002522:	f7fe fcdd 	bl	8000ee0 <FLASH_PrefetchBufferCmd>
        FLASH_SetLatency(FLASH_Latency_2); 
 8002526:	2002      	movs	r0, #2
 8002528:	f7fe fcbe 	bl	8000ea8 <FLASH_SetLatency>
        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800252c:	2000      	movs	r0, #0
 800252e:	f7fe fe75 	bl	800121c <RCC_HCLKConfig>
        RCC_PCLK2Config(RCC_HCLK_Div1);
 8002532:	2000      	movs	r0, #0
 8002534:	f7fe feaa 	bl	800128c <RCC_PCLK2Config>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 8002538:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800253c:	f7fe fe8a 	bl	8001254 <RCC_PCLK1Config>
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8002540:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8002544:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002548:	f7fe fe10 	bl	800116c <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 800254c:	2001      	movs	r0, #1
 800254e:	f7fe fe2b 	bl	80011a8 <RCC_PLLCmd>
        
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
 8002552:	bf00      	nop
 8002554:	2039      	movs	r0, #57	; 0x39
 8002556:	f7fe ffa1 	bl	800149c <RCC_GetFlagStatus>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0f9      	beq.n	8002554 <rcc_config+0x50>
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8002560:	2002      	movs	r0, #2
 8002562:	f7fe fe31 	bl	80011c8 <RCC_SYSCLKConfig>
        
        while(RCC_GetSYSCLKSource() != 0x08) {}
 8002566:	bf00      	nop
 8002568:	f7fe fe4a 	bl	8001200 <RCC_GetSYSCLKSource>
 800256c:	4603      	mov	r3, r0
 800256e:	2b08      	cmp	r3, #8
 8002570:	d1fa      	bne.n	8002568 <rcc_config+0x64>
    }
    
    SystemCoreClockUpdate();
 8002572:	f7ff fae9 	bl	8001b48 <SystemCoreClockUpdate>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <systick_config>:

void systick_config(void){
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
    
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 8002584:	2004      	movs	r0, #4
 8002586:	f7fe fc73 	bl	8000e70 <SysTick_CLKSourceConfig>
    
    if(SysTick_Config(SystemCoreClock / 1000) != 0) {
 800258a:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <systick_config+0x34>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <systick_config+0x38>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	099b      	lsrs	r3, r3, #6
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff ff66 	bl	8002468 <SysTick_Config>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d000      	beq.n	80025a4 <systick_config+0x24>
        
        while(1) {
 80025a2:	e7fe      	b.n	80025a2 <systick_config+0x22>
            
        }
    }
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
 80025a4:	210f      	movs	r1, #15
 80025a6:	f04f 30ff 	mov.w	r0, #4294967295
 80025aa:	f7ff ff33 	bl	8002414 <NVIC_SetPriority>
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000014 	.word	0x20000014
 80025b8:	10624dd3 	.word	0x10624dd3

080025bc <spi_init>:
#include "spi.h"

void spi_init(void){
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 80025c2:	2101      	movs	r1, #1
 80025c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80025c8:	f7fe ff2c 	bl	8001424 <RCC_APB2PeriphClockCmd>
    /*
        confic gpio_spi 
    */
    GPIO_InitTypeDef gpio_config_spi;
    // configg NSS -> pa4
    gpio_config_spi.GPIO_Pin = GPIO_Pin_4;
 80025cc:	2310      	movs	r3, #16
 80025ce:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_Out_PP;
 80025d0:	2310      	movs	r3, #16
 80025d2:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed = GPIO_Speed_50MHz;
 80025d4:	2303      	movs	r3, #3
 80025d6:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4619      	mov	r1, r3
 80025de:	4825      	ldr	r0, [pc, #148]	; (8002674 <spi_init+0xb8>)
 80025e0:	f7fe fc96 	bl	8000f10 <GPIO_Init>
    //config sck -> pa5
    gpio_config_spi.GPIO_Pin = GPIO_Pin_5;
 80025e4:	2320      	movs	r3, #32
 80025e6:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_AF_PP;
 80025e8:	2318      	movs	r3, #24
 80025ea:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed = GPIO_Speed_50MHz;
 80025ec:	2303      	movs	r3, #3
 80025ee:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 80025f0:	f107 0314 	add.w	r3, r7, #20
 80025f4:	4619      	mov	r1, r3
 80025f6:	481f      	ldr	r0, [pc, #124]	; (8002674 <spi_init+0xb8>)
 80025f8:	f7fe fc8a 	bl	8000f10 <GPIO_Init>
    //config MISO -> pa6
    gpio_config_spi.GPIO_Pin = GPIO_Pin_6;
 80025fc:	2340      	movs	r3, #64	; 0x40
 80025fe:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 8002600:	2304      	movs	r3, #4
 8002602:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOA, &gpio_config_spi);
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	4619      	mov	r1, r3
 800260a:	481a      	ldr	r0, [pc, #104]	; (8002674 <spi_init+0xb8>)
 800260c:	f7fe fc80 	bl	8000f10 <GPIO_Init>
    //config MOSI -> pa7
    gpio_config_spi.GPIO_Pin =GPIO_Pin_7;
 8002610:	2380      	movs	r3, #128	; 0x80
 8002612:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_AF_PP;
 8002614:	2318      	movs	r3, #24
 8002616:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed =GPIO_Speed_50MHz;  
 8002618:	2303      	movs	r3, #3
 800261a:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4619      	mov	r1, r3
 8002622:	4814      	ldr	r0, [pc, #80]	; (8002674 <spi_init+0xb8>)
 8002624:	f7fe fc74 	bl	8000f10 <GPIO_Init>
    /*
        config for spi1
    */
    SPI_InitTypeDef config_spi;
    config_spi.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8002628:	2308      	movs	r3, #8
 800262a:	81bb      	strh	r3, [r7, #12]
    config_spi.SPI_Mode = SPI_Mode_Master;
 800262c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002630:	807b      	strh	r3, [r7, #2]
    config_spi.SPI_CPHA= SPI_CPHA_2Edge; 
 8002632:	2301      	movs	r3, #1
 8002634:	813b      	strh	r3, [r7, #8]
    config_spi.SPI_CPOL = SPI_CPOL_High;
 8002636:	2302      	movs	r3, #2
 8002638:	80fb      	strh	r3, [r7, #6]
    config_spi.SPI_NSS = SPI_NSS_Soft;
 800263a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800263e:	817b      	strh	r3, [r7, #10]
    config_spi.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002640:	2300      	movs	r3, #0
 8002642:	803b      	strh	r3, [r7, #0]
    config_spi.SPI_DataSize = SPI_DataSize_8b;
 8002644:	2300      	movs	r3, #0
 8002646:	80bb      	strh	r3, [r7, #4]
    config_spi.SPI_FirstBit = SPI_FirstBit_MSB;
 8002648:	2300      	movs	r3, #0
 800264a:	81fb      	strh	r3, [r7, #14]
    config_spi.SPI_CRCPolynomial = 7;
 800264c:	2307      	movs	r3, #7
 800264e:	823b      	strh	r3, [r7, #16]
    SPI_Init(SPI1, &config_spi);
 8002650:	463b      	mov	r3, r7
 8002652:	4619      	mov	r1, r3
 8002654:	4808      	ldr	r0, [pc, #32]	; (8002678 <spi_init+0xbc>)
 8002656:	f7fe ff5b 	bl	8001510 <SPI_Init>
    SPI_Cmd(SPI1, ENABLE);
 800265a:	2101      	movs	r1, #1
 800265c:	4806      	ldr	r0, [pc, #24]	; (8002678 <spi_init+0xbc>)
 800265e:	f7fe ff9a 	bl	8001596 <SPI_Cmd>
    GPIO_SetBits(GPIOA, GPIO_Pin_4);
 8002662:	2110      	movs	r1, #16
 8002664:	4803      	ldr	r0, [pc, #12]	; (8002674 <spi_init+0xb8>)
 8002666:	f7fe fd0f 	bl	8001088 <GPIO_SetBits>
}
 800266a:	bf00      	nop
 800266c:	3718      	adds	r7, #24
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40010800 	.word	0x40010800
 8002678:	40013000 	.word	0x40013000

0800267c <spi_transfer>:

/*
    func send data
*/

uint8_t spi_transfer(uint8_t data) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 8002686:	bf00      	nop
 8002688:	2102      	movs	r1, #2
 800268a:	480e      	ldr	r0, [pc, #56]	; (80026c4 <spi_transfer+0x48>)
 800268c:	f7fe ffbc 	bl	8001608 <SPI_I2S_GetFlagStatus>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f8      	beq.n	8002688 <spi_transfer+0xc>
    SPI_I2S_SendData(SPI1, data);
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	b29b      	uxth	r3, r3
 800269a:	4619      	mov	r1, r3
 800269c:	4809      	ldr	r0, [pc, #36]	; (80026c4 <spi_transfer+0x48>)
 800269e:	f7fe ff99 	bl	80015d4 <SPI_I2S_SendData>
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 80026a2:	bf00      	nop
 80026a4:	2101      	movs	r1, #1
 80026a6:	4807      	ldr	r0, [pc, #28]	; (80026c4 <spi_transfer+0x48>)
 80026a8:	f7fe ffae 	bl	8001608 <SPI_I2S_GetFlagStatus>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f8      	beq.n	80026a4 <spi_transfer+0x28>
    return SPI_I2S_ReceiveData(SPI1);
 80026b2:	4804      	ldr	r0, [pc, #16]	; (80026c4 <spi_transfer+0x48>)
 80026b4:	f7fe ff9c 	bl	80015f0 <SPI_I2S_ReceiveData>
 80026b8:	4603      	mov	r3, r0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	4618      	mov	r0, r3
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40013000 	.word	0x40013000

080026c8 <NVIC_EnableIRQ>:
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80026d2:	4908      	ldr	r1, [pc, #32]	; (80026f4 <NVIC_EnableIRQ+0x2c>)
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	095b      	lsrs	r3, r3, #5
 80026da:	79fa      	ldrb	r2, [r7, #7]
 80026dc:	f002 021f 	and.w	r2, r2, #31
 80026e0:	2001      	movs	r0, #1
 80026e2:	fa00 f202 	lsl.w	r2, r0, r2
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <NVIC_SetPriority>:
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	da0b      	bge.n	8002724 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800270c:	490d      	ldr	r1, [pc, #52]	; (8002744 <NVIC_SetPriority+0x4c>)
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	f003 030f 	and.w	r3, r3, #15
 8002714:	3b04      	subs	r3, #4
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	0112      	lsls	r2, r2, #4
 800271c:	b2d2      	uxtb	r2, r2
 800271e:	440b      	add	r3, r1
 8002720:	761a      	strb	r2, [r3, #24]
}
 8002722:	e009      	b.n	8002738 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002724:	4908      	ldr	r1, [pc, #32]	; (8002748 <NVIC_SetPriority+0x50>)
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	0112      	lsls	r2, r2, #4
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	440b      	add	r3, r1
 8002734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	e000e100 	.word	0xe000e100

0800274c <uart_init>:
/*
    funcion
*/

// init uart
void uart_init (void){
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	; 0x28
 8002750:	af00      	add	r7, sp, #0

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002752:	2101      	movs	r1, #1
 8002754:	2004      	movs	r0, #4
 8002756:	f7fe fe65 	bl	8001424 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800275a:	2101      	movs	r1, #1
 800275c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002760:	f7fe fe60 	bl	8001424 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 8002764:	2101      	movs	r1, #1
 8002766:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800276a:	f7fe fe79 	bl	8001460 <RCC_APB1PeriphClockCmd>
    GPIO_InitTypeDef gpio_debug_config;
    
    gpio_debug_config.GPIO_Pin = DEBUG_TX;
 800276e:	2304      	movs	r3, #4
 8002770:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 8002772:	2303      	movs	r3, #3
 8002774:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 8002778:	2318      	movs	r3, #24
 800277a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 800277e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002782:	4619      	mov	r1, r3
 8002784:	483f      	ldr	r0, [pc, #252]	; (8002884 <uart_init+0x138>)
 8002786:	f7fe fbc3 	bl	8000f10 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =DEBUG_RX;
 800278a:	2308      	movs	r3, #8
 800278c:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 800278e:	2304      	movs	r3, #4
 8002790:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 8002794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002798:	4619      	mov	r1, r3
 800279a:	483a      	ldr	r0, [pc, #232]	; (8002884 <uart_init+0x138>)
 800279c:	f7fe fbb8 	bl	8000f10 <GPIO_Init>

    gpio_debug_config.GPIO_Pin = SIM_TX;
 80027a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027a4:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80027a6:	2303      	movs	r3, #3
 80027a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80027ac:	2318      	movs	r3, #24
 80027ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80027b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027b6:	4619      	mov	r1, r3
 80027b8:	4832      	ldr	r0, [pc, #200]	; (8002884 <uart_init+0x138>)
 80027ba:	f7fe fba9 	bl	8000f10 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =SIM_RX;
 80027be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027c2:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 80027c4:	2304      	movs	r3, #4
 80027c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80027ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ce:	4619      	mov	r1, r3
 80027d0:	482c      	ldr	r0, [pc, #176]	; (8002884 <uart_init+0x138>)
 80027d2:	f7fe fb9d 	bl	8000f10 <GPIO_Init>

    ringbuff_init(&uart_debug_rx_buff, uart_debug_rx_buffer, UART_DEBUG_BUFFER_SIZE);
 80027d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027da:	492b      	ldr	r1, [pc, #172]	; (8002888 <uart_init+0x13c>)
 80027dc:	482b      	ldr	r0, [pc, #172]	; (800288c <uart_init+0x140>)
 80027de:	f7ff fb9a 	bl	8001f16 <ringbuff_init>
    ringbuff_init(&uart_sim_rx_buff, uart_sim_buffer_data, UART_SIM_BUFFER_SIZE);
 80027e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027e6:	492a      	ldr	r1, [pc, #168]	; (8002890 <uart_init+0x144>)
 80027e8:	482a      	ldr	r0, [pc, #168]	; (8002894 <uart_init+0x148>)
 80027ea:	f7ff fb94 	bl	8001f16 <ringbuff_init>

    USART_InitTypeDef uart_debug_config;
    uart_debug_config.USART_BaudRate = 115200;
 80027ee:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80027f2:	617b      	str	r3, [r7, #20]
    uart_debug_config.USART_Parity = USART_Parity_No;
 80027f4:	2300      	movs	r3, #0
 80027f6:	83bb      	strh	r3, [r7, #28]
    uart_debug_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80027f8:	230c      	movs	r3, #12
 80027fa:	83fb      	strh	r3, [r7, #30]
    uart_debug_config.USART_StopBits = USART_StopBits_1;
 80027fc:	2300      	movs	r3, #0
 80027fe:	837b      	strh	r3, [r7, #26]
    uart_debug_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002800:	2300      	movs	r3, #0
 8002802:	843b      	strh	r3, [r7, #32]
    uart_debug_config.USART_WordLength = USART_WordLength_8b;
 8002804:	2300      	movs	r3, #0
 8002806:	833b      	strh	r3, [r7, #24]
    USART_Init(DEBUG_UART, &uart_debug_config);
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	4619      	mov	r1, r3
 800280e:	4822      	ldr	r0, [pc, #136]	; (8002898 <uart_init+0x14c>)
 8002810:	f7fe ff16 	bl	8001640 <USART_Init>
    
    USART_ITConfig(DEBUG_UART, USART_IT_RXNE, ENABLE);
 8002814:	2201      	movs	r2, #1
 8002816:	f240 5125 	movw	r1, #1317	; 0x525
 800281a:	481f      	ldr	r0, [pc, #124]	; (8002898 <uart_init+0x14c>)
 800281c:	f7fe ffe9 	bl	80017f2 <USART_ITConfig>
    NVIC_SetPriority(USART2_IRQn, 1);  
 8002820:	2101      	movs	r1, #1
 8002822:	2026      	movs	r0, #38	; 0x26
 8002824:	f7ff ff68 	bl	80026f8 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 8002828:	2026      	movs	r0, #38	; 0x26
 800282a:	f7ff ff4d 	bl	80026c8 <NVIC_EnableIRQ>
    
    USART_Cmd(DEBUG_UART, ENABLE);
 800282e:	2101      	movs	r1, #1
 8002830:	4819      	ldr	r0, [pc, #100]	; (8002898 <uart_init+0x14c>)
 8002832:	f7fe ffbf 	bl	80017b4 <USART_Cmd>

    USART_InitTypeDef uart_sim_config;
    uart_sim_config.USART_BaudRate = 115200;
 8002836:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800283a:	607b      	str	r3, [r7, #4]
    uart_sim_config.USART_Parity = USART_Parity_No;
 800283c:	2300      	movs	r3, #0
 800283e:	81bb      	strh	r3, [r7, #12]
    uart_sim_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002840:	230c      	movs	r3, #12
 8002842:	81fb      	strh	r3, [r7, #14]
    uart_sim_config.USART_StopBits = USART_StopBits_1;
 8002844:	2300      	movs	r3, #0
 8002846:	817b      	strh	r3, [r7, #10]
    uart_sim_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002848:	2300      	movs	r3, #0
 800284a:	823b      	strh	r3, [r7, #16]
    uart_sim_config.USART_WordLength = USART_WordLength_8b;
 800284c:	2300      	movs	r3, #0
 800284e:	813b      	strh	r3, [r7, #8]
    USART_Init(SIM_UART, &uart_sim_config);
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	4619      	mov	r1, r3
 8002854:	4811      	ldr	r0, [pc, #68]	; (800289c <uart_init+0x150>)
 8002856:	f7fe fef3 	bl	8001640 <USART_Init>
    
    USART_ITConfig(SIM_UART, USART_IT_RXNE, ENABLE);
 800285a:	2201      	movs	r2, #1
 800285c:	f240 5125 	movw	r1, #1317	; 0x525
 8002860:	480e      	ldr	r0, [pc, #56]	; (800289c <uart_init+0x150>)
 8002862:	f7fe ffc6 	bl	80017f2 <USART_ITConfig>
    NVIC_SetPriority(USART1_IRQn, 2);  
 8002866:	2102      	movs	r1, #2
 8002868:	2025      	movs	r0, #37	; 0x25
 800286a:	f7ff ff45 	bl	80026f8 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 800286e:	2025      	movs	r0, #37	; 0x25
 8002870:	f7ff ff2a 	bl	80026c8 <NVIC_EnableIRQ>
    
    USART_Cmd(SIM_UART, ENABLE);
 8002874:	2101      	movs	r1, #1
 8002876:	4809      	ldr	r0, [pc, #36]	; (800289c <uart_init+0x150>)
 8002878:	f7fe ff9c 	bl	80017b4 <USART_Cmd>
}
 800287c:	bf00      	nop
 800287e:	3728      	adds	r7, #40	; 0x28
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40010800 	.word	0x40010800
 8002888:	200007c8 	.word	0x200007c8
 800288c:	200008c8 	.word	0x200008c8
 8002890:	200006b8 	.word	0x200006b8
 8002894:	200007b8 	.word	0x200007b8
 8002898:	40004400 	.word	0x40004400
 800289c:	40013800 	.word	0x40013800

080028a0 <uart_debug_rx_handler>:

// write data to debug rx buff
void uart_debug_rx_handler(uint8_t data) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
    ringbuff_write(&uart_debug_rx_buff, &data, 1);
 80028aa:	1dfb      	adds	r3, r7, #7
 80028ac:	2201      	movs	r2, #1
 80028ae:	4619      	mov	r1, r3
 80028b0:	4803      	ldr	r0, [pc, #12]	; (80028c0 <uart_debug_rx_handler+0x20>)
 80028b2:	f7ff fb51 	bl	8001f58 <ringbuff_write>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	200008c8 	.word	0x200008c8

080028c4 <uart_sim_rx_handler>:

// write data to sim rx buff
void uart_sim_rx_handler(uint8_t data) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
    ringbuff_write(&uart_sim_rx_buff, &data, 1);
 80028ce:	1dfb      	adds	r3, r7, #7
 80028d0:	2201      	movs	r2, #1
 80028d2:	4619      	mov	r1, r3
 80028d4:	4803      	ldr	r0, [pc, #12]	; (80028e4 <uart_sim_rx_handler+0x20>)
 80028d6:	f7ff fb3f 	bl	8001f58 <ringbuff_write>
}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200007b8 	.word	0x200007b8

080028e8 <uart_sim_read>:

//get data in sim rx buff
uint16_t uart_sim_read(uint8_t *data, uint16_t len) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	807b      	strh	r3, [r7, #2]
    return (uint16_t)ringbuff_read(&uart_sim_rx_buff, data, len);
 80028f4:	887b      	ldrh	r3, [r7, #2]
 80028f6:	461a      	mov	r2, r3
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	4804      	ldr	r0, [pc, #16]	; (800290c <uart_sim_read+0x24>)
 80028fc:	f7ff fb93 	bl	8002026 <ringbuff_read>
 8002900:	4603      	mov	r3, r0
 8002902:	b29b      	uxth	r3, r3
}
 8002904:	4618      	mov	r0, r3
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	200007b8 	.word	0x200007b8

08002910 <uart_send_byte>:

uint16_t uart_sim_available(void) {
    return (uint16_t)ringbuff_get_full(&uart_sim_rx_buff);
}
// send byte and string 
void uart_send_byte(USART_TypeDef *uart, uint8_t data) {
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	70fb      	strb	r3, [r7, #3]
    while(USART_GetFlagStatus(uart, USART_FLAG_TXE) == RESET);
 800291c:	bf00      	nop
 800291e:	2180      	movs	r1, #128	; 0x80
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7fe ffcd 	bl	80018c0 <USART_GetFlagStatus>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0f8      	beq.n	800291e <uart_send_byte+0xe>
    USART_SendData(uart, data);
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	b29b      	uxth	r3, r3
 8002930:	4619      	mov	r1, r3
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7fe ffa4 	bl	8001880 <USART_SendData>
}
 8002938:	bf00      	nop
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <uart_send_string>:

void uart_send_string(USART_TypeDef *uart,const char *data, uint16_t length) {
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	4613      	mov	r3, r2
 800294c:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    for(i = 0; i < length; i++) {
 800294e:	2300      	movs	r3, #0
 8002950:	82fb      	strh	r3, [r7, #22]
 8002952:	e00a      	b.n	800296a <uart_send_string+0x2a>
        uart_send_byte(uart,data[i]);
 8002954:	8afb      	ldrh	r3, [r7, #22]
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	4413      	add	r3, r2
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f7ff ffd6 	bl	8002910 <uart_send_byte>
    for(i = 0; i < length; i++) {
 8002964:	8afb      	ldrh	r3, [r7, #22]
 8002966:	3301      	adds	r3, #1
 8002968:	82fb      	strh	r3, [r7, #22]
 800296a:	8afa      	ldrh	r2, [r7, #22]
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	429a      	cmp	r2, r3
 8002970:	d3f0      	bcc.n	8002954 <uart_send_string+0x14>
    }
 8002972:	bf00      	nop
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <send_at>:
#include "gsm.h"

void send_at(const char *str){
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
    uart_send_string(SIM_UART, str, strlen(str));
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fd fbe3 	bl	8000150 <strlen>
 800298a:	4603      	mov	r3, r0
 800298c:	b29b      	uxth	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	4803      	ldr	r0, [pc, #12]	; (80029a0 <send_at+0x24>)
 8002994:	f7ff ffd4 	bl	8002940 <uart_send_string>
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40013800 	.word	0x40013800

080029a4 <send_debug>:

void send_debug(const char *str){
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
    uart_send_string(DEBUG_UART, str, strlen(str));
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7fd fbcf 	bl	8000150 <strlen>
 80029b2:	4603      	mov	r3, r0
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	461a      	mov	r2, r3
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4803      	ldr	r0, [pc, #12]	; (80029c8 <send_debug+0x24>)
 80029bc:	f7ff ffc0 	bl	8002940 <uart_send_string>
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40004400 	.word	0x40004400

080029cc <is_timeout>:

bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 80029d6:	f7ff fd69 	bl	80024ac <get_tick_ms>
 80029da:	4602      	mov	r2, r0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	1ad2      	subs	r2, r2, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	bf2c      	ite	cs
 80029e6:	2301      	movcs	r3, #1
 80029e8:	2300      	movcc	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <log_raw_line>:

void log_raw_line(const char *line){
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
    send_debug(line);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ffd1 	bl	80029a4 <send_debug>
    send_debug("\r\n"); 
 8002a02:	4803      	ldr	r0, [pc, #12]	; (8002a10 <log_raw_line+0x1c>)
 8002a04:	f7ff ffce 	bl	80029a4 <send_debug>
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	08009c08 	.word	0x08009c08

08002a14 <init_hardware>:

static bool gsm_sim_check(void){
    return true;
}

void init_hardware(void){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
    rcc_config();
 8002a18:	f7ff fd74 	bl	8002504 <rcc_config>
    systick_config();
 8002a1c:	f7ff fdb0 	bl	8002580 <systick_config>
    uart_init();
 8002a20:	f7ff fe94 	bl	800274c <uart_init>
    w25qxx_init();
 8002a24:	f7ff fbe8 	bl	80021f8 <w25qxx_init>
    gsm_nw_init();
 8002a28:	f000 f878 	bl	8002b1c <gsm_nw_init>
    gsm_sms_init();
 8002a2c:	f000 ff2a 	bl	8003884 <gsm_sms_init>
    gsm_sms_set_target("0837645067");
 8002a30:	4802      	ldr	r0, [pc, #8]	; (8002a3c <init_hardware+0x28>)
 8002a32:	f001 faa3 	bl	8003f7c <gsm_sms_set_target>
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	08009c0c 	.word	0x08009c0c

08002a40 <app_init>:
    app_ctx.state = APP_WAIT_NET;
    app_ctx.time_stamp = get_tick_ms();
    app_ctx.last_sim_check = get_tick_ms();
}

void app_init(void){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
    memset(&app_ctx, 0, sizeof(app_ctx));
 8002a44:	2218      	movs	r2, #24
 8002a46:	2100      	movs	r1, #0
 8002a48:	480a      	ldr	r0, [pc, #40]	; (8002a74 <app_init+0x34>)
 8002a4a:	f001 fda2 	bl	8004592 <memset>
    app_ctx.state = APP_BOOT;
 8002a4e:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <app_init+0x34>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	701a      	strb	r2, [r3, #0]
    app_ctx.time_stamp = get_tick_ms();
 8002a54:	f7ff fd2a 	bl	80024ac <get_tick_ms>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <app_init+0x34>)
 8002a5c:	609a      	str	r2, [r3, #8]
    app_ctx.last_sim_check = get_tick_ms();
 8002a5e:	f7ff fd25 	bl	80024ac <get_tick_ms>
 8002a62:	4602      	mov	r2, r0
 8002a64:	4b03      	ldr	r3, [pc, #12]	; (8002a74 <app_init+0x34>)
 8002a66:	605a      	str	r2, [r3, #4]
    app_ctx.sim_ok = true;
 8002a68:	4b02      	ldr	r3, [pc, #8]	; (8002a74 <app_init+0x34>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	73da      	strb	r2, [r3, #15]
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	200008d8 	.word	0x200008d8

08002a78 <app_idle_polling>:

static void app_idle_polling(void) {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0

    if (gsm_sms_ctx.state != GSM_SMS_SEND) {
 8002a7c:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <app_idle_polling+0x14>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d001      	beq.n	8002a88 <app_idle_polling+0x10>
        gsm_sms_reciv();
 8002a84:	f001 f918 	bl	8003cb8 <gsm_sms_reciv>
    }
}
 8002a88:	bf00      	nop
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200014a4 	.word	0x200014a4

08002a90 <app_process>:

void app_process(void){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
    switch (app_ctx.state)
 8002a94:	4b1b      	ldr	r3, [pc, #108]	; (8002b04 <app_process+0x74>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d00a      	beq.n	8002ab2 <app_process+0x22>
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d012      	beq.n	8002ac6 <app_process+0x36>
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d000      	beq.n	8002aa6 <app_process+0x16>
            test_sms_sent = true;
        }
        gsm_sms_process();
        break;
    default:
        break;
 8002aa4:	e02b      	b.n	8002afe <app_process+0x6e>
        init_hardware();
 8002aa6:	f7ff ffb5 	bl	8002a14 <init_hardware>
        app_ctx.state = APP_WAIT_NET;
 8002aaa:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <app_process+0x74>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	701a      	strb	r2, [r3, #0]
        break;
 8002ab0:	e025      	b.n	8002afe <app_process+0x6e>
        gsm_nw_process();
 8002ab2:	f000 fda9 	bl	8003608 <gsm_nw_process>
        if (gsm_nw_ctx.state == GSM_NW_DONE) {
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <app_process+0x78>)
 8002ab8:	7a1b      	ldrb	r3, [r3, #8]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d11e      	bne.n	8002afc <app_process+0x6c>
            app_ctx.state = APP_IDLE;
 8002abe:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <app_process+0x74>)
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	701a      	strb	r2, [r3, #0]
        break;
 8002ac4:	e01a      	b.n	8002afc <app_process+0x6c>
        app_idle_polling();
 8002ac6:	f7ff ffd7 	bl	8002a78 <app_idle_polling>
        if (!test_sms_sent && gsm_sms_ctx.state == GSM_SMS_IDLE && gsm_sms_ctx.target_valid) {
 8002aca:	4b10      	ldr	r3, [pc, #64]	; (8002b0c <app_process+0x7c>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	f083 0301 	eor.w	r3, r3, #1
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00e      	beq.n	8002af6 <app_process+0x66>
 8002ad8:	4b0d      	ldr	r3, [pc, #52]	; (8002b10 <app_process+0x80>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10a      	bne.n	8002af6 <app_process+0x66>
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	; (8002b10 <app_process+0x80>)
 8002ae2:	7f5b      	ldrb	r3, [r3, #29]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d006      	beq.n	8002af6 <app_process+0x66>
            gsm_sms_send("0837645067", "test\r\n");
 8002ae8:	490a      	ldr	r1, [pc, #40]	; (8002b14 <app_process+0x84>)
 8002aea:	480b      	ldr	r0, [pc, #44]	; (8002b18 <app_process+0x88>)
 8002aec:	f000 ff9c 	bl	8003a28 <gsm_sms_send>
            test_sms_sent = true;
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <app_process+0x7c>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	701a      	strb	r2, [r3, #0]
        gsm_sms_process();
 8002af6:	f001 fa19 	bl	8003f2c <gsm_sms_process>
        break;
 8002afa:	e000      	b.n	8002afe <app_process+0x6e>
        break;
 8002afc:	bf00      	nop
    }
}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	200008d8 	.word	0x200008d8
 8002b08:	20001458 	.word	0x20001458
 8002b0c:	200008f0 	.word	0x200008f0
 8002b10:	200014a4 	.word	0x200014a4
 8002b14:	08009c18 	.word	0x08009c18
 8002b18:	08009c0c 	.word	0x08009c0c

08002b1c <gsm_nw_init>:
    {452, 7, "internet"},      // Gmobile (v d)
    {452, 8, "itel"},          // I-Telecom (v d)
    {452, 9, "reddi"},         // Reddi (v d)
};

void gsm_nw_init(){
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
    memset(&gsm_nw_ctx, 0, sizeof(gsm_nw_ctx));
 8002b20:	224c      	movs	r2, #76	; 0x4c
 8002b22:	2100      	movs	r1, #0
 8002b24:	480c      	ldr	r0, [pc, #48]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b26:	f001 fd34 	bl	8004592 <memset>
    gsm_nw_ctx.state      = GSM_NW_BASIC;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	721a      	strb	r2, [r3, #8]
    gsm_nw_ctx.timeout_ms = TIME_OUT;      
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b32:	f242 7210 	movw	r2, #10000	; 0x2710
 8002b36:	605a      	str	r2, [r3, #4]
    gsm_nw_ctx.retry_count = 0;
 8002b38:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	725a      	strb	r2, [r3, #9]
    gsm_nw_ctx.basic.step = 0;
 8002b3e:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	731a      	strb	r2, [r3, #12]
    gsm_nw_ctx.lte.step   = 0;
 8002b44:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	761a      	strb	r2, [r3, #24]
    gsm_nw_ctx.lte.need_data = true; 
 8002b4a:	4b03      	ldr	r3, [pc, #12]	; (8002b58 <gsm_nw_init+0x3c>)
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	20001458 	.word	0x20001458

08002b5c <gsm_nw_handle_error>:


static void gsm_nw_handle_error(void) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
    gsm_nw_ctx.retry_count++;
 8002b62:	4b1a      	ldr	r3, [pc, #104]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002b64:	7a5b      	ldrb	r3, [r3, #9]
 8002b66:	3301      	adds	r3, #1
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	4b18      	ldr	r3, [pc, #96]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002b6c:	725a      	strb	r2, [r3, #9]
    
    if (gsm_nw_ctx.retry_count < 3) {
 8002b6e:	4b17      	ldr	r3, [pc, #92]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002b70:	7a5b      	ldrb	r3, [r3, #9]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d81a      	bhi.n	8002bac <gsm_nw_handle_error+0x50>
       
        send_debug(">>> Retry ");
 8002b76:	4816      	ldr	r0, [pc, #88]	; (8002bd0 <gsm_nw_handle_error+0x74>)
 8002b78:	f7ff ff14 	bl	80029a4 <send_debug>
        char retry_str[8];
        snprintf(retry_str, sizeof(retry_str), "%d", gsm_nw_ctx.retry_count);
 8002b7c:	4b13      	ldr	r3, [pc, #76]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002b7e:	7a5b      	ldrb	r3, [r3, #9]
 8002b80:	4638      	mov	r0, r7
 8002b82:	4a14      	ldr	r2, [pc, #80]	; (8002bd4 <gsm_nw_handle_error+0x78>)
 8002b84:	2108      	movs	r1, #8
 8002b86:	f001 fd0d 	bl	80045a4 <snprintf>
        send_debug(retry_str);
 8002b8a:	463b      	mov	r3, r7
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff ff09 	bl	80029a4 <send_debug>
        send_debug("/3\r\n");
 8002b92:	4811      	ldr	r0, [pc, #68]	; (8002bd8 <gsm_nw_handle_error+0x7c>)
 8002b94:	f7ff ff06 	bl	80029a4 <send_debug>
        
        gsm_nw_ctx.state = GSM_NW_BASIC;
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	721a      	strb	r2, [r3, #8]
        gsm_nw_ctx.basic.step = 0;
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	731a      	strb	r2, [r3, #12]
        gsm_nw_ctx.lte.step = 0;
 8002ba4:	4b09      	ldr	r3, [pc, #36]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	761a      	strb	r2, [r3, #24]
        send_debug(">>> Retry 3 times failed, reset SIM\r\n");
        gsm_nw_ctx.state = GSM_NW_RESET_SIM;
        gsm_nw_ctx.lte.step = 0; 
        gsm_nw_ctx.retry_count = 0;  
    }
}
 8002baa:	e00b      	b.n	8002bc4 <gsm_nw_handle_error+0x68>
        send_debug(">>> Retry 3 times failed, reset SIM\r\n");
 8002bac:	480b      	ldr	r0, [pc, #44]	; (8002bdc <gsm_nw_handle_error+0x80>)
 8002bae:	f7ff fef9 	bl	80029a4 <send_debug>
        gsm_nw_ctx.state = GSM_NW_RESET_SIM;
 8002bb2:	4b06      	ldr	r3, [pc, #24]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	721a      	strb	r2, [r3, #8]
        gsm_nw_ctx.lte.step = 0; 
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	761a      	strb	r2, [r3, #24]
        gsm_nw_ctx.retry_count = 0;  
 8002bbe:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <gsm_nw_handle_error+0x70>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	725a      	strb	r2, [r3, #9]
}
 8002bc4:	bf00      	nop
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20001458 	.word	0x20001458
 8002bd0:	08009c5c 	.word	0x08009c5c
 8002bd4:	08009c68 	.word	0x08009c68
 8002bd8:	08009c6c 	.word	0x08009c6c
 8002bdc:	08009c74 	.word	0x08009c74

08002be0 <apn_from_mcc_mnc>:

const char* apn_from_mcc_mnc(int mcc, int mnc) {
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < sizeof(apn_table)/sizeof(apn_table[0]); i++) {
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e023      	b.n	8002c38 <apn_from_mcc_mnc+0x58>
        if (apn_table[i].mcc == mcc && apn_table[i].mnc == mnc) {
 8002bf0:	4916      	ldr	r1, [pc, #88]	; (8002c4c <apn_from_mcc_mnc+0x6c>)
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d115      	bne.n	8002c32 <apn_from_mcc_mnc+0x52>
 8002c06:	4911      	ldr	r1, [pc, #68]	; (8002c4c <apn_from_mcc_mnc+0x6c>)
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	3304      	adds	r3, #4
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d109      	bne.n	8002c32 <apn_from_mcc_mnc+0x52>
            return apn_table[i].apn;
 8002c1e:	490b      	ldr	r1, [pc, #44]	; (8002c4c <apn_from_mcc_mnc+0x6c>)
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	3308      	adds	r3, #8
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	e006      	b.n	8002c40 <apn_from_mcc_mnc+0x60>
    for (size_t i = 0; i < sizeof(apn_table)/sizeof(apn_table[0]); i++) {
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	3301      	adds	r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2b07      	cmp	r3, #7
 8002c3c:	d9d8      	bls.n	8002bf0 <apn_from_mcc_mnc+0x10>
        }
    }
    return "v-internet";  
 8002c3e:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <apn_from_mcc_mnc+0x70>)
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	0800a360 	.word	0x0800a360
 8002c50:	08009c34 	.word	0x08009c34

08002c54 <gsm_nw_basic>:

bool gsm_nw_basic(){
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08e      	sub	sp, #56	; 0x38
 8002c58:	af00      	add	r7, sp, #0
    char line[50];
    switch (gsm_nw_ctx.basic.step)
 8002c5a:	4bbb      	ldr	r3, [pc, #748]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002c5c:	7b1b      	ldrb	r3, [r3, #12]
 8002c5e:	2b0f      	cmp	r3, #15
 8002c60:	f200 82d3 	bhi.w	800320a <gsm_nw_basic+0x5b6>
 8002c64:	a201      	add	r2, pc, #4	; (adr r2, 8002c6c <gsm_nw_basic+0x18>)
 8002c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c6a:	bf00      	nop
 8002c6c:	08002cad 	.word	0x08002cad
 8002c70:	08002ccb 	.word	0x08002ccb
 8002c74:	08002d39 	.word	0x08002d39
 8002c78:	08002d57 	.word	0x08002d57
 8002c7c:	08002dd3 	.word	0x08002dd3
 8002c80:	08002df1 	.word	0x08002df1
 8002c84:	08002e9b 	.word	0x08002e9b
 8002c88:	08002eb9 	.word	0x08002eb9
 8002c8c:	08002f29 	.word	0x08002f29
 8002c90:	08002f95 	.word	0x08002f95
 8002c94:	08003005 	.word	0x08003005
 8002c98:	08003023 	.word	0x08003023
 8002c9c:	08003093 	.word	0x08003093
 8002ca0:	080030b1 	.word	0x080030b1
 8002ca4:	0800315b 	.word	0x0800315b
 8002ca8:	08003179 	.word	0x08003179
    {
    case 0:
        send_debug(">>> check AT \r\n");
 8002cac:	48a7      	ldr	r0, [pc, #668]	; (8002f4c <gsm_nw_basic+0x2f8>)
 8002cae:	f7ff fe79 	bl	80029a4 <send_debug>
        send_at("AT\r\n");
 8002cb2:	48a7      	ldr	r0, [pc, #668]	; (8002f50 <gsm_nw_basic+0x2fc>)
 8002cb4:	f7ff fe62 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002cb8:	f7ff fbf8 	bl	80024ac <get_tick_ms>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	4ba2      	ldr	r3, [pc, #648]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002cc0:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 1;
 8002cc2:	4ba1      	ldr	r3, [pc, #644]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	731a      	strb	r2, [r3, #12]
        break;
 8002cc8:	e2b0      	b.n	800322c <gsm_nw_basic+0x5d8>

    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002cca:	463b      	mov	r3, r7
 8002ccc:	2132      	movs	r1, #50	; 0x32
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fd04 	bl	80036dc <gsm_send_data_queue_pop>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01c      	beq.n	8002d14 <gsm_nw_basic+0xc0>
            log_raw_line(line);
 8002cda:	463b      	mov	r3, r7
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff fe89 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002ce2:	463b      	mov	r3, r7
 8002ce4:	499b      	ldr	r1, [pc, #620]	; (8002f54 <gsm_nw_basic+0x300>)
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f001 f9b8 	bl	800405c <at_parser_line>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d010      	beq.n	8002d14 <gsm_nw_basic+0xc0>
                if(urc.type == URC_OK){
 8002cf2:	4b98      	ldr	r3, [pc, #608]	; (8002f54 <gsm_nw_basic+0x300>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d104      	bne.n	8002d04 <gsm_nw_basic+0xb0>
                    gsm_nw_ctx.basic.step = 2;
 8002cfa:	4b93      	ldr	r3, [pc, #588]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	731a      	strb	r2, [r3, #12]
                    return true;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e294      	b.n	800322e <gsm_nw_basic+0x5da>
                }
                else if(urc.type == URC_ERROR){
 8002d04:	4b93      	ldr	r3, [pc, #588]	; (8002f54 <gsm_nw_basic+0x300>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d103      	bne.n	8002d14 <gsm_nw_basic+0xc0>
                    gsm_nw_handle_error();
 8002d0c:	f7ff ff26 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 8002d10:	2300      	movs	r3, #0
 8002d12:	e28c      	b.n	800322e <gsm_nw_basic+0x5da>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002d14:	4b8c      	ldr	r3, [pc, #560]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f242 7110 	movw	r1, #10000	; 0x2710
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fe55 	bl	80029cc <is_timeout>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 8272 	beq.w	800320e <gsm_nw_basic+0x5ba>
            send_debug("time out AT\r\n");
 8002d2a:	488b      	ldr	r0, [pc, #556]	; (8002f58 <gsm_nw_basic+0x304>)
 8002d2c:	f7ff fe3a 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8002d30:	f7ff ff14 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8002d34:	2300      	movs	r3, #0
 8002d36:	e27a      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;
    case 2:
        send_debug(">>> check sim ready \r\n");
 8002d38:	4888      	ldr	r0, [pc, #544]	; (8002f5c <gsm_nw_basic+0x308>)
 8002d3a:	f7ff fe33 	bl	80029a4 <send_debug>
        send_at("AT+CPIN?\r\n");
 8002d3e:	4888      	ldr	r0, [pc, #544]	; (8002f60 <gsm_nw_basic+0x30c>)
 8002d40:	f7ff fe1c 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002d44:	f7ff fbb2 	bl	80024ac <get_tick_ms>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	4b7f      	ldr	r3, [pc, #508]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002d4c:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 3;
 8002d4e:	4b7e      	ldr	r3, [pc, #504]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002d50:	2203      	movs	r2, #3
 8002d52:	731a      	strb	r2, [r3, #12]
        break;
 8002d54:	e26a      	b.n	800322c <gsm_nw_basic+0x5d8>
    case 3:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002d56:	463b      	mov	r3, r7
 8002d58:	2132      	movs	r1, #50	; 0x32
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 fcbe 	bl	80036dc <gsm_send_data_queue_pop>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d023      	beq.n	8002dae <gsm_nw_basic+0x15a>
            log_raw_line(line);
 8002d66:	463b      	mov	r3, r7
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff fe43 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002d6e:	463b      	mov	r3, r7
 8002d70:	4978      	ldr	r1, [pc, #480]	; (8002f54 <gsm_nw_basic+0x300>)
 8002d72:	4618      	mov	r0, r3
 8002d74:	f001 f972 	bl	800405c <at_parser_line>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d017      	beq.n	8002dae <gsm_nw_basic+0x15a>
                if(urc.type == URC_CPIN_READY){
 8002d7e:	4b75      	ldr	r3, [pc, #468]	; (8002f54 <gsm_nw_basic+0x300>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d104      	bne.n	8002d90 <gsm_nw_basic+0x13c>
                    gsm_nw_ctx.basic.step = 4;
 8002d86:	4b70      	ldr	r3, [pc, #448]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002d88:	2204      	movs	r2, #4
 8002d8a:	731a      	strb	r2, [r3, #12]
                    return true;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e24e      	b.n	800322e <gsm_nw_basic+0x5da>
                }
                else if (urc.type == URC_CPIN_PIN || urc.type == URC_CPIN_PUK){
 8002d90:	4b70      	ldr	r3, [pc, #448]	; (8002f54 <gsm_nw_basic+0x300>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d003      	beq.n	8002da0 <gsm_nw_basic+0x14c>
 8002d98:	4b6e      	ldr	r3, [pc, #440]	; (8002f54 <gsm_nw_basic+0x300>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d106      	bne.n	8002dae <gsm_nw_basic+0x15a>
                    send_debug(">>> [sim error] no pin or no puk");
 8002da0:	4870      	ldr	r0, [pc, #448]	; (8002f64 <gsm_nw_basic+0x310>)
 8002da2:	f7ff fdff 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8002da6:	f7ff fed9 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 8002daa:	2300      	movs	r3, #0
 8002dac:	e23f      	b.n	800322e <gsm_nw_basic+0x5da>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002dae:	4b66      	ldr	r3, [pc, #408]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f242 7110 	movw	r1, #10000	; 0x2710
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7ff fe08 	bl	80029cc <is_timeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 8227 	beq.w	8003212 <gsm_nw_basic+0x5be>
            send_debug("time out CPIN\r\n");
 8002dc4:	4868      	ldr	r0, [pc, #416]	; (8002f68 <gsm_nw_basic+0x314>)
 8002dc6:	f7ff fded 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8002dca:	f7ff fec7 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e22d      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;
    case 4:
        send_debug(">>> check CREG \r\n");
 8002dd2:	4866      	ldr	r0, [pc, #408]	; (8002f6c <gsm_nw_basic+0x318>)
 8002dd4:	f7ff fde6 	bl	80029a4 <send_debug>
        send_at("AT+CREG?\r\n");
 8002dd8:	4865      	ldr	r0, [pc, #404]	; (8002f70 <gsm_nw_basic+0x31c>)
 8002dda:	f7ff fdcf 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002dde:	f7ff fb65 	bl	80024ac <get_tick_ms>
 8002de2:	4602      	mov	r2, r0
 8002de4:	4b58      	ldr	r3, [pc, #352]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002de6:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 5;
 8002de8:	4b57      	ldr	r3, [pc, #348]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002dea:	2205      	movs	r2, #5
 8002dec:	731a      	strb	r2, [r3, #12]
        break;
 8002dee:	e21d      	b.n	800322c <gsm_nw_basic+0x5d8>

    case 5:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002df0:	463b      	mov	r3, r7
 8002df2:	2132      	movs	r1, #50	; 0x32
 8002df4:	4618      	mov	r0, r3
 8002df6:	f000 fc71 	bl	80036dc <gsm_send_data_queue_pop>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d03a      	beq.n	8002e76 <gsm_nw_basic+0x222>
            log_raw_line(line);
 8002e00:	463b      	mov	r3, r7
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fdf6 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002e08:	463b      	mov	r3, r7
 8002e0a:	4952      	ldr	r1, [pc, #328]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f001 f925 	bl	800405c <at_parser_line>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d02e      	beq.n	8002e76 <gsm_nw_basic+0x222>
                if(urc.type == URC_CREG){
 8002e18:	4b4e      	ldr	r3, [pc, #312]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b05      	cmp	r3, #5
 8002e1e:	d11f      	bne.n	8002e60 <gsm_nw_basic+0x20c>
                    if (urc.v1 == 1 || urc.v1 == 5){
 8002e20:	4b4c      	ldr	r3, [pc, #304]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d003      	beq.n	8002e30 <gsm_nw_basic+0x1dc>
 8002e28:	4b4a      	ldr	r3, [pc, #296]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d104      	bne.n	8002e3a <gsm_nw_basic+0x1e6>
                        gsm_nw_ctx.basic.step = 6;
 8002e30:	4b45      	ldr	r3, [pc, #276]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002e32:	2206      	movs	r2, #6
 8002e34:	731a      	strb	r2, [r3, #12]
                        return true;    
 8002e36:	2301      	movs	r3, #1
 8002e38:	e1f9      	b.n	800322e <gsm_nw_basic+0x5da>
                    }
                        else if (urc.v1 == 2 || urc.v1 == 3 || urc.v1 == 4) {
 8002e3a:	4b46      	ldr	r3, [pc, #280]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d007      	beq.n	8002e52 <gsm_nw_basic+0x1fe>
 8002e42:	4b44      	ldr	r3, [pc, #272]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d003      	beq.n	8002e52 <gsm_nw_basic+0x1fe>
 8002e4a:	4b42      	ldr	r3, [pc, #264]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d111      	bne.n	8002e76 <gsm_nw_basic+0x222>
                        send_debug(">>> [sim] not registered / searching / denied / unknown\r\n");
 8002e52:	4848      	ldr	r0, [pc, #288]	; (8002f74 <gsm_nw_basic+0x320>)
 8002e54:	f7ff fda6 	bl	80029a4 <send_debug>
                        gsm_nw_handle_error();
 8002e58:	f7ff fe80 	bl	8002b5c <gsm_nw_handle_error>
                        return false;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	e1e6      	b.n	800322e <gsm_nw_basic+0x5da>
                    } 
                }
                else if(urc.type == URC_ERROR ){    
 8002e60:	4b3c      	ldr	r3, [pc, #240]	; (8002f54 <gsm_nw_basic+0x300>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d106      	bne.n	8002e76 <gsm_nw_basic+0x222>
                    send_debug(">>> [sim error] error");
 8002e68:	4843      	ldr	r0, [pc, #268]	; (8002f78 <gsm_nw_basic+0x324>)
 8002e6a:	f7ff fd9b 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8002e6e:	f7ff fe75 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 8002e72:	2300      	movs	r3, #0
 8002e74:	e1db      	b.n	800322e <gsm_nw_basic+0x5da>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002e76:	4b34      	ldr	r3, [pc, #208]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f242 7110 	movw	r1, #10000	; 0x2710
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff fda4 	bl	80029cc <is_timeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 81c5 	beq.w	8003216 <gsm_nw_basic+0x5c2>
            send_debug("time out CREG\r\n");
 8002e8c:	483b      	ldr	r0, [pc, #236]	; (8002f7c <gsm_nw_basic+0x328>)
 8002e8e:	f7ff fd89 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8002e92:	f7ff fe63 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e1c9      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;

    case 6:
        send_debug(">>> set SMS text mode\r\n");
 8002e9a:	4839      	ldr	r0, [pc, #228]	; (8002f80 <gsm_nw_basic+0x32c>)
 8002e9c:	f7ff fd82 	bl	80029a4 <send_debug>
        send_at("AT+CMGF=1\r\n");
 8002ea0:	4838      	ldr	r0, [pc, #224]	; (8002f84 <gsm_nw_basic+0x330>)
 8002ea2:	f7ff fd6b 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002ea6:	f7ff fb01 	bl	80024ac <get_tick_ms>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	4b26      	ldr	r3, [pc, #152]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002eae:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 7;
 8002eb0:	4b25      	ldr	r3, [pc, #148]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002eb2:	2207      	movs	r2, #7
 8002eb4:	731a      	strb	r2, [r3, #12]
        break;
 8002eb6:	e1b9      	b.n	800322c <gsm_nw_basic+0x5d8>

    case 7:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002eb8:	463b      	mov	r3, r7
 8002eba:	2132      	movs	r1, #50	; 0x32
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fc0d 	bl	80036dc <gsm_send_data_queue_pop>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01d      	beq.n	8002f04 <gsm_nw_basic+0x2b0>
            log_raw_line(line);
 8002ec8:	463b      	mov	r3, r7
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff fd92 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002ed0:	463b      	mov	r3, r7
 8002ed2:	4920      	ldr	r1, [pc, #128]	; (8002f54 <gsm_nw_basic+0x300>)
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f001 f8c1 	bl	800405c <at_parser_line>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d011      	beq.n	8002f04 <gsm_nw_basic+0x2b0>
                if(urc.type == URC_OK){
 8002ee0:	4b1c      	ldr	r3, [pc, #112]	; (8002f54 <gsm_nw_basic+0x300>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d104      	bne.n	8002ef2 <gsm_nw_basic+0x29e>
                    gsm_nw_ctx.basic.step = 8;
 8002ee8:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002eea:	2208      	movs	r2, #8
 8002eec:	731a      	strb	r2, [r3, #12]
                    return true;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e19d      	b.n	800322e <gsm_nw_basic+0x5da>
                }
                else if(urc.type == URC_ERROR ){
 8002ef2:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <gsm_nw_basic+0x300>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d104      	bne.n	8002f04 <gsm_nw_basic+0x2b0>
                    send_debug(">>> [sim error] error");
 8002efa:	481f      	ldr	r0, [pc, #124]	; (8002f78 <gsm_nw_basic+0x324>)
 8002efc:	f7ff fd52 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8002f00:	f7ff fe2c 	bl	8002b5c <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002f04:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f242 7110 	movw	r1, #10000	; 0x2710
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fd5d 	bl	80029cc <is_timeout>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 8180 	beq.w	800321a <gsm_nw_basic+0x5c6>
            send_debug("time out CMGF\r\n");
 8002f1a:	481b      	ldr	r0, [pc, #108]	; (8002f88 <gsm_nw_basic+0x334>)
 8002f1c:	f7ff fd42 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8002f20:	f7ff fe1c 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e182      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break; 
        
    case 8:
        send_debug(">>> set char set GSM 7-bit\r\n");
 8002f28:	4818      	ldr	r0, [pc, #96]	; (8002f8c <gsm_nw_basic+0x338>)
 8002f2a:	f7ff fd3b 	bl	80029a4 <send_debug>
        send_at("AT+CSCS=\"GSM\"\r\n");
 8002f2e:	4818      	ldr	r0, [pc, #96]	; (8002f90 <gsm_nw_basic+0x33c>)
 8002f30:	f7ff fd24 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002f34:	f7ff faba 	bl	80024ac <get_tick_ms>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	4b03      	ldr	r3, [pc, #12]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002f3c:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 9;
 8002f3e:	4b02      	ldr	r3, [pc, #8]	; (8002f48 <gsm_nw_basic+0x2f4>)
 8002f40:	2209      	movs	r2, #9
 8002f42:	731a      	strb	r2, [r3, #12]
        break;
 8002f44:	e172      	b.n	800322c <gsm_nw_basic+0x5d8>
 8002f46:	bf00      	nop
 8002f48:	20001458 	.word	0x20001458
 8002f4c:	08009c9c 	.word	0x08009c9c
 8002f50:	08009cac 	.word	0x08009cac
 8002f54:	20001408 	.word	0x20001408
 8002f58:	08009cb4 	.word	0x08009cb4
 8002f5c:	08009cc4 	.word	0x08009cc4
 8002f60:	08009cdc 	.word	0x08009cdc
 8002f64:	08009ce8 	.word	0x08009ce8
 8002f68:	08009d0c 	.word	0x08009d0c
 8002f6c:	08009d1c 	.word	0x08009d1c
 8002f70:	08009d30 	.word	0x08009d30
 8002f74:	08009d3c 	.word	0x08009d3c
 8002f78:	08009d78 	.word	0x08009d78
 8002f7c:	08009d90 	.word	0x08009d90
 8002f80:	08009da0 	.word	0x08009da0
 8002f84:	08009db8 	.word	0x08009db8
 8002f88:	08009dc4 	.word	0x08009dc4
 8002f8c:	08009dd4 	.word	0x08009dd4
 8002f90:	08009df4 	.word	0x08009df4

    case 9:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002f94:	463b      	mov	r3, r7
 8002f96:	2132      	movs	r1, #50	; 0x32
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 fb9f 	bl	80036dc <gsm_send_data_queue_pop>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d01d      	beq.n	8002fe0 <gsm_nw_basic+0x38c>
            log_raw_line(line);
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fd24 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002fac:	463b      	mov	r3, r7
 8002fae:	49a2      	ldr	r1, [pc, #648]	; (8003238 <gsm_nw_basic+0x5e4>)
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f001 f853 	bl	800405c <at_parser_line>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d011      	beq.n	8002fe0 <gsm_nw_basic+0x38c>
                if(urc.type == URC_OK){
 8002fbc:	4b9e      	ldr	r3, [pc, #632]	; (8003238 <gsm_nw_basic+0x5e4>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d104      	bne.n	8002fce <gsm_nw_basic+0x37a>
                    gsm_nw_ctx.basic.step = 10;
 8002fc4:	4b9d      	ldr	r3, [pc, #628]	; (800323c <gsm_nw_basic+0x5e8>)
 8002fc6:	220a      	movs	r2, #10
 8002fc8:	731a      	strb	r2, [r3, #12]
                    return true;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e12f      	b.n	800322e <gsm_nw_basic+0x5da>
                }
                else if(urc.type == URC_ERROR ){
 8002fce:	4b9a      	ldr	r3, [pc, #616]	; (8003238 <gsm_nw_basic+0x5e4>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d104      	bne.n	8002fe0 <gsm_nw_basic+0x38c>
                    send_debug(">>> [sim error] error");
 8002fd6:	489a      	ldr	r0, [pc, #616]	; (8003240 <gsm_nw_basic+0x5ec>)
 8002fd8:	f7ff fce4 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8002fdc:	f7ff fdbe 	bl	8002b5c <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002fe0:	4b96      	ldr	r3, [pc, #600]	; (800323c <gsm_nw_basic+0x5e8>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f242 7110 	movw	r1, #10000	; 0x2710
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fcef 	bl	80029cc <is_timeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8114 	beq.w	800321e <gsm_nw_basic+0x5ca>
           send_debug("time out CSCS\r\n");
 8002ff6:	4893      	ldr	r0, [pc, #588]	; (8003244 <gsm_nw_basic+0x5f0>)
 8002ff8:	f7ff fcd4 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8002ffc:	f7ff fdae 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8003000:	2300      	movs	r3, #0
 8003002:	e114      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;
        
    case 10:
        send_debug(">>> set storage SIM\r\n");
 8003004:	4890      	ldr	r0, [pc, #576]	; (8003248 <gsm_nw_basic+0x5f4>)
 8003006:	f7ff fccd 	bl	80029a4 <send_debug>
        send_at("AT+CPMS=\"ME\",\"ME\",\"ME\"\r\n");
 800300a:	4890      	ldr	r0, [pc, #576]	; (800324c <gsm_nw_basic+0x5f8>)
 800300c:	f7ff fcb6 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003010:	f7ff fa4c 	bl	80024ac <get_tick_ms>
 8003014:	4602      	mov	r2, r0
 8003016:	4b89      	ldr	r3, [pc, #548]	; (800323c <gsm_nw_basic+0x5e8>)
 8003018:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 11;
 800301a:	4b88      	ldr	r3, [pc, #544]	; (800323c <gsm_nw_basic+0x5e8>)
 800301c:	220b      	movs	r2, #11
 800301e:	731a      	strb	r2, [r3, #12]
        break;
 8003020:	e104      	b.n	800322c <gsm_nw_basic+0x5d8>

    case 11:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003022:	463b      	mov	r3, r7
 8003024:	2132      	movs	r1, #50	; 0x32
 8003026:	4618      	mov	r0, r3
 8003028:	f000 fb58 	bl	80036dc <gsm_send_data_queue_pop>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d01d      	beq.n	800306e <gsm_nw_basic+0x41a>
            log_raw_line(line);
 8003032:	463b      	mov	r3, r7
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff fcdd 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 800303a:	463b      	mov	r3, r7
 800303c:	497e      	ldr	r1, [pc, #504]	; (8003238 <gsm_nw_basic+0x5e4>)
 800303e:	4618      	mov	r0, r3
 8003040:	f001 f80c 	bl	800405c <at_parser_line>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d011      	beq.n	800306e <gsm_nw_basic+0x41a>
                if(urc.type == URC_OK){
 800304a:	4b7b      	ldr	r3, [pc, #492]	; (8003238 <gsm_nw_basic+0x5e4>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d104      	bne.n	800305c <gsm_nw_basic+0x408>
                    gsm_nw_ctx.basic.step = 12;
 8003052:	4b7a      	ldr	r3, [pc, #488]	; (800323c <gsm_nw_basic+0x5e8>)
 8003054:	220c      	movs	r2, #12
 8003056:	731a      	strb	r2, [r3, #12]
                    return true;
 8003058:	2301      	movs	r3, #1
 800305a:	e0e8      	b.n	800322e <gsm_nw_basic+0x5da>
                }
                else if(urc.type == URC_ERROR ){
 800305c:	4b76      	ldr	r3, [pc, #472]	; (8003238 <gsm_nw_basic+0x5e4>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d104      	bne.n	800306e <gsm_nw_basic+0x41a>
                    send_debug(">>> [sim error] error");
 8003064:	4876      	ldr	r0, [pc, #472]	; (8003240 <gsm_nw_basic+0x5ec>)
 8003066:	f7ff fc9d 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 800306a:	f7ff fd77 	bl	8002b5c <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 800306e:	4b73      	ldr	r3, [pc, #460]	; (800323c <gsm_nw_basic+0x5e8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f242 7110 	movw	r1, #10000	; 0x2710
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff fca8 	bl	80029cc <is_timeout>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80cf 	beq.w	8003222 <gsm_nw_basic+0x5ce>
            send_debug("time out AT+CPMS\r\n");
 8003084:	4872      	ldr	r0, [pc, #456]	; (8003250 <gsm_nw_basic+0x5fc>)
 8003086:	f7ff fc8d 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 800308a:	f7ff fd67 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 800308e:	2300      	movs	r3, #0
 8003090:	e0cd      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;

    case 12:
        send_debug(">>> check cimi for save when set apn\r\n");
 8003092:	4870      	ldr	r0, [pc, #448]	; (8003254 <gsm_nw_basic+0x600>)
 8003094:	f7ff fc86 	bl	80029a4 <send_debug>
        send_at("AT+CIMI\r\n");
 8003098:	486f      	ldr	r0, [pc, #444]	; (8003258 <gsm_nw_basic+0x604>)
 800309a:	f7ff fc6f 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 800309e:	f7ff fa05 	bl	80024ac <get_tick_ms>
 80030a2:	4602      	mov	r2, r0
 80030a4:	4b65      	ldr	r3, [pc, #404]	; (800323c <gsm_nw_basic+0x5e8>)
 80030a6:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 13;
 80030a8:	4b64      	ldr	r3, [pc, #400]	; (800323c <gsm_nw_basic+0x5e8>)
 80030aa:	220d      	movs	r2, #13
 80030ac:	731a      	strb	r2, [r3, #12]
        break;
 80030ae:	e0bd      	b.n	800322c <gsm_nw_basic+0x5d8>
        
    case 13:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 80030b0:	463b      	mov	r3, r7
 80030b2:	2132      	movs	r1, #50	; 0x32
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 fb11 	bl	80036dc <gsm_send_data_queue_pop>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d03b      	beq.n	8003138 <gsm_nw_basic+0x4e4>
            log_raw_line(line);
 80030c0:	463b      	mov	r3, r7
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff fc96 	bl	80029f4 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 80030c8:	463b      	mov	r3, r7
 80030ca:	495b      	ldr	r1, [pc, #364]	; (8003238 <gsm_nw_basic+0x5e4>)
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 ffc5 	bl	800405c <at_parser_line>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d02f      	beq.n	8003138 <gsm_nw_basic+0x4e4>
                if (urc.type == URC_IMSI) {
 80030d8:	4b57      	ldr	r3, [pc, #348]	; (8003238 <gsm_nw_basic+0x5e4>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	2b06      	cmp	r3, #6
 80030de:	d120      	bne.n	8003122 <gsm_nw_basic+0x4ce>
                    
                    gsm_nw_ctx.lte.mcc = (int)urc.v1;
 80030e0:	4b55      	ldr	r3, [pc, #340]	; (8003238 <gsm_nw_basic+0x5e4>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	461a      	mov	r2, r3
 80030e6:	4b55      	ldr	r3, [pc, #340]	; (800323c <gsm_nw_basic+0x5e8>)
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
                    gsm_nw_ctx.lte.mnc = (int)urc.v2;
 80030ea:	4b53      	ldr	r3, [pc, #332]	; (8003238 <gsm_nw_basic+0x5e4>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b52      	ldr	r3, [pc, #328]	; (800323c <gsm_nw_basic+0x5e8>)
 80030f2:	629a      	str	r2, [r3, #40]	; 0x28
                    const char *apn = apn_from_mcc_mnc(gsm_nw_ctx.lte.mcc,
 80030f4:	4b51      	ldr	r3, [pc, #324]	; (800323c <gsm_nw_basic+0x5e8>)
 80030f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030f8:	4b50      	ldr	r3, [pc, #320]	; (800323c <gsm_nw_basic+0x5e8>)
 80030fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fc:	4619      	mov	r1, r3
 80030fe:	4610      	mov	r0, r2
 8003100:	f7ff fd6e 	bl	8002be0 <apn_from_mcc_mnc>
 8003104:	6378      	str	r0, [r7, #52]	; 0x34
                                                       gsm_nw_ctx.lte.mnc);
                    strncpy(gsm_nw_ctx.lte.apn, apn, sizeof(gsm_nw_ctx.lte.apn) - 1);
 8003106:	221f      	movs	r2, #31
 8003108:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800310a:	4854      	ldr	r0, [pc, #336]	; (800325c <gsm_nw_basic+0x608>)
 800310c:	f001 fabc 	bl	8004688 <strncpy>
                    gsm_nw_ctx.lte.apn[sizeof(gsm_nw_ctx.lte.apn) - 1] = '\0';
 8003110:	4b4a      	ldr	r3, [pc, #296]	; (800323c <gsm_nw_basic+0x5e8>)
 8003112:	2200      	movs	r2, #0
 8003114:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

                    gsm_nw_ctx.basic.step = 14;
 8003118:	4b48      	ldr	r3, [pc, #288]	; (800323c <gsm_nw_basic+0x5e8>)
 800311a:	220e      	movs	r2, #14
 800311c:	731a      	strb	r2, [r3, #12]
                    return true;
 800311e:	2301      	movs	r3, #1
 8003120:	e085      	b.n	800322e <gsm_nw_basic+0x5da>
                } else if (urc.type == URC_ERROR) {
 8003122:	4b45      	ldr	r3, [pc, #276]	; (8003238 <gsm_nw_basic+0x5e4>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d106      	bne.n	8003138 <gsm_nw_basic+0x4e4>
                    send_debug(">>> [sim error] error");
 800312a:	4845      	ldr	r0, [pc, #276]	; (8003240 <gsm_nw_basic+0x5ec>)
 800312c:	f7ff fc3a 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8003130:	f7ff fd14 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 8003134:	2300      	movs	r3, #0
 8003136:	e07a      	b.n	800322e <gsm_nw_basic+0x5da>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8003138:	4b40      	ldr	r3, [pc, #256]	; (800323c <gsm_nw_basic+0x5e8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f242 7110 	movw	r1, #10000	; 0x2710
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fc43 	bl	80029cc <is_timeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d06c      	beq.n	8003226 <gsm_nw_basic+0x5d2>
            send_debug("time out CIMI\r\n");
 800314c:	4844      	ldr	r0, [pc, #272]	; (8003260 <gsm_nw_basic+0x60c>)
 800314e:	f7ff fc29 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8003152:	f7ff fd03 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8003156:	2300      	movs	r3, #0
 8003158:	e069      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;

    case 14:
        send_debug(">>> turn on return error\r\n");
 800315a:	4842      	ldr	r0, [pc, #264]	; (8003264 <gsm_nw_basic+0x610>)
 800315c:	f7ff fc22 	bl	80029a4 <send_debug>
        send_at("AT+CMEE=1\r\n");
 8003160:	4841      	ldr	r0, [pc, #260]	; (8003268 <gsm_nw_basic+0x614>)
 8003162:	f7ff fc0b 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003166:	f7ff f9a1 	bl	80024ac <get_tick_ms>
 800316a:	4602      	mov	r2, r0
 800316c:	4b33      	ldr	r3, [pc, #204]	; (800323c <gsm_nw_basic+0x5e8>)
 800316e:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 15;
 8003170:	4b32      	ldr	r3, [pc, #200]	; (800323c <gsm_nw_basic+0x5e8>)
 8003172:	220f      	movs	r2, #15
 8003174:	731a      	strb	r2, [r3, #12]
        break;
 8003176:	e059      	b.n	800322c <gsm_nw_basic+0x5d8>

    case 15:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003178:	463b      	mov	r3, r7
 800317a:	2132      	movs	r1, #50	; 0x32
 800317c:	4618      	mov	r0, r3
 800317e:	f000 faad 	bl	80036dc <gsm_send_data_queue_pop>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d02f      	beq.n	80031e8 <gsm_nw_basic+0x594>
            log_raw_line(line);
 8003188:	463b      	mov	r3, r7
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fc32 	bl	80029f4 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 8003190:	463b      	mov	r3, r7
 8003192:	4929      	ldr	r1, [pc, #164]	; (8003238 <gsm_nw_basic+0x5e4>)
 8003194:	4618      	mov	r0, r3
 8003196:	f000 ff61 	bl	800405c <at_parser_line>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d023      	beq.n	80031e8 <gsm_nw_basic+0x594>
                if (urc.type == URC_OK) {
 80031a0:	4b25      	ldr	r3, [pc, #148]	; (8003238 <gsm_nw_basic+0x5e4>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d114      	bne.n	80031d2 <gsm_nw_basic+0x57e>
                    if (gsm_nw_ctx.lte.need_data) {
 80031a8:	4b24      	ldr	r3, [pc, #144]	; (800323c <gsm_nw_basic+0x5e8>)
 80031aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d007      	beq.n	80031c2 <gsm_nw_basic+0x56e>
                        gsm_nw_ctx.state = GSM_NW_LTE;
 80031b2:	4b22      	ldr	r3, [pc, #136]	; (800323c <gsm_nw_basic+0x5e8>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	721a      	strb	r2, [r3, #8]
                        gsm_nw_ctx.lte.step = 0;
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <gsm_nw_basic+0x5e8>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	761a      	strb	r2, [r3, #24]
                        return true;
 80031be:	2301      	movs	r3, #1
 80031c0:	e035      	b.n	800322e <gsm_nw_basic+0x5da>
                    } else {
                        gsm_nw_ctx.state = GSM_NW_DONE;
 80031c2:	4b1e      	ldr	r3, [pc, #120]	; (800323c <gsm_nw_basic+0x5e8>)
 80031c4:	2202      	movs	r2, #2
 80031c6:	721a      	strb	r2, [r3, #8]
                        gsm_nw_ctx.basic.step = 0;
 80031c8:	4b1c      	ldr	r3, [pc, #112]	; (800323c <gsm_nw_basic+0x5e8>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	731a      	strb	r2, [r3, #12]
                        return true;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e02d      	b.n	800322e <gsm_nw_basic+0x5da>
                    }
                } else if (urc.type == URC_ERROR) {
 80031d2:	4b19      	ldr	r3, [pc, #100]	; (8003238 <gsm_nw_basic+0x5e4>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d106      	bne.n	80031e8 <gsm_nw_basic+0x594>
                    send_debug(">>> [sim error] error");
 80031da:	4819      	ldr	r0, [pc, #100]	; (8003240 <gsm_nw_basic+0x5ec>)
 80031dc:	f7ff fbe2 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 80031e0:	f7ff fcbc 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e022      	b.n	800322e <gsm_nw_basic+0x5da>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 80031e8:	4b14      	ldr	r3, [pc, #80]	; (800323c <gsm_nw_basic+0x5e8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f242 7110 	movw	r1, #10000	; 0x2710
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fbeb 	bl	80029cc <is_timeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d016      	beq.n	800322a <gsm_nw_basic+0x5d6>
            send_debug("time out CMEE\r\n");
 80031fc:	481b      	ldr	r0, [pc, #108]	; (800326c <gsm_nw_basic+0x618>)
 80031fe:	f7ff fbd1 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 8003202:	f7ff fcab 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8003206:	2300      	movs	r3, #0
 8003208:	e011      	b.n	800322e <gsm_nw_basic+0x5da>
        }
        break;
    
    default:
        break;
 800320a:	bf00      	nop
 800320c:	e00e      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 800320e:	bf00      	nop
 8003210:	e00c      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 8003212:	bf00      	nop
 8003214:	e00a      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 8003216:	bf00      	nop
 8003218:	e008      	b.n	800322c <gsm_nw_basic+0x5d8>
        break; 
 800321a:	bf00      	nop
 800321c:	e006      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 800321e:	bf00      	nop
 8003220:	e004      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 8003222:	bf00      	nop
 8003224:	e002      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 8003226:	bf00      	nop
 8003228:	e000      	b.n	800322c <gsm_nw_basic+0x5d8>
        break;
 800322a:	bf00      	nop
    }
    return false;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3738      	adds	r7, #56	; 0x38
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	20001408 	.word	0x20001408
 800323c:	20001458 	.word	0x20001458
 8003240:	08009d78 	.word	0x08009d78
 8003244:	08009e04 	.word	0x08009e04
 8003248:	08009e14 	.word	0x08009e14
 800324c:	08009e2c 	.word	0x08009e2c
 8003250:	08009e48 	.word	0x08009e48
 8003254:	08009e5c 	.word	0x08009e5c
 8003258:	08009e84 	.word	0x08009e84
 800325c:	20001484 	.word	0x20001484
 8003260:	08009e90 	.word	0x08009e90
 8003264:	08009ea0 	.word	0x08009ea0
 8003268:	08009ebc 	.word	0x08009ebc
 800326c:	08009ec8 	.word	0x08009ec8

08003270 <gsm_nw_lte>:

bool gsm_nw_lte(void){
 8003270:	b580      	push	{r7, lr}
 8003272:	b09e      	sub	sp, #120	; 0x78
 8003274:	af00      	add	r7, sp, #0
    char line[50];
    switch (gsm_nw_ctx.lte.step)
 8003276:	4b94      	ldr	r3, [pc, #592]	; (80034c8 <gsm_nw_lte+0x258>)
 8003278:	7e1b      	ldrb	r3, [r3, #24]
 800327a:	2b05      	cmp	r3, #5
 800327c:	f200 8118 	bhi.w	80034b0 <gsm_nw_lte+0x240>
 8003280:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <gsm_nw_lte+0x18>)
 8003282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003286:	bf00      	nop
 8003288:	080032a1 	.word	0x080032a1
 800328c:	080032bf 	.word	0x080032bf
 8003290:	08003335 	.word	0x08003335
 8003294:	0800336f 	.word	0x0800336f
 8003298:	080033e3 	.word	0x080033e3
 800329c:	08003401 	.word	0x08003401
    {
    case 0:
        send_debug(">>> turn on gprs\r\n");
 80032a0:	488a      	ldr	r0, [pc, #552]	; (80034cc <gsm_nw_lte+0x25c>)
 80032a2:	f7ff fb7f 	bl	80029a4 <send_debug>
        send_at("AT+CGATT=1\r\n");
 80032a6:	488a      	ldr	r0, [pc, #552]	; (80034d0 <gsm_nw_lte+0x260>)
 80032a8:	f7ff fb68 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 80032ac:	f7ff f8fe 	bl	80024ac <get_tick_ms>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b85      	ldr	r3, [pc, #532]	; (80034c8 <gsm_nw_lte+0x258>)
 80032b4:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 1;
 80032b6:	4b84      	ldr	r3, [pc, #528]	; (80034c8 <gsm_nw_lte+0x258>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	761a      	strb	r2, [r3, #24]
        break;
 80032bc:	e0ff      	b.n	80034be <gsm_nw_lte+0x24e>

    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 80032be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032c2:	2132      	movs	r1, #50	; 0x32
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 fa09 	bl	80036dc <gsm_send_data_queue_pop>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01f      	beq.n	8003310 <gsm_nw_lte+0xa0>
            log_raw_line(line);
 80032d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fb8d 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 80032da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032de:	497d      	ldr	r1, [pc, #500]	; (80034d4 <gsm_nw_lte+0x264>)
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 febb 	bl	800405c <at_parser_line>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d011      	beq.n	8003310 <gsm_nw_lte+0xa0>
                if(urc.type == URC_OK){
 80032ec:	4b79      	ldr	r3, [pc, #484]	; (80034d4 <gsm_nw_lte+0x264>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <gsm_nw_lte+0x8e>
                    gsm_nw_ctx.lte.step = 2;
 80032f4:	4b74      	ldr	r3, [pc, #464]	; (80034c8 <gsm_nw_lte+0x258>)
 80032f6:	2202      	movs	r2, #2
 80032f8:	761a      	strb	r2, [r3, #24]
                    return true;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e0e0      	b.n	80034c0 <gsm_nw_lte+0x250>
                }
                else if(urc.type == URC_ERROR ){
 80032fe:	4b75      	ldr	r3, [pc, #468]	; (80034d4 <gsm_nw_lte+0x264>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d104      	bne.n	8003310 <gsm_nw_lte+0xa0>
                    send_debug(">>> [sim error] error");
 8003306:	4874      	ldr	r0, [pc, #464]	; (80034d8 <gsm_nw_lte+0x268>)
 8003308:	f7ff fb4c 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 800330c:	f7ff fc26 	bl	8002b5c <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8003310:	4b6d      	ldr	r3, [pc, #436]	; (80034c8 <gsm_nw_lte+0x258>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f242 7110 	movw	r1, #10000	; 0x2710
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fb57 	bl	80029cc <is_timeout>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 80c7 	beq.w	80034b4 <gsm_nw_lte+0x244>
            send_debug("time out GPRS\r\n");
 8003326:	486d      	ldr	r0, [pc, #436]	; (80034dc <gsm_nw_lte+0x26c>)
 8003328:	f7ff fb3c 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 800332c:	f7ff fc16 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 8003330:	2300      	movs	r3, #0
 8003332:	e0c5      	b.n	80034c0 <gsm_nw_lte+0x250>
        }
        break;

    case 2: {
        char cmd[64];
        const char *apn = gsm_nw_ctx.lte.apn[0] ? gsm_nw_ctx.lte.apn : "v-internet";
 8003334:	4b64      	ldr	r3, [pc, #400]	; (80034c8 <gsm_nw_lte+0x258>)
 8003336:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <gsm_nw_lte+0xd2>
 800333e:	4b68      	ldr	r3, [pc, #416]	; (80034e0 <gsm_nw_lte+0x270>)
 8003340:	e000      	b.n	8003344 <gsm_nw_lte+0xd4>
 8003342:	4b68      	ldr	r3, [pc, #416]	; (80034e4 <gsm_nw_lte+0x274>)
 8003344:	677b      	str	r3, [r7, #116]	; 0x74

        snprintf(cmd, sizeof(cmd),
 8003346:	4638      	mov	r0, r7
 8003348:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800334a:	4a67      	ldr	r2, [pc, #412]	; (80034e8 <gsm_nw_lte+0x278>)
 800334c:	2140      	movs	r1, #64	; 0x40
 800334e:	f001 f929 	bl	80045a4 <snprintf>
                 "AT+CGDCONT=1,\"IP\",\"%s\"\r\n", apn);
        send_at(cmd);
 8003352:	463b      	mov	r3, r7
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff fb11 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 800335a:	f7ff f8a7 	bl	80024ac <get_tick_ms>
 800335e:	4602      	mov	r2, r0
 8003360:	4b59      	ldr	r3, [pc, #356]	; (80034c8 <gsm_nw_lte+0x258>)
 8003362:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 3;
 8003364:	4b58      	ldr	r3, [pc, #352]	; (80034c8 <gsm_nw_lte+0x258>)
 8003366:	2203      	movs	r2, #3
 8003368:	761a      	strb	r2, [r3, #24]
        break;
 800336a:	bf00      	nop
 800336c:	e0a7      	b.n	80034be <gsm_nw_lte+0x24e>
    }

    case 3:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 800336e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003372:	2132      	movs	r1, #50	; 0x32
 8003374:	4618      	mov	r0, r3
 8003376:	f000 f9b1 	bl	80036dc <gsm_send_data_queue_pop>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d01f      	beq.n	80033c0 <gsm_nw_lte+0x150>
            log_raw_line(line);
 8003380:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fb35 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 800338a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800338e:	4951      	ldr	r1, [pc, #324]	; (80034d4 <gsm_nw_lte+0x264>)
 8003390:	4618      	mov	r0, r3
 8003392:	f000 fe63 	bl	800405c <at_parser_line>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d011      	beq.n	80033c0 <gsm_nw_lte+0x150>
                if(urc.type == URC_OK){
 800339c:	4b4d      	ldr	r3, [pc, #308]	; (80034d4 <gsm_nw_lte+0x264>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d104      	bne.n	80033ae <gsm_nw_lte+0x13e>
                    gsm_nw_ctx.lte.step = 4;                    
 80033a4:	4b48      	ldr	r3, [pc, #288]	; (80034c8 <gsm_nw_lte+0x258>)
 80033a6:	2204      	movs	r2, #4
 80033a8:	761a      	strb	r2, [r3, #24]
                    return true;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e088      	b.n	80034c0 <gsm_nw_lte+0x250>
                }
                else if(urc.type == URC_ERROR ){
 80033ae:	4b49      	ldr	r3, [pc, #292]	; (80034d4 <gsm_nw_lte+0x264>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d104      	bne.n	80033c0 <gsm_nw_lte+0x150>
                    send_debug(">>> [sim error] error");
 80033b6:	4848      	ldr	r0, [pc, #288]	; (80034d8 <gsm_nw_lte+0x268>)
 80033b8:	f7ff faf4 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 80033bc:	f7ff fbce 	bl	8002b5c <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 80033c0:	4b41      	ldr	r3, [pc, #260]	; (80034c8 <gsm_nw_lte+0x258>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f242 7110 	movw	r1, #10000	; 0x2710
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff faff 	bl	80029cc <is_timeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d071      	beq.n	80034b8 <gsm_nw_lte+0x248>
            send_debug("time out APN\r\n");
 80033d4:	4845      	ldr	r0, [pc, #276]	; (80034ec <gsm_nw_lte+0x27c>)
 80033d6:	f7ff fae5 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 80033da:	f7ff fbbf 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 80033de:	2300      	movs	r3, #0
 80033e0:	e06e      	b.n	80034c0 <gsm_nw_lte+0x250>
        }
        break;
    
    case 4: {
        send_debug(">>> check ip \r\n");
 80033e2:	4843      	ldr	r0, [pc, #268]	; (80034f0 <gsm_nw_lte+0x280>)
 80033e4:	f7ff fade 	bl	80029a4 <send_debug>
        send_at("AT+CGPADDR=1\r\n");
 80033e8:	4842      	ldr	r0, [pc, #264]	; (80034f4 <gsm_nw_lte+0x284>)
 80033ea:	f7ff fac7 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 80033ee:	f7ff f85d 	bl	80024ac <get_tick_ms>
 80033f2:	4602      	mov	r2, r0
 80033f4:	4b34      	ldr	r3, [pc, #208]	; (80034c8 <gsm_nw_lte+0x258>)
 80033f6:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 5;
 80033f8:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <gsm_nw_lte+0x258>)
 80033fa:	2205      	movs	r2, #5
 80033fc:	761a      	strb	r2, [r3, #24]
        break;
 80033fe:	e05e      	b.n	80034be <gsm_nw_lte+0x24e>
    }

    case 5:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003400:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003404:	2132      	movs	r1, #50	; 0x32
 8003406:	4618      	mov	r0, r3
 8003408:	f000 f968 	bl	80036dc <gsm_send_data_queue_pop>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d03d      	beq.n	800348e <gsm_nw_lte+0x21e>
            log_raw_line(line);
 8003412:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff faec 	bl	80029f4 <log_raw_line>
            if(at_parser_line(line,&urc)){
 800341c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003420:	492c      	ldr	r1, [pc, #176]	; (80034d4 <gsm_nw_lte+0x264>)
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fe1a 	bl	800405c <at_parser_line>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d02f      	beq.n	800348e <gsm_nw_lte+0x21e>
                if(urc.type == URC_CGPADDR){
 800342e:	4b29      	ldr	r3, [pc, #164]	; (80034d4 <gsm_nw_lte+0x264>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b07      	cmp	r3, #7
 8003434:	d118      	bne.n	8003468 <gsm_nw_lte+0x1f8>
                    if(urc.text[0] != '\0'){
 8003436:	4b27      	ldr	r3, [pc, #156]	; (80034d4 <gsm_nw_lte+0x264>)
 8003438:	7c1b      	ldrb	r3, [r3, #16]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00d      	beq.n	800345a <gsm_nw_lte+0x1ea>
                        send_debug(">>> IP: ");
 800343e:	482e      	ldr	r0, [pc, #184]	; (80034f8 <gsm_nw_lte+0x288>)
 8003440:	f7ff fab0 	bl	80029a4 <send_debug>
                        send_debug(urc.text);
 8003444:	482d      	ldr	r0, [pc, #180]	; (80034fc <gsm_nw_lte+0x28c>)
 8003446:	f7ff faad 	bl	80029a4 <send_debug>
                        send_debug("\r\n");
 800344a:	482d      	ldr	r0, [pc, #180]	; (8003500 <gsm_nw_lte+0x290>)
 800344c:	f7ff faaa 	bl	80029a4 <send_debug>
                        gsm_nw_ctx.state = GSM_NW_DONE;           
 8003450:	4b1d      	ldr	r3, [pc, #116]	; (80034c8 <gsm_nw_lte+0x258>)
 8003452:	2202      	movs	r2, #2
 8003454:	721a      	strb	r2, [r3, #8]
                        return true;
 8003456:	2301      	movs	r3, #1
 8003458:	e032      	b.n	80034c0 <gsm_nw_lte+0x250>
                    } else {
                        send_debug(">>> No IP yet, may need activate PDP\r\n");
 800345a:	482a      	ldr	r0, [pc, #168]	; (8003504 <gsm_nw_lte+0x294>)
 800345c:	f7ff faa2 	bl	80029a4 <send_debug>
                        gsm_nw_ctx.state = GSM_NW_DONE;
 8003460:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <gsm_nw_lte+0x258>)
 8003462:	2202      	movs	r2, #2
 8003464:	721a      	strb	r2, [r3, #8]
 8003466:	e012      	b.n	800348e <gsm_nw_lte+0x21e>
                    }
                }
                else if(urc.type == URC_OK){
 8003468:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <gsm_nw_lte+0x264>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d103      	bne.n	8003478 <gsm_nw_lte+0x208>
                    send_debug(">>> OK but no IP, may need activate PDP\r\n");
 8003470:	4825      	ldr	r0, [pc, #148]	; (8003508 <gsm_nw_lte+0x298>)
 8003472:	f7ff fa97 	bl	80029a4 <send_debug>
 8003476:	e00a      	b.n	800348e <gsm_nw_lte+0x21e>
                }
                else if(urc.type == URC_ERROR ){
 8003478:	4b16      	ldr	r3, [pc, #88]	; (80034d4 <gsm_nw_lte+0x264>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d106      	bne.n	800348e <gsm_nw_lte+0x21e>
                    send_debug(">>> [sim error] error");
 8003480:	4815      	ldr	r0, [pc, #84]	; (80034d8 <gsm_nw_lte+0x268>)
 8003482:	f7ff fa8f 	bl	80029a4 <send_debug>
                    gsm_nw_handle_error();
 8003486:	f7ff fb69 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 800348a:	2300      	movs	r3, #0
 800348c:	e018      	b.n	80034c0 <gsm_nw_lte+0x250>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,6000)){
 800348e:	4b0e      	ldr	r3, [pc, #56]	; (80034c8 <gsm_nw_lte+0x258>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f241 7170 	movw	r1, #6000	; 0x1770
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fa98 	bl	80029cc <is_timeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00c      	beq.n	80034bc <gsm_nw_lte+0x24c>
            send_debug("time out check IP\r\n");
 80034a2:	481a      	ldr	r0, [pc, #104]	; (800350c <gsm_nw_lte+0x29c>)
 80034a4:	f7ff fa7e 	bl	80029a4 <send_debug>
            gsm_nw_handle_error();
 80034a8:	f7ff fb58 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 80034ac:	2300      	movs	r3, #0
 80034ae:	e007      	b.n	80034c0 <gsm_nw_lte+0x250>
        }
        break;
    default:
        break;
 80034b0:	bf00      	nop
 80034b2:	e004      	b.n	80034be <gsm_nw_lte+0x24e>
        break;
 80034b4:	bf00      	nop
 80034b6:	e002      	b.n	80034be <gsm_nw_lte+0x24e>
        break;
 80034b8:	bf00      	nop
 80034ba:	e000      	b.n	80034be <gsm_nw_lte+0x24e>
        break;
 80034bc:	bf00      	nop
    }
    return false;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3778      	adds	r7, #120	; 0x78
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	20001458 	.word	0x20001458
 80034cc:	08009ed8 	.word	0x08009ed8
 80034d0:	08009eec 	.word	0x08009eec
 80034d4:	20001408 	.word	0x20001408
 80034d8:	08009d78 	.word	0x08009d78
 80034dc:	08009efc 	.word	0x08009efc
 80034e0:	20001484 	.word	0x20001484
 80034e4:	08009c34 	.word	0x08009c34
 80034e8:	08009f0c 	.word	0x08009f0c
 80034ec:	08009f28 	.word	0x08009f28
 80034f0:	08009f38 	.word	0x08009f38
 80034f4:	08009f48 	.word	0x08009f48
 80034f8:	08009f58 	.word	0x08009f58
 80034fc:	20001418 	.word	0x20001418
 8003500:	08009f64 	.word	0x08009f64
 8003504:	08009f68 	.word	0x08009f68
 8003508:	08009f90 	.word	0x08009f90
 800350c:	08009fbc 	.word	0x08009fbc

08003510 <gsm_nw_reset_sim>:

bool gsm_nw_reset_sim(void) {
 8003510:	b580      	push	{r7, lr}
 8003512:	b08e      	sub	sp, #56	; 0x38
 8003514:	af00      	add	r7, sp, #0
    char line[50];
    
    switch (gsm_nw_ctx.lte.step) {
 8003516:	4b35      	ldr	r3, [pc, #212]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 8003518:	7e1b      	ldrb	r3, [r3, #24]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <gsm_nw_reset_sim+0x14>
 800351e:	2b01      	cmp	r3, #1
 8003520:	d00f      	beq.n	8003542 <gsm_nw_reset_sim+0x32>
 8003522:	e059      	b.n	80035d8 <gsm_nw_reset_sim+0xc8>
    case 0:
        send_debug(">>> Reset SIM: AT+CFUN=1,1\r\n");
 8003524:	4832      	ldr	r0, [pc, #200]	; (80035f0 <gsm_nw_reset_sim+0xe0>)
 8003526:	f7ff fa3d 	bl	80029a4 <send_debug>
        send_at("AT+CFUN=1,1\r\n");
 800352a:	4832      	ldr	r0, [pc, #200]	; (80035f4 <gsm_nw_reset_sim+0xe4>)
 800352c:	f7ff fa26 	bl	800297c <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003530:	f7fe ffbc 	bl	80024ac <get_tick_ms>
 8003534:	4602      	mov	r2, r0
 8003536:	4b2d      	ldr	r3, [pc, #180]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 8003538:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 1;
 800353a:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 800353c:	2201      	movs	r2, #1
 800353e:	761a      	strb	r2, [r3, #24]
        break;
 8003540:	e04f      	b.n	80035e2 <gsm_nw_reset_sim+0xd2>
        
    case 1:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003542:	1d3b      	adds	r3, r7, #4
 8003544:	2132      	movs	r1, #50	; 0x32
 8003546:	4618      	mov	r0, r3
 8003548:	f000 f8c8 	bl	80036dc <gsm_send_data_queue_pop>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d02e      	beq.n	80035b0 <gsm_nw_reset_sim+0xa0>
            log_raw_line(line);
 8003552:	1d3b      	adds	r3, r7, #4
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff fa4d 	bl	80029f4 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 800355a:	1d3b      	adds	r3, r7, #4
 800355c:	4926      	ldr	r1, [pc, #152]	; (80035f8 <gsm_nw_reset_sim+0xe8>)
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fd7c 	bl	800405c <at_parser_line>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d022      	beq.n	80035b0 <gsm_nw_reset_sim+0xa0>
                if (urc.type == URC_OK) {
 800356a:	4b23      	ldr	r3, [pc, #140]	; (80035f8 <gsm_nw_reset_sim+0xe8>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d110      	bne.n	8003594 <gsm_nw_reset_sim+0x84>
                    send_debug(">>> SIM reset OK, restart init\r\n");
 8003572:	4822      	ldr	r0, [pc, #136]	; (80035fc <gsm_nw_reset_sim+0xec>)
 8003574:	f7ff fa16 	bl	80029a4 <send_debug>
                    gsm_nw_ctx.lte.step = 0;
 8003578:	4b1c      	ldr	r3, [pc, #112]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 800357a:	2200      	movs	r2, #0
 800357c:	761a      	strb	r2, [r3, #24]
                    gsm_nw_ctx.state = GSM_NW_BASIC;
 800357e:	4b1b      	ldr	r3, [pc, #108]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 8003580:	2200      	movs	r2, #0
 8003582:	721a      	strb	r2, [r3, #8]
                    gsm_nw_ctx.basic.step = 0;
 8003584:	4b19      	ldr	r3, [pc, #100]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 8003586:	2200      	movs	r2, #0
 8003588:	731a      	strb	r2, [r3, #12]
                    gsm_nw_ctx.retry_count = 0;
 800358a:	4b18      	ldr	r3, [pc, #96]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 800358c:	2200      	movs	r2, #0
 800358e:	725a      	strb	r2, [r3, #9]
                    return true;
 8003590:	2301      	movs	r3, #1
 8003592:	e027      	b.n	80035e4 <gsm_nw_reset_sim+0xd4>
                } else if (urc.type == URC_ERROR) {
 8003594:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <gsm_nw_reset_sim+0xe8>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d109      	bne.n	80035b0 <gsm_nw_reset_sim+0xa0>
                    send_debug(">>> SIM reset failed\r\n");
 800359c:	4818      	ldr	r0, [pc, #96]	; (8003600 <gsm_nw_reset_sim+0xf0>)
 800359e:	f7ff fa01 	bl	80029a4 <send_debug>
                    gsm_nw_ctx.lte.step = 0;
 80035a2:	4b12      	ldr	r3, [pc, #72]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	761a      	strb	r2, [r3, #24]
                    gsm_nw_handle_error();  
 80035a8:	f7ff fad8 	bl	8002b5c <gsm_nw_handle_error>
                    return false;
 80035ac:	2300      	movs	r3, #0
 80035ae:	e019      	b.n	80035e4 <gsm_nw_reset_sim+0xd4>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, 10000)) {
 80035b0:	4b0e      	ldr	r3, [pc, #56]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f242 7110 	movw	r1, #10000	; 0x2710
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff fa07 	bl	80029cc <is_timeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00d      	beq.n	80035e0 <gsm_nw_reset_sim+0xd0>
        	send_debug("time out reset SIM\r\n");
 80035c4:	480f      	ldr	r0, [pc, #60]	; (8003604 <gsm_nw_reset_sim+0xf4>)
 80035c6:	f7ff f9ed 	bl	80029a4 <send_debug>
            gsm_nw_ctx.lte.step = 0;
 80035ca:	4b08      	ldr	r3, [pc, #32]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	761a      	strb	r2, [r3, #24]
            gsm_nw_handle_error();
 80035d0:	f7ff fac4 	bl	8002b5c <gsm_nw_handle_error>
            return false;
 80035d4:	2300      	movs	r3, #0
 80035d6:	e005      	b.n	80035e4 <gsm_nw_reset_sim+0xd4>
        }
        break;
        
    default:
        gsm_nw_ctx.lte.step = 0;
 80035d8:	4b04      	ldr	r3, [pc, #16]	; (80035ec <gsm_nw_reset_sim+0xdc>)
 80035da:	2200      	movs	r2, #0
 80035dc:	761a      	strb	r2, [r3, #24]
        break;
 80035de:	e000      	b.n	80035e2 <gsm_nw_reset_sim+0xd2>
        break;
 80035e0:	bf00      	nop
    }
    return false;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3738      	adds	r7, #56	; 0x38
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20001458 	.word	0x20001458
 80035f0:	08009fd0 	.word	0x08009fd0
 80035f4:	08009ff0 	.word	0x08009ff0
 80035f8:	20001408 	.word	0x20001408
 80035fc:	0800a000 	.word	0x0800a000
 8003600:	0800a024 	.word	0x0800a024
 8003604:	0800a03c 	.word	0x0800a03c

08003608 <gsm_nw_process>:

void gsm_nw_process(void){
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
    switch (gsm_nw_ctx.state)
 800360c:	4b0e      	ldr	r3, [pc, #56]	; (8003648 <gsm_nw_process+0x40>)
 800360e:	7a1b      	ldrb	r3, [r3, #8]
 8003610:	2b04      	cmp	r3, #4
 8003612:	d816      	bhi.n	8003642 <gsm_nw_process+0x3a>
 8003614:	a201      	add	r2, pc, #4	; (adr r2, 800361c <gsm_nw_process+0x14>)
 8003616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361a:	bf00      	nop
 800361c:	08003631 	.word	0x08003631
 8003620:	08003637 	.word	0x08003637
 8003624:	08003643 	.word	0x08003643
 8003628:	08003643 	.word	0x08003643
 800362c:	0800363d 	.word	0x0800363d
    {
    case GSM_NW_BASIC:
        gsm_nw_basic();
 8003630:	f7ff fb10 	bl	8002c54 <gsm_nw_basic>
        break;
 8003634:	e006      	b.n	8003644 <gsm_nw_process+0x3c>
    case GSM_NW_LTE:
        gsm_nw_lte();
 8003636:	f7ff fe1b 	bl	8003270 <gsm_nw_lte>
        break;
 800363a:	e003      	b.n	8003644 <gsm_nw_process+0x3c>
    case GSM_NW_DONE:
        
        break;
    case GSM_NW_RESET_SIM:
        gsm_nw_reset_sim();
 800363c:	f7ff ff68 	bl	8003510 <gsm_nw_reset_sim>
        break;
 8003640:	e000      	b.n	8003644 <gsm_nw_process+0x3c>
    default:
        break;
 8003642:	bf00      	nop
    }
}
 8003644:	bf00      	nop
 8003646:	bd80      	pop	{r7, pc}
 8003648:	20001458 	.word	0x20001458

0800364c <gsm_send_data_queue_push>:
    memset(&gsm_urc_queue, 0, sizeof(gsm_urc_queue_t));
    gsm_urc_line_index = 0;
    gsm_urc_queue.push_done = false;
}

static bool gsm_send_data_queue_push(const char *line) {
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
    if(gsm_urc_queue.count >= GSM_URC_QUEUE_SIZE) {
 8003654:	4b1f      	ldr	r3, [pc, #124]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 8003656:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800365a:	2b09      	cmp	r3, #9
 800365c:	d901      	bls.n	8003662 <gsm_send_data_queue_push+0x16>
        return false;
 800365e:	2300      	movs	r3, #0
 8003660:	e033      	b.n	80036ca <gsm_send_data_queue_push+0x7e>
    }
    
    strncpy(gsm_urc_queue.lines[gsm_urc_queue.head], line, GSM_URC_LINE_MAX_LEN - 1);
 8003662:	4b1c      	ldr	r3, [pc, #112]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 8003664:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003668:	01db      	lsls	r3, r3, #7
 800366a:	4a1a      	ldr	r2, [pc, #104]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 800366c:	4413      	add	r3, r2
 800366e:	227f      	movs	r2, #127	; 0x7f
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4618      	mov	r0, r3
 8003674:	f001 f808 	bl	8004688 <strncpy>
    gsm_urc_queue.lines[gsm_urc_queue.head][GSM_URC_LINE_MAX_LEN - 1] = '\0';
 8003678:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 800367a:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 800367e:	4a15      	ldr	r2, [pc, #84]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 8003680:	01db      	lsls	r3, r3, #7
 8003682:	4413      	add	r3, r2
 8003684:	337f      	adds	r3, #127	; 0x7f
 8003686:	2200      	movs	r2, #0
 8003688:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.head = (gsm_urc_queue.head + 1) % GSM_URC_QUEUE_SIZE;
 800368a:	4b12      	ldr	r3, [pc, #72]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 800368c:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	4b11      	ldr	r3, [pc, #68]	; (80036d8 <gsm_send_data_queue_push+0x8c>)
 8003694:	fb83 1302 	smull	r1, r3, r3, r2
 8003698:	1099      	asrs	r1, r3, #2
 800369a:	17d3      	asrs	r3, r2, #31
 800369c:	1ac9      	subs	r1, r1, r3
 800369e:	460b      	mov	r3, r1
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	1ad1      	subs	r1, r2, r3
 80036a8:	b2ca      	uxtb	r2, r1
 80036aa:	4b0a      	ldr	r3, [pc, #40]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 80036ac:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    gsm_urc_queue.count++;
 80036b0:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 80036b2:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80036b6:	3301      	adds	r3, #1
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 80036bc:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    gsm_urc_queue.push_done = true;
 80036c0:	4b04      	ldr	r3, [pc, #16]	; (80036d4 <gsm_send_data_queue_push+0x88>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
    return true;
 80036c8:	2301      	movs	r3, #1
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	200008f4 	.word	0x200008f4
 80036d8:	66666667 	.word	0x66666667

080036dc <gsm_send_data_queue_pop>:

bool gsm_send_data_queue_pop(char *line, uint16_t max_len) {
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	807b      	strh	r3, [r7, #2]
    if(gsm_urc_queue.count == 0) {
 80036e8:	4b20      	ldr	r3, [pc, #128]	; (800376c <gsm_send_data_queue_pop+0x90>)
 80036ea:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <gsm_send_data_queue_pop+0x1a>
        return false;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e036      	b.n	8003764 <gsm_send_data_queue_pop+0x88>
    }
    
    strncpy(line, gsm_urc_queue.lines[gsm_urc_queue.tail], max_len - 1);
 80036f6:	4b1d      	ldr	r3, [pc, #116]	; (800376c <gsm_send_data_queue_pop+0x90>)
 80036f8:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80036fc:	01db      	lsls	r3, r3, #7
 80036fe:	4a1b      	ldr	r2, [pc, #108]	; (800376c <gsm_send_data_queue_pop+0x90>)
 8003700:	1899      	adds	r1, r3, r2
 8003702:	887b      	ldrh	r3, [r7, #2]
 8003704:	3b01      	subs	r3, #1
 8003706:	461a      	mov	r2, r3
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 ffbd 	bl	8004688 <strncpy>
    line[max_len - 1] = '\0';
 800370e:	887b      	ldrh	r3, [r7, #2]
 8003710:	3b01      	subs	r3, #1
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	4413      	add	r3, r2
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.tail = (gsm_urc_queue.tail + 1) % GSM_URC_QUEUE_SIZE;
 800371a:	4b14      	ldr	r3, [pc, #80]	; (800376c <gsm_send_data_queue_pop+0x90>)
 800371c:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	4b13      	ldr	r3, [pc, #76]	; (8003770 <gsm_send_data_queue_pop+0x94>)
 8003724:	fb83 1302 	smull	r1, r3, r3, r2
 8003728:	1099      	asrs	r1, r3, #2
 800372a:	17d3      	asrs	r3, r2, #31
 800372c:	1ac9      	subs	r1, r1, r3
 800372e:	460b      	mov	r3, r1
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	1ad1      	subs	r1, r2, r3
 8003738:	b2ca      	uxtb	r2, r1
 800373a:	4b0c      	ldr	r3, [pc, #48]	; (800376c <gsm_send_data_queue_pop+0x90>)
 800373c:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
    gsm_urc_queue.count--;
 8003740:	4b0a      	ldr	r3, [pc, #40]	; (800376c <gsm_send_data_queue_pop+0x90>)
 8003742:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 8003746:	3b01      	subs	r3, #1
 8003748:	b2da      	uxtb	r2, r3
 800374a:	4b08      	ldr	r3, [pc, #32]	; (800376c <gsm_send_data_queue_pop+0x90>)
 800374c:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502

    if (gsm_urc_queue.count == 0) {
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <gsm_send_data_queue_pop+0x90>)
 8003752:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 8003756:	2b00      	cmp	r3, #0
 8003758:	d103      	bne.n	8003762 <gsm_send_data_queue_pop+0x86>
        gsm_urc_queue.push_done = false;
 800375a:	4b04      	ldr	r3, [pc, #16]	; (800376c <gsm_send_data_queue_pop+0x90>)
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
    }
    
    return true;
 8003762:	2301      	movs	r3, #1
}
 8003764:	4618      	mov	r0, r3
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	200008f4 	.word	0x200008f4
 8003770:	66666667 	.word	0x66666667

08003774 <gsm_send_data_queue_proces>:

void gsm_send_data_queue_proces(void) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
    uint8_t b;

    while (uart_sim_read(&b, 1) > 0) {
 800377a:	e02f      	b.n	80037dc <gsm_send_data_queue_proces+0x68>
        if (b == '\r' || b == '\n') {
 800377c:	79fb      	ldrb	r3, [r7, #7]
 800377e:	2b0d      	cmp	r3, #13
 8003780:	d002      	beq.n	8003788 <gsm_send_data_queue_proces+0x14>
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	2b0a      	cmp	r3, #10
 8003786:	d110      	bne.n	80037aa <gsm_send_data_queue_proces+0x36>
            if (gsm_urc_line_index > 0) {
 8003788:	4b1a      	ldr	r3, [pc, #104]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d025      	beq.n	80037dc <gsm_send_data_queue_proces+0x68>
                gsm_urc_line_buffer[gsm_urc_line_index] = '\0';
 8003790:	4b18      	ldr	r3, [pc, #96]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	461a      	mov	r2, r3
 8003796:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <gsm_send_data_queue_proces+0x84>)
 8003798:	2100      	movs	r1, #0
 800379a:	5499      	strb	r1, [r3, r2]
                gsm_send_data_queue_push(gsm_urc_line_buffer);
 800379c:	4816      	ldr	r0, [pc, #88]	; (80037f8 <gsm_send_data_queue_proces+0x84>)
 800379e:	f7ff ff55 	bl	800364c <gsm_send_data_queue_push>
                gsm_urc_line_index = 0;
 80037a2:	4b14      	ldr	r3, [pc, #80]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	801a      	strh	r2, [r3, #0]
            }
            continue;
 80037a8:	e018      	b.n	80037dc <gsm_send_data_queue_proces+0x68>
        }
        if (gsm_urc_line_index < GSM_URC_LINE_MAX_LEN - 1) {
 80037aa:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	2b7e      	cmp	r3, #126	; 0x7e
 80037b0:	d80a      	bhi.n	80037c8 <gsm_send_data_queue_proces+0x54>
            gsm_urc_line_buffer[gsm_urc_line_index++] = b;
 80037b2:	4b10      	ldr	r3, [pc, #64]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	b291      	uxth	r1, r2
 80037ba:	4a0e      	ldr	r2, [pc, #56]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 80037bc:	8011      	strh	r1, [r2, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	79f9      	ldrb	r1, [r7, #7]
 80037c2:	4b0d      	ldr	r3, [pc, #52]	; (80037f8 <gsm_send_data_queue_proces+0x84>)
 80037c4:	5499      	strb	r1, [r3, r2]
 80037c6:	e009      	b.n	80037dc <gsm_send_data_queue_proces+0x68>
        } else {
            gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN - 1] = '\0';
 80037c8:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <gsm_send_data_queue_proces+0x84>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
            gsm_send_data_queue_push(gsm_urc_line_buffer);
 80037d0:	4809      	ldr	r0, [pc, #36]	; (80037f8 <gsm_send_data_queue_proces+0x84>)
 80037d2:	f7ff ff3b 	bl	800364c <gsm_send_data_queue_push>
            gsm_urc_line_index = 0;
 80037d6:	4b07      	ldr	r3, [pc, #28]	; (80037f4 <gsm_send_data_queue_proces+0x80>)
 80037d8:	2200      	movs	r2, #0
 80037da:	801a      	strh	r2, [r3, #0]
    while (uart_sim_read(&b, 1) > 0) {
 80037dc:	1dfb      	adds	r3, r7, #7
 80037de:	2101      	movs	r1, #1
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff f881 	bl	80028e8 <uart_sim_read>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1c7      	bne.n	800377c <gsm_send_data_queue_proces+0x8>
        }
    }
}
 80037ec:	bf00      	nop
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	20000e78 	.word	0x20000e78
 80037f8:	20000df8 	.word	0x20000df8

080037fc <gsm_sms_validate_phone>:

gsm_sms_ctx_t gsm_sms_ctx;
static urc_t  sms_urc;


static bool gsm_sms_validate_phone(const char *phone) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
    if (!phone || phone[0] == '\0') {
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <gsm_sms_validate_phone+0x16>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <gsm_sms_validate_phone+0x1a>
        return false;
 8003812:	2300      	movs	r3, #0
 8003814:	e031      	b.n	800387a <gsm_sms_validate_phone+0x7e>
    }
    
    size_t len = strlen(phone);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fc fc9a 	bl	8000150 <strlen>
 800381c:	60b8      	str	r0, [r7, #8]
    if (len < 8 || len > 15) {  
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b07      	cmp	r3, #7
 8003822:	d902      	bls.n	800382a <gsm_sms_validate_phone+0x2e>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b0f      	cmp	r3, #15
 8003828:	d901      	bls.n	800382e <gsm_sms_validate_phone+0x32>
        return false;
 800382a:	2300      	movs	r3, #0
 800382c:	e025      	b.n	800387a <gsm_sms_validate_phone+0x7e>
    }
    
    
    const char *p = phone;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	60fb      	str	r3, [r7, #12]
    if (*p == '+') {
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b2b      	cmp	r3, #43	; 0x2b
 8003838:	d11a      	bne.n	8003870 <gsm_sms_validate_phone+0x74>
        p++;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	3301      	adds	r3, #1
 800383e:	60fb      	str	r3, [r7, #12]
        len--;
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	3b01      	subs	r3, #1
 8003844:	60bb      	str	r3, [r7, #8]
        if (len < 8 || len > 15) {
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b07      	cmp	r3, #7
 800384a:	d902      	bls.n	8003852 <gsm_sms_validate_phone+0x56>
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	2b0f      	cmp	r3, #15
 8003850:	d90e      	bls.n	8003870 <gsm_sms_validate_phone+0x74>
            return false;
 8003852:	2300      	movs	r3, #0
 8003854:	e011      	b.n	800387a <gsm_sms_validate_phone+0x7e>
        }
    }
    
    
    for (; *p != '\0'; p++) {
        if (*p < '0' || *p > '9') {
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b2f      	cmp	r3, #47	; 0x2f
 800385c:	d903      	bls.n	8003866 <gsm_sms_validate_phone+0x6a>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	2b39      	cmp	r3, #57	; 0x39
 8003864:	d901      	bls.n	800386a <gsm_sms_validate_phone+0x6e>
            return false;
 8003866:	2300      	movs	r3, #0
 8003868:	e007      	b.n	800387a <gsm_sms_validate_phone+0x7e>
    for (; *p != '\0'; p++) {
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	3301      	adds	r3, #1
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1ee      	bne.n	8003856 <gsm_sms_validate_phone+0x5a>
        }
    }
    
    return true;
 8003878:	2301      	movs	r3, #1
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <gsm_sms_init>:

void gsm_sms_init(void){
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
    memset(&gsm_sms_ctx, 0, sizeof(gsm_sms_ctx));
 800388a:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800388e:	2100      	movs	r1, #0
 8003890:	4834      	ldr	r0, [pc, #208]	; (8003964 <gsm_sms_init+0xe0>)
 8003892:	f000 fe7e 	bl	8004592 <memset>
    gsm_sms_ctx.state       = GSM_SMS_IDLE;
 8003896:	4b33      	ldr	r3, [pc, #204]	; (8003964 <gsm_sms_init+0xe0>)
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
    gsm_sms_ctx.timeout_ms  = TIME_OUT;
 800389c:	4b31      	ldr	r3, [pc, #196]	; (8003964 <gsm_sms_init+0xe0>)
 800389e:	f242 7210 	movw	r2, #10000	; 0x2710
 80038a2:	609a      	str	r2, [r3, #8]
    gsm_sms_ctx.retry_count = 0;
 80038a4:	4b2f      	ldr	r3, [pc, #188]	; (8003964 <gsm_sms_init+0xe0>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	731a      	strb	r2, [r3, #12]

    
    uint8_t buf[SMS_TARGET_SIZE];
    w25qxx_read(SMS_TARGET_ADDR, buf, SMS_TARGET_SIZE);
 80038aa:	1d3b      	adds	r3, r7, #4
 80038ac:	2210      	movs	r2, #16
 80038ae:	4619      	mov	r1, r3
 80038b0:	2000      	movs	r0, #0
 80038b2:	f7fe fd73 	bl	800239c <w25qxx_read>

    bool all_ff_or_zero = true;
 80038b6:	2301      	movs	r3, #1
 80038b8:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < SMS_TARGET_SIZE; i++) {
 80038ba:	2300      	movs	r3, #0
 80038bc:	75bb      	strb	r3, [r7, #22]
 80038be:	e015      	b.n	80038ec <gsm_sms_init+0x68>
        if (buf[i] != 0xFF && buf[i] != 0x00) {
 80038c0:	7dbb      	ldrb	r3, [r7, #22]
 80038c2:	f107 0218 	add.w	r2, r7, #24
 80038c6:	4413      	add	r3, r2
 80038c8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80038cc:	2bff      	cmp	r3, #255	; 0xff
 80038ce:	d00a      	beq.n	80038e6 <gsm_sms_init+0x62>
 80038d0:	7dbb      	ldrb	r3, [r7, #22]
 80038d2:	f107 0218 	add.w	r2, r7, #24
 80038d6:	4413      	add	r3, r2
 80038d8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <gsm_sms_init+0x62>
            all_ff_or_zero = false;
 80038e0:	2300      	movs	r3, #0
 80038e2:	75fb      	strb	r3, [r7, #23]
            break;
 80038e4:	e005      	b.n	80038f2 <gsm_sms_init+0x6e>
    for (uint8_t i = 0; i < SMS_TARGET_SIZE; i++) {
 80038e6:	7dbb      	ldrb	r3, [r7, #22]
 80038e8:	3301      	adds	r3, #1
 80038ea:	75bb      	strb	r3, [r7, #22]
 80038ec:	7dbb      	ldrb	r3, [r7, #22]
 80038ee:	2b0f      	cmp	r3, #15
 80038f0:	d9e6      	bls.n	80038c0 <gsm_sms_init+0x3c>
        }
    }

    if (!all_ff_or_zero) {
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
 80038f4:	f083 0301 	eor.w	r3, r3, #1
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d028      	beq.n	8003950 <gsm_sms_init+0xcc>
        
        memcpy(gsm_sms_ctx.target_phone, buf, SMS_TARGET_SIZE - 1);
 80038fe:	1d3b      	adds	r3, r7, #4
 8003900:	220f      	movs	r2, #15
 8003902:	4619      	mov	r1, r3
 8003904:	4818      	ldr	r0, [pc, #96]	; (8003968 <gsm_sms_init+0xe4>)
 8003906:	f000 fe39 	bl	800457c <memcpy>
        gsm_sms_ctx.target_phone[SMS_TARGET_SIZE - 1] = '\0';
 800390a:	4b16      	ldr	r3, [pc, #88]	; (8003964 <gsm_sms_init+0xe0>)
 800390c:	2200      	movs	r2, #0
 800390e:	771a      	strb	r2, [r3, #28]
        
        
        if (gsm_sms_validate_phone(gsm_sms_ctx.target_phone)) {
 8003910:	4815      	ldr	r0, [pc, #84]	; (8003968 <gsm_sms_init+0xe4>)
 8003912:	f7ff ff73 	bl	80037fc <gsm_sms_validate_phone>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00c      	beq.n	8003936 <gsm_sms_init+0xb2>
            gsm_sms_ctx.target_valid = true;
 800391c:	4b11      	ldr	r3, [pc, #68]	; (8003964 <gsm_sms_init+0xe0>)
 800391e:	2201      	movs	r2, #1
 8003920:	775a      	strb	r2, [r3, #29]
            send_debug(">>> [SMS] load target from flash: ");
 8003922:	4812      	ldr	r0, [pc, #72]	; (800396c <gsm_sms_init+0xe8>)
 8003924:	f7ff f83e 	bl	80029a4 <send_debug>
            send_debug(gsm_sms_ctx.target_phone);
 8003928:	480f      	ldr	r0, [pc, #60]	; (8003968 <gsm_sms_init+0xe4>)
 800392a:	f7ff f83b 	bl	80029a4 <send_debug>
            send_debug("\r\n");
 800392e:	4810      	ldr	r0, [pc, #64]	; (8003970 <gsm_sms_init+0xec>)
 8003930:	f7ff f838 	bl	80029a4 <send_debug>
        }
    } else {
        gsm_sms_ctx.target_valid = false;
        send_debug(">>> [SMS] no target in flash\r\n");
    }
}
 8003934:	e012      	b.n	800395c <gsm_sms_init+0xd8>
            gsm_sms_ctx.target_valid = false;
 8003936:	4b0b      	ldr	r3, [pc, #44]	; (8003964 <gsm_sms_init+0xe0>)
 8003938:	2200      	movs	r2, #0
 800393a:	775a      	strb	r2, [r3, #29]
            send_debug(">>> [SMS] s khng hp l trong flash: ");
 800393c:	480d      	ldr	r0, [pc, #52]	; (8003974 <gsm_sms_init+0xf0>)
 800393e:	f7ff f831 	bl	80029a4 <send_debug>
            send_debug(gsm_sms_ctx.target_phone);
 8003942:	4809      	ldr	r0, [pc, #36]	; (8003968 <gsm_sms_init+0xe4>)
 8003944:	f7ff f82e 	bl	80029a4 <send_debug>
            send_debug("\r\n");
 8003948:	4809      	ldr	r0, [pc, #36]	; (8003970 <gsm_sms_init+0xec>)
 800394a:	f7ff f82b 	bl	80029a4 <send_debug>
}
 800394e:	e005      	b.n	800395c <gsm_sms_init+0xd8>
        gsm_sms_ctx.target_valid = false;
 8003950:	4b04      	ldr	r3, [pc, #16]	; (8003964 <gsm_sms_init+0xe0>)
 8003952:	2200      	movs	r2, #0
 8003954:	775a      	strb	r2, [r3, #29]
        send_debug(">>> [SMS] no target in flash\r\n");
 8003956:	4808      	ldr	r0, [pc, #32]	; (8003978 <gsm_sms_init+0xf4>)
 8003958:	f7ff f824 	bl	80029a4 <send_debug>
}
 800395c:	bf00      	nop
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	200014a4 	.word	0x200014a4
 8003968:	200014b1 	.word	0x200014b1
 800396c:	0800a054 	.word	0x0800a054
 8003970:	0800a078 	.word	0x0800a078
 8003974:	0800a07c 	.word	0x0800a07c
 8003978:	0800a0ac 	.word	0x0800a0ac

0800397c <gsm_sms_reset_flow>:

static void gsm_sms_reset_flow(void){
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
    gsm_sms_ctx.send.step    = 0;
 8003980:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <gsm_sms_reset_flow+0x24>)
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2020 	strb.w	r2, [r3, #32]
    gsm_sms_ctx.send.retry   = 0;
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <gsm_sms_reset_flow+0x24>)
 800398a:	2200      	movs	r2, #0
 800398c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_sms_ctx.receive.step = 0;
 8003990:	4b03      	ldr	r3, [pc, #12]	; (80039a0 <gsm_sms_reset_flow+0x24>)
 8003992:	2200      	movs	r2, #0
 8003994:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
}
 8003998:	bf00      	nop
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr
 80039a0:	200014a4 	.word	0x200014a4

080039a4 <gsm_sms_handle_error>:

static void gsm_sms_handle_error(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
    gsm_sms_ctx.retry_count++;
 80039aa:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039ac:	7b1b      	ldrb	r3, [r3, #12]
 80039ae:	3301      	adds	r3, #1
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	4b18      	ldr	r3, [pc, #96]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039b4:	731a      	strb	r2, [r3, #12]
    if (gsm_sms_ctx.retry_count < 3) {
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039b8:	7b1b      	ldrb	r3, [r3, #12]
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d81b      	bhi.n	80039f6 <gsm_sms_handle_error+0x52>
        send_debug(">>> [SMS] Retry ");
 80039be:	4816      	ldr	r0, [pc, #88]	; (8003a18 <gsm_sms_handle_error+0x74>)
 80039c0:	f7fe fff0 	bl	80029a4 <send_debug>
        char buf[8];
        snprintf(buf, sizeof(buf), "%d", gsm_sms_ctx.retry_count);
 80039c4:	4b13      	ldr	r3, [pc, #76]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039c6:	7b1b      	ldrb	r3, [r3, #12]
 80039c8:	4638      	mov	r0, r7
 80039ca:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <gsm_sms_handle_error+0x78>)
 80039cc:	2108      	movs	r1, #8
 80039ce:	f000 fde9 	bl	80045a4 <snprintf>
        send_debug(buf);
 80039d2:	463b      	mov	r3, r7
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fe ffe5 	bl	80029a4 <send_debug>
        send_debug("/3\r\n");
 80039da:	4811      	ldr	r0, [pc, #68]	; (8003a20 <gsm_sms_handle_error+0x7c>)
 80039dc:	f7fe ffe2 	bl	80029a4 <send_debug>

        gsm_sms_ctx.state      = GSM_SMS_IDLE;
 80039e0:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
        gsm_sms_reset_flow();
 80039e6:	f7ff ffc9 	bl	800397c <gsm_sms_reset_flow>
        gsm_sms_ctx.time_stamp = get_tick_ms();
 80039ea:	f7fe fd5f 	bl	80024ac <get_tick_ms>
 80039ee:	4602      	mov	r2, r0
 80039f0:	4b08      	ldr	r3, [pc, #32]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039f2:	605a      	str	r2, [r3, #4]
        send_debug(">>> [SMS] Retry 3 times failed\r\n");
        gsm_sms_ctx.state       = GSM_SMS_ERROR;
        gsm_sms_reset_flow();
        gsm_sms_ctx.retry_count = 0;
    }
}
 80039f4:	e00a      	b.n	8003a0c <gsm_sms_handle_error+0x68>
        send_debug(">>> [SMS] Retry 3 times failed\r\n");
 80039f6:	480b      	ldr	r0, [pc, #44]	; (8003a24 <gsm_sms_handle_error+0x80>)
 80039f8:	f7fe ffd4 	bl	80029a4 <send_debug>
        gsm_sms_ctx.state       = GSM_SMS_ERROR;
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <gsm_sms_handle_error+0x70>)
 80039fe:	2205      	movs	r2, #5
 8003a00:	701a      	strb	r2, [r3, #0]
        gsm_sms_reset_flow();
 8003a02:	f7ff ffbb 	bl	800397c <gsm_sms_reset_flow>
        gsm_sms_ctx.retry_count = 0;
 8003a06:	4b03      	ldr	r3, [pc, #12]	; (8003a14 <gsm_sms_handle_error+0x70>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	731a      	strb	r2, [r3, #12]
}
 8003a0c:	bf00      	nop
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	200014a4 	.word	0x200014a4
 8003a18:	0800a0cc 	.word	0x0800a0cc
 8003a1c:	0800a0e0 	.word	0x0800a0e0
 8003a20:	0800a0e4 	.word	0x0800a0e4
 8003a24:	0800a0ec 	.word	0x0800a0ec

08003a28 <gsm_sms_send>:


bool gsm_sms_send(const char *phone, const char *text){
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
    if (gsm_sms_ctx.state != GSM_SMS_IDLE) {
 8003a32:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d004      	beq.n	8003a44 <gsm_sms_send+0x1c>
        send_debug(">>> [SMS] busy\r\n");
 8003a3a:	482a      	ldr	r0, [pc, #168]	; (8003ae4 <gsm_sms_send+0xbc>)
 8003a3c:	f7fe ffb2 	bl	80029a4 <send_debug>
        return false;
 8003a40:	2300      	movs	r3, #0
 8003a42:	e049      	b.n	8003ad8 <gsm_sms_send+0xb0>
    }

    if (!gsm_sms_ctx.target_valid) {
 8003a44:	4b26      	ldr	r3, [pc, #152]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003a46:	7f5b      	ldrb	r3, [r3, #29]
 8003a48:	f083 0301 	eor.w	r3, r3, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d004      	beq.n	8003a5c <gsm_sms_send+0x34>
        send_debug(">>> [SMS] no target phone\r\n");
 8003a52:	4825      	ldr	r0, [pc, #148]	; (8003ae8 <gsm_sms_send+0xc0>)
 8003a54:	f7fe ffa6 	bl	80029a4 <send_debug>
        return false;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e03d      	b.n	8003ad8 <gsm_sms_send+0xb0>
    }

    
    if (phone && phone[0] != '\0' &&
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d010      	beq.n	8003a84 <gsm_sms_send+0x5c>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00c      	beq.n	8003a84 <gsm_sms_send+0x5c>
        strncmp(phone, gsm_sms_ctx.target_phone, sizeof(gsm_sms_ctx.target_phone)) != 0) {
 8003a6a:	2210      	movs	r2, #16
 8003a6c:	491f      	ldr	r1, [pc, #124]	; (8003aec <gsm_sms_send+0xc4>)
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 fdf8 	bl	8004664 <strncmp>
 8003a74:	4603      	mov	r3, r0
    if (phone && phone[0] != '\0' &&
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d004      	beq.n	8003a84 <gsm_sms_send+0x5c>
        send_debug(">>> [SMS] invalid phone (not target)\r\n");
 8003a7a:	481d      	ldr	r0, [pc, #116]	; (8003af0 <gsm_sms_send+0xc8>)
 8003a7c:	f7fe ff92 	bl	80029a4 <send_debug>
        return false;
 8003a80:	2300      	movs	r3, #0
 8003a82:	e029      	b.n	8003ad8 <gsm_sms_send+0xb0>
    }

    if (!text || text[0] == '\0') {
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <gsm_sms_send+0x6a>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d104      	bne.n	8003a9c <gsm_sms_send+0x74>
        send_debug(">>> [SMS] empty text\r\n");
 8003a92:	4818      	ldr	r0, [pc, #96]	; (8003af4 <gsm_sms_send+0xcc>)
 8003a94:	f7fe ff86 	bl	80029a4 <send_debug>
        return false;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e01d      	b.n	8003ad8 <gsm_sms_send+0xb0>
    }

    
    strncpy(gsm_sms_ctx.send.phone, gsm_sms_ctx.target_phone,
 8003a9c:	220f      	movs	r2, #15
 8003a9e:	4913      	ldr	r1, [pc, #76]	; (8003aec <gsm_sms_send+0xc4>)
 8003aa0:	4815      	ldr	r0, [pc, #84]	; (8003af8 <gsm_sms_send+0xd0>)
 8003aa2:	f000 fdf1 	bl	8004688 <strncpy>
            sizeof(gsm_sms_ctx.send.phone) - 1);
    gsm_sms_ctx.send.phone[sizeof(gsm_sms_ctx.send.phone) - 1] = '\0';
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    strncpy(gsm_sms_ctx.send.text, text,
 8003aae:	22a0      	movs	r2, #160	; 0xa0
 8003ab0:	6839      	ldr	r1, [r7, #0]
 8003ab2:	4812      	ldr	r0, [pc, #72]	; (8003afc <gsm_sms_send+0xd4>)
 8003ab4:	f000 fde8 	bl	8004688 <strncpy>
            sizeof(gsm_sms_ctx.send.text) - 1);
    gsm_sms_ctx.send.text[sizeof(gsm_sms_ctx.send.text) - 1] = '\0';
 8003ab8:	4b09      	ldr	r3, [pc, #36]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9

    gsm_sms_ctx.send.step  = 0;
 8003ac0:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2020 	strb.w	r2, [r3, #32]
    gsm_sms_ctx.send.retry = 0;
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_sms_ctx.state      = GSM_SMS_SEND;
 8003ad0:	4b03      	ldr	r3, [pc, #12]	; (8003ae0 <gsm_sms_send+0xb8>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	701a      	strb	r2, [r3, #0]

    return true;
 8003ad6:	2301      	movs	r3, #1
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	200014a4 	.word	0x200014a4
 8003ae4:	0800a110 	.word	0x0800a110
 8003ae8:	0800a124 	.word	0x0800a124
 8003aec:	200014b1 	.word	0x200014b1
 8003af0:	0800a140 	.word	0x0800a140
 8003af4:	0800a168 	.word	0x0800a168
 8003af8:	200014cd 	.word	0x200014cd
 8003afc:	200014dd 	.word	0x200014dd

08003b00 <gsm_sms_phase_send>:

bool gsm_sms_phase_send(void){
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b0a4      	sub	sp, #144	; 0x90
 8003b04:	af00      	add	r7, sp, #0
    char line[80];
    switch (gsm_sms_ctx.send.step) {
 8003b06:	4b63      	ldr	r3, [pc, #396]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d019      	beq.n	8003b44 <gsm_sms_phase_send+0x44>
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d06e      	beq.n	8003bf2 <gsm_sms_phase_send+0xf2>
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d000      	beq.n	8003b1a <gsm_sms_phase_send+0x1a>
                return false;
            }
            break;
        }
        default:
            break;
 8003b18:	e0b7      	b.n	8003c8a <gsm_sms_phase_send+0x18a>
            snprintf(cmd, sizeof(cmd), "AT+CMGS=\"%s\"\r\n", gsm_sms_ctx.send.phone);
 8003b1a:	4638      	mov	r0, r7
 8003b1c:	4b5e      	ldr	r3, [pc, #376]	; (8003c98 <gsm_sms_phase_send+0x198>)
 8003b1e:	4a5f      	ldr	r2, [pc, #380]	; (8003c9c <gsm_sms_phase_send+0x19c>)
 8003b20:	2140      	movs	r1, #64	; 0x40
 8003b22:	f000 fd3f 	bl	80045a4 <snprintf>
            send_at(cmd);
 8003b26:	463b      	mov	r3, r7
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fe ff27 	bl	800297c <send_at>
            gsm_sms_ctx.send.step    = 1;
 8003b2e:	4b59      	ldr	r3, [pc, #356]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2020 	strb.w	r2, [r3, #32]
            gsm_sms_ctx.time_stamp   = get_tick_ms();
 8003b36:	f7fe fcb9 	bl	80024ac <get_tick_ms>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	4b55      	ldr	r3, [pc, #340]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b3e:	605a      	str	r2, [r3, #4]
            break;
 8003b40:	bf00      	nop
 8003b42:	e0a2      	b.n	8003c8a <gsm_sms_phase_send+0x18a>
                if (is_timeout(gsm_sms_ctx.time_stamp, 200)){
 8003b44:	4b53      	ldr	r3, [pc, #332]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	21c8      	movs	r1, #200	; 0xc8
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe ff3e 	bl	80029cc <is_timeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d018      	beq.n	8003b88 <gsm_sms_phase_send+0x88>
                    uart_send_string(SIM_UART,(uint8_t*)gsm_sms_ctx.send.text,(uint16_t)strlen(gsm_sms_ctx.send.text));
 8003b56:	4852      	ldr	r0, [pc, #328]	; (8003ca0 <gsm_sms_phase_send+0x1a0>)
 8003b58:	f7fc fafa 	bl	8000150 <strlen>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	494f      	ldr	r1, [pc, #316]	; (8003ca0 <gsm_sms_phase_send+0x1a0>)
 8003b64:	484f      	ldr	r0, [pc, #316]	; (8003ca4 <gsm_sms_phase_send+0x1a4>)
 8003b66:	f7fe feeb 	bl	8002940 <uart_send_string>
                    uart_send_byte(SIM_UART,0x1A); 
 8003b6a:	211a      	movs	r1, #26
 8003b6c:	484d      	ldr	r0, [pc, #308]	; (8003ca4 <gsm_sms_phase_send+0x1a4>)
 8003b6e:	f7fe fecf 	bl	8002910 <uart_send_byte>
                    gsm_sms_ctx.send.step  = 2;
 8003b72:	4b48      	ldr	r3, [pc, #288]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b74:	2202      	movs	r2, #2
 8003b76:	f883 2020 	strb.w	r2, [r3, #32]
                    gsm_sms_ctx.time_stamp = get_tick_ms();
 8003b7a:	f7fe fc97 	bl	80024ac <get_tick_ms>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	4b44      	ldr	r3, [pc, #272]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003b82:	605a      	str	r2, [r3, #4]
                    return true;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e081      	b.n	8003c8c <gsm_sms_phase_send+0x18c>
                if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003b88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003b8c:	2150      	movs	r1, #80	; 0x50
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fda4 	bl	80036dc <gsm_send_data_queue_pop>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d019      	beq.n	8003bce <gsm_sms_phase_send+0xce>
                    log_raw_line(line);
 8003b9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe ff28 	bl	80029f4 <log_raw_line>
                    if (at_parser_line(line, &sms_urc)) {
 8003ba4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003ba8:	493f      	ldr	r1, [pc, #252]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003baa:	4618      	mov	r0, r3
 8003bac:	f000 fa56 	bl	800405c <at_parser_line>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00b      	beq.n	8003bce <gsm_sms_phase_send+0xce>
                        if (sms_urc.type == URC_CMS_ERROR ||
 8003bb6:	4b3c      	ldr	r3, [pc, #240]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b0a      	cmp	r3, #10
 8003bbc:	d003      	beq.n	8003bc6 <gsm_sms_phase_send+0xc6>
                            sms_urc.type == URC_ERROR) {
 8003bbe:	4b3a      	ldr	r3, [pc, #232]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003bc0:	781b      	ldrb	r3, [r3, #0]
                        if (sms_urc.type == URC_CMS_ERROR ||
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d103      	bne.n	8003bce <gsm_sms_phase_send+0xce>
                            gsm_sms_handle_error();
 8003bc6:	f7ff feed 	bl	80039a4 <gsm_sms_handle_error>
                            return false;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e05e      	b.n	8003c8c <gsm_sms_phase_send+0x18c>
                if (is_timeout(gsm_sms_ctx.time_stamp, gsm_sms_ctx.timeout_ms)) {
 8003bce:	4b31      	ldr	r3, [pc, #196]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	4b30      	ldr	r3, [pc, #192]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4610      	mov	r0, r2
 8003bda:	f7fe fef7 	bl	80029cc <is_timeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d04f      	beq.n	8003c84 <gsm_sms_phase_send+0x184>
                    send_debug(">>> [SMS] timeout waiting '>'\r\n");
 8003be4:	4831      	ldr	r0, [pc, #196]	; (8003cac <gsm_sms_phase_send+0x1ac>)
 8003be6:	f7fe fedd 	bl	80029a4 <send_debug>
                    gsm_sms_handle_error();
 8003bea:	f7ff fedb 	bl	80039a4 <gsm_sms_handle_error>
                    return false;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e04c      	b.n	8003c8c <gsm_sms_phase_send+0x18c>
            if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003bf2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003bf6:	2150      	movs	r1, #80	; 0x50
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff fd6f 	bl	80036dc <gsm_send_data_queue_pop>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d02d      	beq.n	8003c60 <gsm_sms_phase_send+0x160>
                log_raw_line(line);
 8003c04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7fe fef3 	bl	80029f4 <log_raw_line>
                if (at_parser_line(line, &sms_urc)) {
 8003c0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c12:	4925      	ldr	r1, [pc, #148]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 fa21 	bl	800405c <at_parser_line>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d01f      	beq.n	8003c60 <gsm_sms_phase_send+0x160>
                    if (sms_urc.type == URC_CMGS) {
 8003c20:	4b21      	ldr	r3, [pc, #132]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b09      	cmp	r3, #9
 8003c26:	d01b      	beq.n	8003c60 <gsm_sms_phase_send+0x160>
                    } else if (sms_urc.type == URC_OK) {
 8003c28:	4b1f      	ldr	r3, [pc, #124]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10b      	bne.n	8003c48 <gsm_sms_phase_send+0x148>
                        send_debug(">>> [SMS] send OK\r\n");
 8003c30:	481f      	ldr	r0, [pc, #124]	; (8003cb0 <gsm_sms_phase_send+0x1b0>)
 8003c32:	f7fe feb7 	bl	80029a4 <send_debug>
                        gsm_sms_ctx.state       = GSM_SMS_DONE;
 8003c36:	4b17      	ldr	r3, [pc, #92]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003c38:	2204      	movs	r2, #4
 8003c3a:	701a      	strb	r2, [r3, #0]
                        gsm_sms_ctx.retry_count = 0;
 8003c3c:	4b15      	ldr	r3, [pc, #84]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	731a      	strb	r2, [r3, #12]
                        gsm_sms_reset_flow();
 8003c42:	f7ff fe9b 	bl	800397c <gsm_sms_reset_flow>
 8003c46:	e00b      	b.n	8003c60 <gsm_sms_phase_send+0x160>
                    } else if (sms_urc.type == URC_CMS_ERROR ||
 8003c48:	4b17      	ldr	r3, [pc, #92]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b0a      	cmp	r3, #10
 8003c4e:	d003      	beq.n	8003c58 <gsm_sms_phase_send+0x158>
                               sms_urc.type == URC_ERROR) {    
 8003c50:	4b15      	ldr	r3, [pc, #84]	; (8003ca8 <gsm_sms_phase_send+0x1a8>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
                    } else if (sms_urc.type == URC_CMS_ERROR ||
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d103      	bne.n	8003c60 <gsm_sms_phase_send+0x160>
                        gsm_sms_handle_error();
 8003c58:	f7ff fea4 	bl	80039a4 <gsm_sms_handle_error>
                        return false;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e015      	b.n	8003c8c <gsm_sms_phase_send+0x18c>
            if (is_timeout(gsm_sms_ctx.time_stamp, gsm_sms_ctx.timeout_ms)) {
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <gsm_sms_phase_send+0x194>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	f7fe feae 	bl	80029cc <is_timeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <gsm_sms_phase_send+0x188>
                send_debug(">>> [SMS] timeout waiting OK\r\n");
 8003c76:	480f      	ldr	r0, [pc, #60]	; (8003cb4 <gsm_sms_phase_send+0x1b4>)
 8003c78:	f7fe fe94 	bl	80029a4 <send_debug>
                gsm_sms_handle_error();
 8003c7c:	f7ff fe92 	bl	80039a4 <gsm_sms_handle_error>
                return false;
 8003c80:	2300      	movs	r3, #0
 8003c82:	e003      	b.n	8003c8c <gsm_sms_phase_send+0x18c>
                break;
 8003c84:	bf00      	nop
 8003c86:	e000      	b.n	8003c8a <gsm_sms_phase_send+0x18a>
            break;
 8003c88:	bf00      	nop
        }
    return false;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3790      	adds	r7, #144	; 0x90
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200014a4 	.word	0x200014a4
 8003c98:	200014cd 	.word	0x200014cd
 8003c9c:	0800a180 	.word	0x0800a180
 8003ca0:	200014dd 	.word	0x200014dd
 8003ca4:	40013800 	.word	0x40013800
 8003ca8:	20000e7c 	.word	0x20000e7c
 8003cac:	0800a190 	.word	0x0800a190
 8003cb0:	0800a1b0 	.word	0x0800a1b0
 8003cb4:	0800a1c4 	.word	0x0800a1c4

08003cb8 <gsm_sms_reciv>:


bool gsm_sms_reciv (void){
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b0c0      	sub	sp, #256	; 0x100
 8003cbc:	af00      	add	r7, sp, #0
    char line [200];
    switch (gsm_sms_ctx.receive.step)
 8003cbe:	4b91      	ldr	r3, [pc, #580]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003cc0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003cc4:	2b05      	cmp	r3, #5
 8003cc6:	f200 8110 	bhi.w	8003eea <gsm_sms_reciv+0x232>
 8003cca:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <gsm_sms_reciv+0x18>)
 8003ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd0:	08003ce9 	.word	0x08003ce9
 8003cd4:	08003d09 	.word	0x08003d09
 8003cd8:	08003d5b 	.word	0x08003d5b
 8003cdc:	08003d89 	.word	0x08003d89
 8003ce0:	08003e1d 	.word	0x08003e1d
 8003ce4:	08003e4f 	.word	0x08003e4f
    {
    case 0:
        send_debug(">>> turn on nontify\r\n");
 8003ce8:	4887      	ldr	r0, [pc, #540]	; (8003f08 <gsm_sms_reciv+0x250>)
 8003cea:	f7fe fe5b 	bl	80029a4 <send_debug>
        send_at("AT+CNMI=2,1,0,0,0\r\n");
 8003cee:	4887      	ldr	r0, [pc, #540]	; (8003f0c <gsm_sms_reciv+0x254>)
 8003cf0:	f7fe fe44 	bl	800297c <send_at>
        gsm_sms_ctx.time_stamp = get_tick_ms();
 8003cf4:	f7fe fbda 	bl	80024ac <get_tick_ms>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	4b82      	ldr	r3, [pc, #520]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003cfc:	605a      	str	r2, [r3, #4]
        gsm_sms_ctx.receive.step = 1;
 8003cfe:	4b81      	ldr	r3, [pc, #516]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        break;
 8003d06:	e0f7      	b.n	8003ef8 <gsm_sms_reciv+0x240>
    
    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003d08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d0c:	21c8      	movs	r1, #200	; 0xc8
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff fce4 	bl	80036dc <gsm_send_data_queue_pop>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f000 80e9 	beq.w	8003eee <gsm_sms_reciv+0x236>
            if(at_parser_line(line, &sms_urc)){
 8003d1c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d20:	497b      	ldr	r1, [pc, #492]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 f99a 	bl	800405c <at_parser_line>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f000 80df 	beq.w	8003eee <gsm_sms_reciv+0x236>
                if(sms_urc.type == URC_CMTI){
 8003d30:	4b77      	ldr	r3, [pc, #476]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b0b      	cmp	r3, #11
 8003d36:	f040 80da 	bne.w	8003eee <gsm_sms_reciv+0x236>
                    gsm_sms_ctx.receive.index = sms_urc.v1;
 8003d3a:	4b75      	ldr	r3, [pc, #468]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	4b70      	ldr	r3, [pc, #448]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d42:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
                    gsm_sms_ctx.receive.step  = 2;
 8003d46:	4b6f      	ldr	r3, [pc, #444]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d48:	2202      	movs	r2, #2
 8003d4a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    gsm_sms_ctx.time_stamp    = get_tick_ms();
 8003d4e:	f7fe fbad 	bl	80024ac <get_tick_ms>
 8003d52:	4602      	mov	r2, r0
 8003d54:	4b6b      	ldr	r3, [pc, #428]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d56:	605a      	str	r2, [r3, #4]
                }
            }
        }
        break;
 8003d58:	e0c9      	b.n	8003eee <gsm_sms_reciv+0x236>
    case 2:{ 
        char cmd[32];
        snprintf(cmd, sizeof(cmd), "AT+CMGR=%d\r\n", gsm_sms_ctx.receive.index);
 8003d5a:	4b6a      	ldr	r3, [pc, #424]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d5c:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8003d60:	4638      	mov	r0, r7
 8003d62:	4a6c      	ldr	r2, [pc, #432]	; (8003f14 <gsm_sms_reciv+0x25c>)
 8003d64:	2120      	movs	r1, #32
 8003d66:	f000 fc1d 	bl	80045a4 <snprintf>
        send_at(cmd);
 8003d6a:	463b      	mov	r3, r7
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fe05 	bl	800297c <send_at>
        gsm_sms_ctx.receive.step  = 3;
 8003d72:	4b64      	ldr	r3, [pc, #400]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d74:	2203      	movs	r2, #3
 8003d76:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.time_stamp    = get_tick_ms();
 8003d7a:	f7fe fb97 	bl	80024ac <get_tick_ms>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	4b60      	ldr	r3, [pc, #384]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003d82:	605a      	str	r2, [r3, #4]
        break;
 8003d84:	bf00      	nop
 8003d86:	e0b7      	b.n	8003ef8 <gsm_sms_reciv+0x240>
    }
    case 3:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003d88:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d8c:	21c8      	movs	r1, #200	; 0xc8
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff fca4 	bl	80036dc <gsm_send_data_queue_pop>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d02f      	beq.n	8003dfa <gsm_sms_reciv+0x142>
            log_raw_line(line);
 8003d9a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe fe28 	bl	80029f4 <log_raw_line>
            if (at_parser_line(line, &sms_urc)) {
 8003da4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003da8:	4959      	ldr	r1, [pc, #356]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f956 	bl	800405c <at_parser_line>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00b      	beq.n	8003dce <gsm_sms_reciv+0x116>
                
                if (sms_urc.type == URC_ERROR || sms_urc.type == URC_CMS_ERROR) {
 8003db6:	4b56      	ldr	r3, [pc, #344]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d003      	beq.n	8003dc6 <gsm_sms_reciv+0x10e>
 8003dbe:	4b54      	ldr	r3, [pc, #336]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	2b0a      	cmp	r3, #10
 8003dc4:	d119      	bne.n	8003dfa <gsm_sms_reciv+0x142>
                    gsm_sms_handle_error();
 8003dc6:	f7ff fded 	bl	80039a4 <gsm_sms_handle_error>
                    return false;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e095      	b.n	8003efa <gsm_sms_reciv+0x242>
                }
            } else {

                strncpy(gsm_sms_ctx.receive.text, line,
 8003dce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003dd2:	22a0      	movs	r2, #160	; 0xa0
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4850      	ldr	r0, [pc, #320]	; (8003f18 <gsm_sms_reciv+0x260>)
 8003dd8:	f000 fc56 	bl	8004688 <strncpy>
                        sizeof(gsm_sms_ctx.receive.text) - 1);
                gsm_sms_ctx.receive.text[sizeof(gsm_sms_ctx.receive.text) - 1] = '\0';
 8003ddc:	4b49      	ldr	r3, [pc, #292]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195

                gsm_sms_ctx.receive.step = 4;
 8003de4:	4b47      	ldr	r3, [pc, #284]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003de6:	2204      	movs	r2, #4
 8003de8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                gsm_sms_ctx.time_stamp   = get_tick_ms();
 8003dec:	f7fe fb5e 	bl	80024ac <get_tick_ms>
 8003df0:	4602      	mov	r2, r0
 8003df2:	4b44      	ldr	r3, [pc, #272]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003df4:	605a      	str	r2, [r3, #4]
                return true;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e07f      	b.n	8003efa <gsm_sms_reciv+0x242>
            }
        }
        if (is_timeout(gsm_sms_ctx.time_stamp, TIME_OUT)) {
 8003dfa:	4b42      	ldr	r3, [pc, #264]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f242 7110 	movw	r1, #10000	; 0x2710
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe fde2 	bl	80029cc <is_timeout>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d071      	beq.n	8003ef2 <gsm_sms_reciv+0x23a>
        	send_debug("time out get message\r\n");
 8003e0e:	4843      	ldr	r0, [pc, #268]	; (8003f1c <gsm_sms_reciv+0x264>)
 8003e10:	f7fe fdc8 	bl	80029a4 <send_debug>
            gsm_sms_handle_error();
 8003e14:	f7ff fdc6 	bl	80039a4 <gsm_sms_handle_error>
            return false;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e06e      	b.n	8003efa <gsm_sms_reciv+0x242>
        }
        
        break;
    case 4: { 
        char cmd[24];
        snprintf(cmd, sizeof(cmd), "AT+CMGD=%d\r\n", gsm_sms_ctx.receive.index);
 8003e1c:	4b39      	ldr	r3, [pc, #228]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003e1e:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8003e22:	f107 0020 	add.w	r0, r7, #32
 8003e26:	4a3e      	ldr	r2, [pc, #248]	; (8003f20 <gsm_sms_reciv+0x268>)
 8003e28:	2118      	movs	r1, #24
 8003e2a:	f000 fbbb 	bl	80045a4 <snprintf>
        send_at(cmd);
 8003e2e:	f107 0320 	add.w	r3, r7, #32
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fe fda2 	bl	800297c <send_at>
        gsm_sms_ctx.receive.step  = 5;
 8003e38:	4b32      	ldr	r3, [pc, #200]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003e3a:	2205      	movs	r2, #5
 8003e3c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.time_stamp    = get_tick_ms();
 8003e40:	f7fe fb34 	bl	80024ac <get_tick_ms>
 8003e44:	4602      	mov	r2, r0
 8003e46:	4b2f      	ldr	r3, [pc, #188]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003e48:	605a      	str	r2, [r3, #4]
        break;
 8003e4a:	bf00      	nop
 8003e4c:	e054      	b.n	8003ef8 <gsm_sms_reciv+0x240>
    }

    case 5: 
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003e4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e52:	21c8      	movs	r1, #200	; 0xc8
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff fc41 	bl	80036dc <gsm_send_data_queue_pop>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d02e      	beq.n	8003ebe <gsm_sms_reciv+0x206>
            log_raw_line(line);
 8003e60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fdc5 	bl	80029f4 <log_raw_line>
            if (at_parser_line(line, &sms_urc)) {
 8003e6a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e6e:	4928      	ldr	r1, [pc, #160]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 f8f3 	bl	800405c <at_parser_line>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d020      	beq.n	8003ebe <gsm_sms_reciv+0x206>
                if (sms_urc.type == URC_OK) {
 8003e7c:	4b24      	ldr	r3, [pc, #144]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10b      	bne.n	8003e9c <gsm_sms_reciv+0x1e4>
                    send_debug(">>> [SMS] delete done\r\n");
 8003e84:	4827      	ldr	r0, [pc, #156]	; (8003f24 <gsm_sms_reciv+0x26c>)
 8003e86:	f7fe fd8d 	bl	80029a4 <send_debug>
                    gsm_sms_ctx.state = GSM_SMS_IDLE; 
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
                    gsm_sms_ctx.receive.step = 0;
 8003e90:	4b1c      	ldr	r3, [pc, #112]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    return true;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e02e      	b.n	8003efa <gsm_sms_reciv+0x242>
                } else if (sms_urc.type == URC_ERROR || sms_urc.type == URC_CMS_ERROR) {
 8003e9c:	4b1c      	ldr	r3, [pc, #112]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d003      	beq.n	8003eac <gsm_sms_reciv+0x1f4>
 8003ea4:	4b1a      	ldr	r3, [pc, #104]	; (8003f10 <gsm_sms_reciv+0x258>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b0a      	cmp	r3, #10
 8003eaa:	d108      	bne.n	8003ebe <gsm_sms_reciv+0x206>
                    gsm_sms_ctx.receive.step = 0;
 8003eac:	4b15      	ldr	r3, [pc, #84]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    gsm_sms_ctx.state = GSM_SMS_IDLE;
 8003eb4:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	701a      	strb	r2, [r3, #0]
                    return false;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	e01d      	b.n	8003efa <gsm_sms_reciv+0x242>
                }
            }
        }
        if (is_timeout(gsm_sms_ctx.time_stamp, TIME_OUT)) {
 8003ebe:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f242 7110 	movw	r1, #10000	; 0x2710
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe fd80 	bl	80029cc <is_timeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d011      	beq.n	8003ef6 <gsm_sms_reciv+0x23e>
        	send_debug("time out delete message\r\n");
 8003ed2:	4815      	ldr	r0, [pc, #84]	; (8003f28 <gsm_sms_reciv+0x270>)
 8003ed4:	f7fe fd66 	bl	80029a4 <send_debug>
            gsm_sms_ctx.receive.step = 0;
 8003ed8:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
            gsm_sms_ctx.state = GSM_SMS_IDLE;
 8003ee0:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <gsm_sms_reciv+0x24c>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	701a      	strb	r2, [r3, #0]
            return false;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e007      	b.n	8003efa <gsm_sms_reciv+0x242>
        }
        
        break;
    default:
        break;
 8003eea:	bf00      	nop
 8003eec:	e004      	b.n	8003ef8 <gsm_sms_reciv+0x240>
        break;
 8003eee:	bf00      	nop
 8003ef0:	e002      	b.n	8003ef8 <gsm_sms_reciv+0x240>
        break;
 8003ef2:	bf00      	nop
 8003ef4:	e000      	b.n	8003ef8 <gsm_sms_reciv+0x240>
        break;
 8003ef6:	bf00      	nop
    }
    return false;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	200014a4 	.word	0x200014a4
 8003f08:	0800a1e4 	.word	0x0800a1e4
 8003f0c:	0800a1fc 	.word	0x0800a1fc
 8003f10:	20000e7c 	.word	0x20000e7c
 8003f14:	0800a210 	.word	0x0800a210
 8003f18:	20001599 	.word	0x20001599
 8003f1c:	0800a220 	.word	0x0800a220
 8003f20:	0800a238 	.word	0x0800a238
 8003f24:	0800a248 	.word	0x0800a248
 8003f28:	0800a260 	.word	0x0800a260

08003f2c <gsm_sms_process>:

void gsm_sms_process(void){
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
    switch (gsm_sms_ctx.state) {
 8003f30:	4b11      	ldr	r3, [pc, #68]	; (8003f78 <gsm_sms_process+0x4c>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d81b      	bhi.n	8003f70 <gsm_sms_process+0x44>
 8003f38:	a201      	add	r2, pc, #4	; (adr r2, 8003f40 <gsm_sms_process+0x14>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f71 	.word	0x08003f71
 8003f44:	08003f55 	.word	0x08003f55
 8003f48:	08003f5b 	.word	0x08003f5b
 8003f4c:	08003f71 	.word	0x08003f71
 8003f50:	08003f61 	.word	0x08003f61
    case GSM_SMS_IDLE:

        break;
    case GSM_SMS_SEND:
        gsm_sms_phase_send();
 8003f54:	f7ff fdd4 	bl	8003b00 <gsm_sms_phase_send>
        break;
 8003f58:	e00b      	b.n	8003f72 <gsm_sms_process+0x46>
    
    case GSM_SMS_RECEIVE:
        gsm_sms_reciv();
 8003f5a:	f7ff fead 	bl	8003cb8 <gsm_sms_reciv>
        break;
 8003f5e:	e008      	b.n	8003f72 <gsm_sms_process+0x46>
    case GSM_SMS_DONE:
        gsm_sms_ctx.receive.step = 0;
 8003f60:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <gsm_sms_process+0x4c>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.state = GSM_SMS_IDLE;
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <gsm_sms_process+0x4c>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
        break;
 8003f6e:	e000      	b.n	8003f72 <gsm_sms_process+0x46>
    default:
        break;
 8003f70:	bf00      	nop
    }
}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	200014a4 	.word	0x200014a4

08003f7c <gsm_sms_set_target>:

bool gsm_sms_has_new(void){
    return false;
}

bool gsm_sms_set_target(const char *phone){
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b088      	sub	sp, #32
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
    if (!phone) return false;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <gsm_sms_set_target+0x12>
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	e057      	b.n	800403e <gsm_sms_set_target+0xc2>
    
    
    if (!gsm_sms_validate_phone(phone)) {
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7ff fc34 	bl	80037fc <gsm_sms_validate_phone>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f083 0301 	eor.w	r3, r3, #1
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00a      	beq.n	8003fb6 <gsm_sms_set_target+0x3a>
        send_debug(">>> [SMS] s khng hp l: ");
 8003fa0:	4829      	ldr	r0, [pc, #164]	; (8004048 <gsm_sms_set_target+0xcc>)
 8003fa2:	f7fe fcff 	bl	80029a4 <send_debug>
        send_debug(phone);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fe fcfc 	bl	80029a4 <send_debug>
        send_debug("\r\n");
 8003fac:	4827      	ldr	r0, [pc, #156]	; (800404c <gsm_sms_set_target+0xd0>)
 8003fae:	f7fe fcf9 	bl	80029a4 <send_debug>
        return false;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e043      	b.n	800403e <gsm_sms_set_target+0xc2>
    }
    
    size_t len = strlen(phone);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7fc f8ca 	bl	8000150 <strlen>
 8003fbc:	61f8      	str	r0, [r7, #28]
    if (len >= sizeof(gsm_sms_ctx.target_phone)) {
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	2b0f      	cmp	r3, #15
 8003fc2:	d901      	bls.n	8003fc8 <gsm_sms_set_target+0x4c>
        return false;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	e03a      	b.n	800403e <gsm_sms_set_target+0xc2>
    }

    
    
    uint32_t sector_base = SMS_TARGET_ADDR & ~(W25QXX_SECTOR_SIZE - 1U);
 8003fc8:	2300      	movs	r3, #0
 8003fca:	61bb      	str	r3, [r7, #24]
    w25qxx_erase_sector(sector_base);
 8003fcc:	69b8      	ldr	r0, [r7, #24]
 8003fce:	f7fe f975 	bl	80022bc <w25qxx_erase_sector>

    
    uint8_t buf[SMS_TARGET_SIZE];
    memset(buf, 0xFF, sizeof(buf));
 8003fd2:	f107 0308 	add.w	r3, r7, #8
 8003fd6:	2210      	movs	r2, #16
 8003fd8:	21ff      	movs	r1, #255	; 0xff
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fad9 	bl	8004592 <memset>
    memcpy(buf, phone, len);
 8003fe0:	f107 0308 	add.w	r3, r7, #8
 8003fe4:	69fa      	ldr	r2, [r7, #28]
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 fac7 	bl	800457c <memcpy>
    buf[(len < SMS_TARGET_SIZE - 1) ? len : (SMS_TARGET_SIZE - 1)] = '\0';
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	2b0f      	cmp	r3, #15
 8003ff2:	bf28      	it	cs
 8003ff4:	230f      	movcs	r3, #15
 8003ff6:	f107 0220 	add.w	r2, r7, #32
 8003ffa:	4413      	add	r3, r2
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f803 2c18 	strb.w	r2, [r3, #-24]

    w25qxx_write_page(SMS_TARGET_ADDR, buf, SMS_TARGET_SIZE);
 8004002:	f107 0308 	add.w	r3, r7, #8
 8004006:	2210      	movs	r2, #16
 8004008:	4619      	mov	r1, r3
 800400a:	2000      	movs	r0, #0
 800400c:	f7fe f980 	bl	8002310 <w25qxx_write_page>

    
    strncpy(gsm_sms_ctx.target_phone, (const char*)buf,
 8004010:	f107 0308 	add.w	r3, r7, #8
 8004014:	220f      	movs	r2, #15
 8004016:	4619      	mov	r1, r3
 8004018:	480d      	ldr	r0, [pc, #52]	; (8004050 <gsm_sms_set_target+0xd4>)
 800401a:	f000 fb35 	bl	8004688 <strncpy>
            sizeof(gsm_sms_ctx.target_phone) - 1);
    gsm_sms_ctx.target_phone[sizeof(gsm_sms_ctx.target_phone) - 1] = '\0';
 800401e:	4b0d      	ldr	r3, [pc, #52]	; (8004054 <gsm_sms_set_target+0xd8>)
 8004020:	2200      	movs	r2, #0
 8004022:	771a      	strb	r2, [r3, #28]
    gsm_sms_ctx.target_valid = true;
 8004024:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <gsm_sms_set_target+0xd8>)
 8004026:	2201      	movs	r2, #1
 8004028:	775a      	strb	r2, [r3, #29]

    send_debug(">>> [SMS] save target to flash: ");
 800402a:	480b      	ldr	r0, [pc, #44]	; (8004058 <gsm_sms_set_target+0xdc>)
 800402c:	f7fe fcba 	bl	80029a4 <send_debug>
    send_debug(gsm_sms_ctx.target_phone);
 8004030:	4807      	ldr	r0, [pc, #28]	; (8004050 <gsm_sms_set_target+0xd4>)
 8004032:	f7fe fcb7 	bl	80029a4 <send_debug>
    send_debug("\r\n");
 8004036:	4805      	ldr	r0, [pc, #20]	; (800404c <gsm_sms_set_target+0xd0>)
 8004038:	f7fe fcb4 	bl	80029a4 <send_debug>

    return true;
 800403c:	2301      	movs	r3, #1
}
 800403e:	4618      	mov	r0, r3
 8004040:	3720      	adds	r7, #32
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	0800a27c 	.word	0x0800a27c
 800404c:	0800a078 	.word	0x0800a078
 8004050:	200014b1 	.word	0x200014b1
 8004054:	200014a4 	.word	0x200014a4
 8004058:	0800a2a0 	.word	0x0800a2a0

0800405c <at_parser_line>:
#include "urc.h"
#include <string.h>
#include <stdio.h>
 
bool at_parser_line(const char *line, urc_t *out){
 800405c:	b580      	push	{r7, lr}
 800405e:	b09e      	sub	sp, #120	; 0x78
 8004060:	af02      	add	r7, sp, #8
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
    if (!line || !out) return false;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d002      	beq.n	8004072 <at_parser_line+0x16>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <at_parser_line+0x1a>
 8004072:	2300      	movs	r3, #0
 8004074:	e24c      	b.n	8004510 <at_parser_line+0x4b4>
    memset(out, 0, sizeof(*out));
 8004076:	2250      	movs	r2, #80	; 0x50
 8004078:	2100      	movs	r1, #0
 800407a:	6838      	ldr	r0, [r7, #0]
 800407c:	f000 fa89 	bl	8004592 <memset>
    out->type = URC_UNKNOWN;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	220e      	movs	r2, #14
 8004084:	701a      	strb	r2, [r3, #0]

    size_t n = strlen(line);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7fc f862 	bl	8000150 <strlen>
 800408c:	66f8      	str	r0, [r7, #108]	; 0x6c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 800408e:	e002      	b.n	8004096 <at_parser_line+0x3a>
        n--;
 8004090:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004092:	3b01      	subs	r3, #1
 8004094:	66fb      	str	r3, [r7, #108]	; 0x6c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 8004096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00d      	beq.n	80040b8 <at_parser_line+0x5c>
 800409c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800409e:	3b01      	subs	r3, #1
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	4413      	add	r3, r2
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b0d      	cmp	r3, #13
 80040a8:	d0f2      	beq.n	8004090 <at_parser_line+0x34>
 80040aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ac:	3b01      	subs	r3, #1
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	4413      	add	r3, r2
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	2b0a      	cmp	r3, #10
 80040b6:	d0eb      	beq.n	8004090 <at_parser_line+0x34>
    }
    if (n == 0) return false;
 80040b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <at_parser_line+0x66>
 80040be:	2300      	movs	r3, #0
 80040c0:	e226      	b.n	8004510 <at_parser_line+0x4b4>

    if ((n >= 2 && line[0] == 'A' && line[1] == 'T') ||
 80040c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d908      	bls.n	80040da <at_parser_line+0x7e>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b41      	cmp	r3, #65	; 0x41
 80040ce:	d104      	bne.n	80040da <at_parser_line+0x7e>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3301      	adds	r3, #1
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b54      	cmp	r3, #84	; 0x54
 80040d8:	d00a      	beq.n	80040f0 <at_parser_line+0x94>
 80040da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d909      	bls.n	80040f4 <at_parser_line+0x98>
        (n >= 3 && strncmp(line, "AT+", 3) == 0)) {
 80040e0:	2203      	movs	r2, #3
 80040e2:	49a0      	ldr	r1, [pc, #640]	; (8004364 <at_parser_line+0x308>)
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fabd 	bl	8004664 <strncmp>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <at_parser_line+0x98>
        return false;
 80040f0:	2300      	movs	r3, #0
 80040f2:	e20d      	b.n	8004510 <at_parser_line+0x4b4>
    }

  
    if (n == 2 && line[0] == 'O' && line[1] == 'K') {
 80040f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d10d      	bne.n	8004116 <at_parser_line+0xba>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	2b4f      	cmp	r3, #79	; 0x4f
 8004100:	d109      	bne.n	8004116 <at_parser_line+0xba>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	3301      	adds	r3, #1
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b4b      	cmp	r3, #75	; 0x4b
 800410a:	d104      	bne.n	8004116 <at_parser_line+0xba>
        out->type = URC_OK;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
        return true;
 8004112:	2301      	movs	r3, #1
 8004114:	e1fc      	b.n	8004510 <at_parser_line+0x4b4>
    }
    if (n == 5 && strncmp(line, "ERROR", 5) == 0) {
 8004116:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004118:	2b05      	cmp	r3, #5
 800411a:	d10c      	bne.n	8004136 <at_parser_line+0xda>
 800411c:	2205      	movs	r2, #5
 800411e:	4992      	ldr	r1, [pc, #584]	; (8004368 <at_parser_line+0x30c>)
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 fa9f 	bl	8004664 <strncmp>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d104      	bne.n	8004136 <at_parser_line+0xda>
        out->type = URC_ERROR;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	2201      	movs	r2, #1
 8004130:	701a      	strb	r2, [r3, #0]
        return true;
 8004132:	2301      	movs	r3, #1
 8004134:	e1ec      	b.n	8004510 <at_parser_line+0x4b4>
    }

    if (n >= 6 && strncmp(line, "+CPIN:", 6) == 0) {
 8004136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004138:	2b05      	cmp	r3, #5
 800413a:	d93c      	bls.n	80041b6 <at_parser_line+0x15a>
 800413c:	2206      	movs	r2, #6
 800413e:	498b      	ldr	r1, [pc, #556]	; (800436c <at_parser_line+0x310>)
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 fa8f 	bl	8004664 <strncmp>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d134      	bne.n	80041b6 <at_parser_line+0x15a>
        const char *p = line + 6;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3306      	adds	r3, #6
 8004150:	66bb      	str	r3, [r7, #104]	; 0x68
        while (*p == ' ' || *p == '\t') p++;
 8004152:	e002      	b.n	800415a <at_parser_line+0xfe>
 8004154:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004156:	3301      	adds	r3, #1
 8004158:	66bb      	str	r3, [r7, #104]	; 0x68
 800415a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	2b20      	cmp	r3, #32
 8004160:	d0f8      	beq.n	8004154 <at_parser_line+0xf8>
 8004162:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	2b09      	cmp	r3, #9
 8004168:	d0f4      	beq.n	8004154 <at_parser_line+0xf8>

        if (strstr(p, "READY")) {
 800416a:	4981      	ldr	r1, [pc, #516]	; (8004370 <at_parser_line+0x314>)
 800416c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800416e:	f000 faa0 	bl	80046b2 <strstr>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <at_parser_line+0x124>
            out->type = URC_CPIN_READY;   // cn nh ngha trong urc_t
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2202      	movs	r2, #2
 800417c:	701a      	strb	r2, [r3, #0]
 800417e:	e018      	b.n	80041b2 <at_parser_line+0x156>
        } else if (strstr(p, "SIM PIN")) {
 8004180:	497c      	ldr	r1, [pc, #496]	; (8004374 <at_parser_line+0x318>)
 8004182:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004184:	f000 fa95 	bl	80046b2 <strstr>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <at_parser_line+0x13a>
            out->type = URC_CPIN_PIN;     // SIM cn PIN
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2203      	movs	r2, #3
 8004192:	701a      	strb	r2, [r3, #0]
 8004194:	e00d      	b.n	80041b2 <at_parser_line+0x156>
        } else if (strstr(p, "SIM PUK")) {
 8004196:	4978      	ldr	r1, [pc, #480]	; (8004378 <at_parser_line+0x31c>)
 8004198:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800419a:	f000 fa8a 	bl	80046b2 <strstr>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <at_parser_line+0x150>
            out->type = URC_CPIN_PUK;     // SIM cn PUK
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2204      	movs	r2, #4
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	e002      	b.n	80041b2 <at_parser_line+0x156>
        } else {
            out->type = URC_UNKNOWN;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	220e      	movs	r2, #14
 80041b0:	701a      	strb	r2, [r3, #0]
        }
        return true;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e1ac      	b.n	8004510 <at_parser_line+0x4b4>
    }

     // +CREG:
    if (n >= 6 && strncmp(line, "+CREG:", 6) == 0) {
 80041b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b8:	2b05      	cmp	r3, #5
 80041ba:	d924      	bls.n	8004206 <at_parser_line+0x1aa>
 80041bc:	2206      	movs	r2, #6
 80041be:	496f      	ldr	r1, [pc, #444]	; (800437c <at_parser_line+0x320>)
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fa4f 	bl	8004664 <strncmp>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d11c      	bne.n	8004206 <at_parser_line+0x1aa>
        int reg_n = -1, stat = -1;
 80041cc:	f04f 33ff 	mov.w	r3, #4294967295
 80041d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80041d2:	f04f 33ff 	mov.w	r3, #4294967295
 80041d6:	637b      	str	r3, [r7, #52]	; 0x34
        const char *p = line + 6;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3306      	adds	r3, #6
 80041dc:	657b      	str	r3, [r7, #84]	; 0x54
        if (sscanf(p, "%d,%d", &reg_n, &stat) == 2) {
 80041de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80041e2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80041e6:	4966      	ldr	r1, [pc, #408]	; (8004380 <at_parser_line+0x324>)
 80041e8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80041ea:	f000 fa0f 	bl	800460c <sscanf>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d108      	bne.n	8004206 <at_parser_line+0x1aa>
            out->type = URC_CREG;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2205      	movs	r2, #5
 80041f8:	701a      	strb	r2, [r3, #0]
            out->v1 = stat;   
 80041fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041fc:	461a      	mov	r2, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	605a      	str	r2, [r3, #4]
            return true;
 8004202:	2301      	movs	r3, #1
 8004204:	e184      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }


    {
        bool all_digit = true;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        for (size_t i = 0; i < n; i++) {
 800420c:	2300      	movs	r3, #0
 800420e:	663b      	str	r3, [r7, #96]	; 0x60
 8004210:	e012      	b.n	8004238 <at_parser_line+0x1dc>
            if (line[i] < '0' || line[i] > '9') {
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004216:	4413      	add	r3, r2
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b2f      	cmp	r3, #47	; 0x2f
 800421c:	d905      	bls.n	800422a <at_parser_line+0x1ce>
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004222:	4413      	add	r3, r2
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b39      	cmp	r3, #57	; 0x39
 8004228:	d903      	bls.n	8004232 <at_parser_line+0x1d6>
                all_digit = false;
 800422a:	2300      	movs	r3, #0
 800422c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                break;
 8004230:	e006      	b.n	8004240 <at_parser_line+0x1e4>
        for (size_t i = 0; i < n; i++) {
 8004232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004234:	3301      	adds	r3, #1
 8004236:	663b      	str	r3, [r7, #96]	; 0x60
 8004238:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800423a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800423c:	429a      	cmp	r2, r3
 800423e:	d3e8      	bcc.n	8004212 <at_parser_line+0x1b6>
            }
        }
        if (all_digit && n >= 5) {
 8004240:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004244:	2b00      	cmp	r3, #0
 8004246:	d033      	beq.n	80042b0 <at_parser_line+0x254>
 8004248:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800424a:	2b04      	cmp	r3, #4
 800424c:	d930      	bls.n	80042b0 <at_parser_line+0x254>
            out->type = URC_IMSI;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2206      	movs	r2, #6
 8004252:	701a      	strb	r2, [r3, #0]

            // lu MCC/MNC vo v1/v2
            int mcc = (line[0]-'0')*100 + (line[1]-'0')*10 + (line[2]-'0');
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	3b30      	subs	r3, #48	; 0x30
 800425a:	2264      	movs	r2, #100	; 0x64
 800425c:	fb02 f103 	mul.w	r1, r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3301      	adds	r3, #1
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800426a:	4613      	mov	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4413      	add	r3, r2
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	18ca      	adds	r2, r1, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3302      	adds	r3, #2
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	3b30      	subs	r3, #48	; 0x30
 800427c:	4413      	add	r3, r2
 800427e:	653b      	str	r3, [r7, #80]	; 0x50
            int mnc = (line[3]-'0')*10  + (line[4]-'0');        // gi s MNC 2 s
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3303      	adds	r3, #3
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	461a      	mov	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	3304      	adds	r3, #4
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	3b30      	subs	r3, #48	; 0x30
 800429c:	4413      	add	r3, r2
 800429e:	64fb      	str	r3, [r7, #76]	; 0x4c

            out->v1 = mcc;
 80042a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	605a      	str	r2, [r3, #4]
            out->v2 = mnc;
 80042a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	609a      	str	r2, [r3, #8]

            // nu urc_t c field string, c th lu lun IMSI:
            // snprintf(out->str, sizeof(out->str), "%.*s", (int)n, line);

            return true;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e12f      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }

    if (n >= 9 && strncmp(line, "+CGPADDR:", 9) == 0) {
 80042b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d94a      	bls.n	800434c <at_parser_line+0x2f0>
 80042b6:	2209      	movs	r2, #9
 80042b8:	4932      	ldr	r1, [pc, #200]	; (8004384 <at_parser_line+0x328>)
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9d2 	bl	8004664 <strncmp>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d142      	bne.n	800434c <at_parser_line+0x2f0>
    const char *p = line + 9;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	3309      	adds	r3, #9
 80042ca:	64bb      	str	r3, [r7, #72]	; 0x48
    int cid = -1;
 80042cc:	f04f 33ff 	mov.w	r3, #4294967295
 80042d0:	633b      	str	r3, [r7, #48]	; 0x30
    char ip[16] = {0};
 80042d2:	f107 0320 	add.w	r3, r7, #32
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	605a      	str	r2, [r3, #4]
 80042dc:	609a      	str	r2, [r3, #8]
 80042de:	60da      	str	r2, [r3, #12]
    
    
    if (sscanf(p, "%d,\"%15[^\"]\"", &cid, ip) == 2) {
 80042e0:	f107 0320 	add.w	r3, r7, #32
 80042e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042e8:	4927      	ldr	r1, [pc, #156]	; (8004388 <at_parser_line+0x32c>)
 80042ea:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80042ec:	f000 f98e 	bl	800460c <sscanf>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d114      	bne.n	8004320 <at_parser_line+0x2c4>
        out->type = URC_CGPADDR;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2207      	movs	r2, #7
 80042fa:	701a      	strb	r2, [r3, #0]
        out->v1 = cid;   
 80042fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fe:	461a      	mov	r2, r3
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	605a      	str	r2, [r3, #4]
        strncpy(out->text, ip, sizeof(out->text) - 1); 
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	3310      	adds	r3, #16
 8004308:	f107 0120 	add.w	r1, r7, #32
 800430c:	223f      	movs	r2, #63	; 0x3f
 800430e:	4618      	mov	r0, r3
 8004310:	f000 f9ba 	bl	8004688 <strncpy>
        out->text[sizeof(out->text) - 1] = '\0';
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
        return true;
 800431c:	2301      	movs	r3, #1
 800431e:	e0f7      	b.n	8004510 <at_parser_line+0x4b4>
    }
    
    else if (sscanf(p, "%d", &cid) == 1) {
 8004320:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004324:	461a      	mov	r2, r3
 8004326:	4919      	ldr	r1, [pc, #100]	; (800438c <at_parser_line+0x330>)
 8004328:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800432a:	f000 f96f 	bl	800460c <sscanf>
 800432e:	4603      	mov	r3, r0
 8004330:	2b01      	cmp	r3, #1
 8004332:	d10b      	bne.n	800434c <at_parser_line+0x2f0>
        out->type = URC_CGPADDR;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2207      	movs	r2, #7
 8004338:	701a      	strb	r2, [r3, #0]
        out->v1 = cid;
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433c:	461a      	mov	r2, r3
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	605a      	str	r2, [r3, #4]
        out->text[0] = '\0';  
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2200      	movs	r2, #0
 8004346:	741a      	strb	r2, [r3, #16]
        return true;
 8004348:	2301      	movs	r3, #1
 800434a:	e0e1      	b.n	8004510 <at_parser_line+0x4b4>
    }
}

    // > (prompt cho AT+CMGS)
    if (n == 1 && line[0] == '>') {
 800434c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800434e:	2b01      	cmp	r3, #1
 8004350:	d11e      	bne.n	8004390 <at_parser_line+0x334>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	2b3e      	cmp	r3, #62	; 0x3e
 8004358:	d11a      	bne.n	8004390 <at_parser_line+0x334>
        out->type = URC_CMGS_PROMPT;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2208      	movs	r2, #8
 800435e:	701a      	strb	r2, [r3, #0]
        return true;
 8004360:	2301      	movs	r3, #1
 8004362:	e0d5      	b.n	8004510 <at_parser_line+0x4b4>
 8004364:	0800a2c4 	.word	0x0800a2c4
 8004368:	0800a2c8 	.word	0x0800a2c8
 800436c:	0800a2d0 	.word	0x0800a2d0
 8004370:	0800a2d8 	.word	0x0800a2d8
 8004374:	0800a2e0 	.word	0x0800a2e0
 8004378:	0800a2e8 	.word	0x0800a2e8
 800437c:	0800a2f0 	.word	0x0800a2f0
 8004380:	0800a2f8 	.word	0x0800a2f8
 8004384:	0800a300 	.word	0x0800a300
 8004388:	0800a30c 	.word	0x0800a30c
 800438c:	0800a31c 	.word	0x0800a31c
    }

    // +CMGS: <ref>
    if (n >= 6 && strncmp(line, "+CMGS:", 6) == 0) {
 8004390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004392:	2b05      	cmp	r3, #5
 8004394:	d920      	bls.n	80043d8 <at_parser_line+0x37c>
 8004396:	2206      	movs	r2, #6
 8004398:	495f      	ldr	r1, [pc, #380]	; (8004518 <at_parser_line+0x4bc>)
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f962 	bl	8004664 <strncmp>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d118      	bne.n	80043d8 <at_parser_line+0x37c>
        int ref = -1;
 80043a6:	f04f 33ff 	mov.w	r3, #4294967295
 80043aa:	61fb      	str	r3, [r7, #28]
        const char *p = line + 6;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3306      	adds	r3, #6
 80043b0:	647b      	str	r3, [r7, #68]	; 0x44
        if (sscanf(p, " %d", &ref) == 1) {
 80043b2:	f107 031c 	add.w	r3, r7, #28
 80043b6:	461a      	mov	r2, r3
 80043b8:	4958      	ldr	r1, [pc, #352]	; (800451c <at_parser_line+0x4c0>)
 80043ba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80043bc:	f000 f926 	bl	800460c <sscanf>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d108      	bne.n	80043d8 <at_parser_line+0x37c>
            out->type = URC_CMGS;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2209      	movs	r2, #9
 80043ca:	701a      	strb	r2, [r3, #0]
            out->v1 = ref;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	461a      	mov	r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	605a      	str	r2, [r3, #4]
            return true;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e09b      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }

    // +CMS ERROR: <code>
    if (n >= 11 && strncmp(line, "+CMS ERROR:", 11) == 0) {
 80043d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043da:	2b0a      	cmp	r3, #10
 80043dc:	d920      	bls.n	8004420 <at_parser_line+0x3c4>
 80043de:	220b      	movs	r2, #11
 80043e0:	494f      	ldr	r1, [pc, #316]	; (8004520 <at_parser_line+0x4c4>)
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f93e 	bl	8004664 <strncmp>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d118      	bne.n	8004420 <at_parser_line+0x3c4>
        int code = -1;
 80043ee:	f04f 33ff 	mov.w	r3, #4294967295
 80043f2:	61bb      	str	r3, [r7, #24]
        const char *p = line + 11;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	330b      	adds	r3, #11
 80043f8:	643b      	str	r3, [r7, #64]	; 0x40
        if (sscanf(p, " %d", &code) == 1) {
 80043fa:	f107 0318 	add.w	r3, r7, #24
 80043fe:	461a      	mov	r2, r3
 8004400:	4946      	ldr	r1, [pc, #280]	; (800451c <at_parser_line+0x4c0>)
 8004402:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004404:	f000 f902 	bl	800460c <sscanf>
 8004408:	4603      	mov	r3, r0
 800440a:	2b01      	cmp	r3, #1
 800440c:	d108      	bne.n	8004420 <at_parser_line+0x3c4>
            out->type = URC_CMS_ERROR;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	220a      	movs	r2, #10
 8004412:	701a      	strb	r2, [r3, #0]
            out->v1 = code;
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	461a      	mov	r2, r3
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	605a      	str	r2, [r3, #4]
            return true;
 800441c:	2301      	movs	r3, #1
 800441e:	e077      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }


    if (n >= 6 && strncmp(line, "+CMTI:", 6) == 0) {
 8004420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004422:	2b05      	cmp	r3, #5
 8004424:	d932      	bls.n	800448c <at_parser_line+0x430>
 8004426:	2206      	movs	r2, #6
 8004428:	493e      	ldr	r1, [pc, #248]	; (8004524 <at_parser_line+0x4c8>)
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f91a 	bl	8004664 <strncmp>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d12a      	bne.n	800448c <at_parser_line+0x430>
        char storage[8] = {0};
 8004436:	f107 0310 	add.w	r3, r7, #16
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	605a      	str	r2, [r3, #4]
        int index = -1;
 8004440:	f04f 33ff 	mov.w	r3, #4294967295
 8004444:	60fb      	str	r3, [r7, #12]
        const char *p = line + 6;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3306      	adds	r3, #6
 800444a:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        if (sscanf(p, " \"%7[^\"]\",%d", storage, &index) == 2) {
 800444c:	f107 030c 	add.w	r3, r7, #12
 8004450:	f107 0210 	add.w	r2, r7, #16
 8004454:	4934      	ldr	r1, [pc, #208]	; (8004528 <at_parser_line+0x4cc>)
 8004456:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004458:	f000 f8d8 	bl	800460c <sscanf>
 800445c:	4603      	mov	r3, r0
 800445e:	2b02      	cmp	r3, #2
 8004460:	d114      	bne.n	800448c <at_parser_line+0x430>
            out->type = URC_CMTI;
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	220b      	movs	r2, #11
 8004466:	701a      	strb	r2, [r3, #0]
            out->v1 = index;  
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	461a      	mov	r2, r3
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	605a      	str	r2, [r3, #4]
            strncpy(out->text, storage, sizeof(out->text) - 1);  
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	3310      	adds	r3, #16
 8004474:	f107 0110 	add.w	r1, r7, #16
 8004478:	223f      	movs	r2, #63	; 0x3f
 800447a:	4618      	mov	r0, r3
 800447c:	f000 f904 	bl	8004688 <strncpy>
            out->text[sizeof(out->text) - 1] = '\0';
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            return true;
 8004488:	2301      	movs	r3, #1
 800448a:	e041      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }
    
    if (n >= 6 && strncmp(line, "+CMGR:", 6) == 0) {
 800448c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800448e:	2b05      	cmp	r3, #5
 8004490:	d90c      	bls.n	80044ac <at_parser_line+0x450>
 8004492:	2206      	movs	r2, #6
 8004494:	4925      	ldr	r1, [pc, #148]	; (800452c <at_parser_line+0x4d0>)
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f8e4 	bl	8004664 <strncmp>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <at_parser_line+0x450>
        out->type = URC_CMGR;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	220d      	movs	r2, #13
 80044a6:	701a      	strb	r2, [r3, #0]
        return true;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e031      	b.n	8004510 <at_parser_line+0x4b4>
    }

    {
        bool all_printable = true;
 80044ac:	2301      	movs	r3, #1
 80044ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        for (size_t i = 0; i < n; i++) {
 80044b2:	2300      	movs	r3, #0
 80044b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80044b6:	e012      	b.n	80044de <at_parser_line+0x482>
            if ((unsigned char)line[i] < 0x20 && line[i] != '\t') {
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044bc:	4413      	add	r3, r2
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2b1f      	cmp	r3, #31
 80044c2:	d809      	bhi.n	80044d8 <at_parser_line+0x47c>
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044c8:	4413      	add	r3, r2
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b09      	cmp	r3, #9
 80044ce:	d003      	beq.n	80044d8 <at_parser_line+0x47c>
                all_printable = false; break;
 80044d0:	2300      	movs	r3, #0
 80044d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80044d6:	e006      	b.n	80044e6 <at_parser_line+0x48a>
        for (size_t i = 0; i < n; i++) {
 80044d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044da:	3301      	adds	r3, #1
 80044dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80044de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d3e8      	bcc.n	80044b8 <at_parser_line+0x45c>
            }
        }
        if (all_printable) {
 80044e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00f      	beq.n	800450e <at_parser_line+0x4b2>
            out->type = URC_SMS_TEXT;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	220c      	movs	r2, #12
 80044f2:	701a      	strb	r2, [r3, #0]
            snprintf(out->text, sizeof(out->text), "%.*s", (int)n, line);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f103 0010 	add.w	r0, r3, #16
 80044fa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	9300      	str	r3, [sp, #0]
 8004500:	4613      	mov	r3, r2
 8004502:	4a0b      	ldr	r2, [pc, #44]	; (8004530 <at_parser_line+0x4d4>)
 8004504:	2140      	movs	r1, #64	; 0x40
 8004506:	f000 f84d 	bl	80045a4 <snprintf>
            return true;
 800450a:	2301      	movs	r3, #1
 800450c:	e000      	b.n	8004510 <at_parser_line+0x4b4>
        }
    }

    return false;
 800450e:	2300      	movs	r3, #0
 8004510:	4618      	mov	r0, r3
 8004512:	3770      	adds	r7, #112	; 0x70
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	0800a320 	.word	0x0800a320
 800451c:	0800a328 	.word	0x0800a328
 8004520:	0800a32c 	.word	0x0800a32c
 8004524:	0800a338 	.word	0x0800a338
 8004528:	0800a340 	.word	0x0800a340
 800452c:	0800a350 	.word	0x0800a350
 8004530:	0800a358 	.word	0x0800a358

08004534 <__libc_init_array>:
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	2500      	movs	r5, #0
 8004538:	4e0c      	ldr	r6, [pc, #48]	; (800456c <__libc_init_array+0x38>)
 800453a:	4c0d      	ldr	r4, [pc, #52]	; (8004570 <__libc_init_array+0x3c>)
 800453c:	1ba4      	subs	r4, r4, r6
 800453e:	10a4      	asrs	r4, r4, #2
 8004540:	42a5      	cmp	r5, r4
 8004542:	d109      	bne.n	8004558 <__libc_init_array+0x24>
 8004544:	f005 fb54 	bl	8009bf0 <_init>
 8004548:	2500      	movs	r5, #0
 800454a:	4e0a      	ldr	r6, [pc, #40]	; (8004574 <__libc_init_array+0x40>)
 800454c:	4c0a      	ldr	r4, [pc, #40]	; (8004578 <__libc_init_array+0x44>)
 800454e:	1ba4      	subs	r4, r4, r6
 8004550:	10a4      	asrs	r4, r4, #2
 8004552:	42a5      	cmp	r5, r4
 8004554:	d105      	bne.n	8004562 <__libc_init_array+0x2e>
 8004556:	bd70      	pop	{r4, r5, r6, pc}
 8004558:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800455c:	4798      	blx	r3
 800455e:	3501      	adds	r5, #1
 8004560:	e7ee      	b.n	8004540 <__libc_init_array+0xc>
 8004562:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004566:	4798      	blx	r3
 8004568:	3501      	adds	r5, #1
 800456a:	e7f2      	b.n	8004552 <__libc_init_array+0x1e>
 800456c:	0800a714 	.word	0x0800a714
 8004570:	0800a714 	.word	0x0800a714
 8004574:	0800a714 	.word	0x0800a714
 8004578:	0800a718 	.word	0x0800a718

0800457c <memcpy>:
 800457c:	b510      	push	{r4, lr}
 800457e:	1e43      	subs	r3, r0, #1
 8004580:	440a      	add	r2, r1
 8004582:	4291      	cmp	r1, r2
 8004584:	d100      	bne.n	8004588 <memcpy+0xc>
 8004586:	bd10      	pop	{r4, pc}
 8004588:	f811 4b01 	ldrb.w	r4, [r1], #1
 800458c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004590:	e7f7      	b.n	8004582 <memcpy+0x6>

08004592 <memset>:
 8004592:	4603      	mov	r3, r0
 8004594:	4402      	add	r2, r0
 8004596:	4293      	cmp	r3, r2
 8004598:	d100      	bne.n	800459c <memset+0xa>
 800459a:	4770      	bx	lr
 800459c:	f803 1b01 	strb.w	r1, [r3], #1
 80045a0:	e7f9      	b.n	8004596 <memset+0x4>
	...

080045a4 <snprintf>:
 80045a4:	b40c      	push	{r2, r3}
 80045a6:	b530      	push	{r4, r5, lr}
 80045a8:	4b17      	ldr	r3, [pc, #92]	; (8004608 <snprintf+0x64>)
 80045aa:	1e0c      	subs	r4, r1, #0
 80045ac:	b09d      	sub	sp, #116	; 0x74
 80045ae:	681d      	ldr	r5, [r3, #0]
 80045b0:	da08      	bge.n	80045c4 <snprintf+0x20>
 80045b2:	238b      	movs	r3, #139	; 0x8b
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295
 80045b8:	602b      	str	r3, [r5, #0]
 80045ba:	b01d      	add	sp, #116	; 0x74
 80045bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045c0:	b002      	add	sp, #8
 80045c2:	4770      	bx	lr
 80045c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80045c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80045cc:	bf0c      	ite	eq
 80045ce:	4623      	moveq	r3, r4
 80045d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80045d4:	9304      	str	r3, [sp, #16]
 80045d6:	9307      	str	r3, [sp, #28]
 80045d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80045dc:	9002      	str	r0, [sp, #8]
 80045de:	9006      	str	r0, [sp, #24]
 80045e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80045e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80045e6:	ab21      	add	r3, sp, #132	; 0x84
 80045e8:	a902      	add	r1, sp, #8
 80045ea:	4628      	mov	r0, r5
 80045ec:	9301      	str	r3, [sp, #4]
 80045ee:	f000 f87b 	bl	80046e8 <_svfprintf_r>
 80045f2:	1c43      	adds	r3, r0, #1
 80045f4:	bfbc      	itt	lt
 80045f6:	238b      	movlt	r3, #139	; 0x8b
 80045f8:	602b      	strlt	r3, [r5, #0]
 80045fa:	2c00      	cmp	r4, #0
 80045fc:	d0dd      	beq.n	80045ba <snprintf+0x16>
 80045fe:	2200      	movs	r2, #0
 8004600:	9b02      	ldr	r3, [sp, #8]
 8004602:	701a      	strb	r2, [r3, #0]
 8004604:	e7d9      	b.n	80045ba <snprintf+0x16>
 8004606:	bf00      	nop
 8004608:	20000028 	.word	0x20000028

0800460c <sscanf>:
 800460c:	b40e      	push	{r1, r2, r3}
 800460e:	f44f 7201 	mov.w	r2, #516	; 0x204
 8004612:	b530      	push	{r4, r5, lr}
 8004614:	b09c      	sub	sp, #112	; 0x70
 8004616:	ac1f      	add	r4, sp, #124	; 0x7c
 8004618:	f854 5b04 	ldr.w	r5, [r4], #4
 800461c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004620:	9002      	str	r0, [sp, #8]
 8004622:	9006      	str	r0, [sp, #24]
 8004624:	f7fb fd94 	bl	8000150 <strlen>
 8004628:	4b0b      	ldr	r3, [pc, #44]	; (8004658 <sscanf+0x4c>)
 800462a:	9003      	str	r0, [sp, #12]
 800462c:	930b      	str	r3, [sp, #44]	; 0x2c
 800462e:	2300      	movs	r3, #0
 8004630:	930f      	str	r3, [sp, #60]	; 0x3c
 8004632:	9314      	str	r3, [sp, #80]	; 0x50
 8004634:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004638:	9007      	str	r0, [sp, #28]
 800463a:	4808      	ldr	r0, [pc, #32]	; (800465c <sscanf+0x50>)
 800463c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004640:	462a      	mov	r2, r5
 8004642:	4623      	mov	r3, r4
 8004644:	a902      	add	r1, sp, #8
 8004646:	6800      	ldr	r0, [r0, #0]
 8004648:	9401      	str	r4, [sp, #4]
 800464a:	f001 f81d 	bl	8005688 <__ssvfscanf_r>
 800464e:	b01c      	add	sp, #112	; 0x70
 8004650:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004654:	b003      	add	sp, #12
 8004656:	4770      	bx	lr
 8004658:	08004661 	.word	0x08004661
 800465c:	20000028 	.word	0x20000028

08004660 <__seofread>:
 8004660:	2000      	movs	r0, #0
 8004662:	4770      	bx	lr

08004664 <strncmp>:
 8004664:	b510      	push	{r4, lr}
 8004666:	b16a      	cbz	r2, 8004684 <strncmp+0x20>
 8004668:	3901      	subs	r1, #1
 800466a:	1884      	adds	r4, r0, r2
 800466c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004670:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004674:	4293      	cmp	r3, r2
 8004676:	d103      	bne.n	8004680 <strncmp+0x1c>
 8004678:	42a0      	cmp	r0, r4
 800467a:	d001      	beq.n	8004680 <strncmp+0x1c>
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f5      	bne.n	800466c <strncmp+0x8>
 8004680:	1a98      	subs	r0, r3, r2
 8004682:	bd10      	pop	{r4, pc}
 8004684:	4610      	mov	r0, r2
 8004686:	bd10      	pop	{r4, pc}

08004688 <strncpy>:
 8004688:	b570      	push	{r4, r5, r6, lr}
 800468a:	4604      	mov	r4, r0
 800468c:	b902      	cbnz	r2, 8004690 <strncpy+0x8>
 800468e:	bd70      	pop	{r4, r5, r6, pc}
 8004690:	4623      	mov	r3, r4
 8004692:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004696:	1e56      	subs	r6, r2, #1
 8004698:	f803 5b01 	strb.w	r5, [r3], #1
 800469c:	b91d      	cbnz	r5, 80046a6 <strncpy+0x1e>
 800469e:	4414      	add	r4, r2
 80046a0:	42a3      	cmp	r3, r4
 80046a2:	d103      	bne.n	80046ac <strncpy+0x24>
 80046a4:	bd70      	pop	{r4, r5, r6, pc}
 80046a6:	461c      	mov	r4, r3
 80046a8:	4632      	mov	r2, r6
 80046aa:	e7ef      	b.n	800468c <strncpy+0x4>
 80046ac:	f803 5b01 	strb.w	r5, [r3], #1
 80046b0:	e7f6      	b.n	80046a0 <strncpy+0x18>

080046b2 <strstr>:
 80046b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046b4:	7803      	ldrb	r3, [r0, #0]
 80046b6:	b133      	cbz	r3, 80046c6 <strstr+0x14>
 80046b8:	4603      	mov	r3, r0
 80046ba:	4618      	mov	r0, r3
 80046bc:	1c5e      	adds	r6, r3, #1
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b933      	cbnz	r3, 80046d0 <strstr+0x1e>
 80046c2:	4618      	mov	r0, r3
 80046c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046c6:	780b      	ldrb	r3, [r1, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bf18      	it	ne
 80046cc:	2000      	movne	r0, #0
 80046ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046d0:	1e4d      	subs	r5, r1, #1
 80046d2:	1e44      	subs	r4, r0, #1
 80046d4:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80046d8:	2a00      	cmp	r2, #0
 80046da:	d0f3      	beq.n	80046c4 <strstr+0x12>
 80046dc:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 80046e0:	4633      	mov	r3, r6
 80046e2:	4297      	cmp	r7, r2
 80046e4:	d0f6      	beq.n	80046d4 <strstr+0x22>
 80046e6:	e7e8      	b.n	80046ba <strstr+0x8>

080046e8 <_svfprintf_r>:
 80046e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ec:	b0bf      	sub	sp, #252	; 0xfc
 80046ee:	4689      	mov	r9, r1
 80046f0:	4615      	mov	r5, r2
 80046f2:	461f      	mov	r7, r3
 80046f4:	4682      	mov	sl, r0
 80046f6:	f002 fbc7 	bl	8006e88 <_localeconv_r>
 80046fa:	6803      	ldr	r3, [r0, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	9311      	str	r3, [sp, #68]	; 0x44
 8004700:	f7fb fd26 	bl	8000150 <strlen>
 8004704:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004708:	900a      	str	r0, [sp, #40]	; 0x28
 800470a:	061b      	lsls	r3, r3, #24
 800470c:	d518      	bpl.n	8004740 <_svfprintf_r+0x58>
 800470e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004712:	b9ab      	cbnz	r3, 8004740 <_svfprintf_r+0x58>
 8004714:	2140      	movs	r1, #64	; 0x40
 8004716:	4650      	mov	r0, sl
 8004718:	f002 fbcc 	bl	8006eb4 <_malloc_r>
 800471c:	f8c9 0000 	str.w	r0, [r9]
 8004720:	f8c9 0010 	str.w	r0, [r9, #16]
 8004724:	b948      	cbnz	r0, 800473a <_svfprintf_r+0x52>
 8004726:	230c      	movs	r3, #12
 8004728:	f8ca 3000 	str.w	r3, [sl]
 800472c:	f04f 33ff 	mov.w	r3, #4294967295
 8004730:	930b      	str	r3, [sp, #44]	; 0x2c
 8004732:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004734:	b03f      	add	sp, #252	; 0xfc
 8004736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800473a:	2340      	movs	r3, #64	; 0x40
 800473c:	f8c9 3014 	str.w	r3, [r9, #20]
 8004740:	2300      	movs	r3, #0
 8004742:	ac2e      	add	r4, sp, #184	; 0xb8
 8004744:	9421      	str	r4, [sp, #132]	; 0x84
 8004746:	9323      	str	r3, [sp, #140]	; 0x8c
 8004748:	9322      	str	r3, [sp, #136]	; 0x88
 800474a:	9509      	str	r5, [sp, #36]	; 0x24
 800474c:	9307      	str	r3, [sp, #28]
 800474e:	930d      	str	r3, [sp, #52]	; 0x34
 8004750:	930e      	str	r3, [sp, #56]	; 0x38
 8004752:	9315      	str	r3, [sp, #84]	; 0x54
 8004754:	9314      	str	r3, [sp, #80]	; 0x50
 8004756:	930b      	str	r3, [sp, #44]	; 0x2c
 8004758:	9312      	str	r3, [sp, #72]	; 0x48
 800475a:	9313      	str	r3, [sp, #76]	; 0x4c
 800475c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800475e:	462b      	mov	r3, r5
 8004760:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004764:	b112      	cbz	r2, 800476c <_svfprintf_r+0x84>
 8004766:	2a25      	cmp	r2, #37	; 0x25
 8004768:	f040 8083 	bne.w	8004872 <_svfprintf_r+0x18a>
 800476c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800476e:	1aee      	subs	r6, r5, r3
 8004770:	d00d      	beq.n	800478e <_svfprintf_r+0xa6>
 8004772:	e884 0048 	stmia.w	r4, {r3, r6}
 8004776:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004778:	4433      	add	r3, r6
 800477a:	9323      	str	r3, [sp, #140]	; 0x8c
 800477c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800477e:	3301      	adds	r3, #1
 8004780:	2b07      	cmp	r3, #7
 8004782:	9322      	str	r3, [sp, #136]	; 0x88
 8004784:	dc77      	bgt.n	8004876 <_svfprintf_r+0x18e>
 8004786:	3408      	adds	r4, #8
 8004788:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800478a:	4433      	add	r3, r6
 800478c:	930b      	str	r3, [sp, #44]	; 0x2c
 800478e:	782b      	ldrb	r3, [r5, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 8725 	beq.w	80055e0 <_svfprintf_r+0xef8>
 8004796:	2300      	movs	r3, #0
 8004798:	1c69      	adds	r1, r5, #1
 800479a:	461a      	mov	r2, r3
 800479c:	f04f 3bff 	mov.w	fp, #4294967295
 80047a0:	461d      	mov	r5, r3
 80047a2:	200a      	movs	r0, #10
 80047a4:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80047a8:	930c      	str	r3, [sp, #48]	; 0x30
 80047aa:	1c4e      	adds	r6, r1, #1
 80047ac:	7809      	ldrb	r1, [r1, #0]
 80047ae:	9609      	str	r6, [sp, #36]	; 0x24
 80047b0:	9106      	str	r1, [sp, #24]
 80047b2:	9906      	ldr	r1, [sp, #24]
 80047b4:	3920      	subs	r1, #32
 80047b6:	2958      	cmp	r1, #88	; 0x58
 80047b8:	f200 8414 	bhi.w	8004fe4 <_svfprintf_r+0x8fc>
 80047bc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80047c0:	041200a5 	.word	0x041200a5
 80047c4:	00aa0412 	.word	0x00aa0412
 80047c8:	04120412 	.word	0x04120412
 80047cc:	04120412 	.word	0x04120412
 80047d0:	04120412 	.word	0x04120412
 80047d4:	006500ad 	.word	0x006500ad
 80047d8:	00b50412 	.word	0x00b50412
 80047dc:	041200b8 	.word	0x041200b8
 80047e0:	00d800d5 	.word	0x00d800d5
 80047e4:	00d800d8 	.word	0x00d800d8
 80047e8:	00d800d8 	.word	0x00d800d8
 80047ec:	00d800d8 	.word	0x00d800d8
 80047f0:	00d800d8 	.word	0x00d800d8
 80047f4:	04120412 	.word	0x04120412
 80047f8:	04120412 	.word	0x04120412
 80047fc:	04120412 	.word	0x04120412
 8004800:	04120412 	.word	0x04120412
 8004804:	04120412 	.word	0x04120412
 8004808:	0122010c 	.word	0x0122010c
 800480c:	01220412 	.word	0x01220412
 8004810:	04120412 	.word	0x04120412
 8004814:	04120412 	.word	0x04120412
 8004818:	041200eb 	.word	0x041200eb
 800481c:	033c0412 	.word	0x033c0412
 8004820:	04120412 	.word	0x04120412
 8004824:	04120412 	.word	0x04120412
 8004828:	03a40412 	.word	0x03a40412
 800482c:	04120412 	.word	0x04120412
 8004830:	04120085 	.word	0x04120085
 8004834:	04120412 	.word	0x04120412
 8004838:	04120412 	.word	0x04120412
 800483c:	04120412 	.word	0x04120412
 8004840:	04120412 	.word	0x04120412
 8004844:	00fe0412 	.word	0x00fe0412
 8004848:	0122006b 	.word	0x0122006b
 800484c:	01220122 	.word	0x01220122
 8004850:	006b00ee 	.word	0x006b00ee
 8004854:	04120412 	.word	0x04120412
 8004858:	041200f1 	.word	0x041200f1
 800485c:	033e031e 	.word	0x033e031e
 8004860:	00f80372 	.word	0x00f80372
 8004864:	03830412 	.word	0x03830412
 8004868:	03a60412 	.word	0x03a60412
 800486c:	04120412 	.word	0x04120412
 8004870:	03be      	.short	0x03be
 8004872:	461d      	mov	r5, r3
 8004874:	e773      	b.n	800475e <_svfprintf_r+0x76>
 8004876:	aa21      	add	r2, sp, #132	; 0x84
 8004878:	4649      	mov	r1, r9
 800487a:	4650      	mov	r0, sl
 800487c:	f004 fa5e 	bl	8008d3c <__ssprint_r>
 8004880:	2800      	cmp	r0, #0
 8004882:	f040 868e 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8004886:	ac2e      	add	r4, sp, #184	; 0xb8
 8004888:	e77e      	b.n	8004788 <_svfprintf_r+0xa0>
 800488a:	2301      	movs	r3, #1
 800488c:	222b      	movs	r2, #43	; 0x2b
 800488e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004890:	e78b      	b.n	80047aa <_svfprintf_r+0xc2>
 8004892:	460f      	mov	r7, r1
 8004894:	e7fb      	b.n	800488e <_svfprintf_r+0x1a6>
 8004896:	b10b      	cbz	r3, 800489c <_svfprintf_r+0x1b4>
 8004898:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800489c:	06ae      	lsls	r6, r5, #26
 800489e:	f140 80a1 	bpl.w	80049e4 <_svfprintf_r+0x2fc>
 80048a2:	3707      	adds	r7, #7
 80048a4:	f027 0707 	bic.w	r7, r7, #7
 80048a8:	f107 0308 	add.w	r3, r7, #8
 80048ac:	9308      	str	r3, [sp, #32]
 80048ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80048b2:	2e00      	cmp	r6, #0
 80048b4:	f177 0300 	sbcs.w	r3, r7, #0
 80048b8:	da05      	bge.n	80048c6 <_svfprintf_r+0x1de>
 80048ba:	232d      	movs	r3, #45	; 0x2d
 80048bc:	4276      	negs	r6, r6
 80048be:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80048c2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80048c6:	2301      	movs	r3, #1
 80048c8:	e2c7      	b.n	8004e5a <_svfprintf_r+0x772>
 80048ca:	b10b      	cbz	r3, 80048d0 <_svfprintf_r+0x1e8>
 80048cc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80048d0:	4ba0      	ldr	r3, [pc, #640]	; (8004b54 <_svfprintf_r+0x46c>)
 80048d2:	9315      	str	r3, [sp, #84]	; 0x54
 80048d4:	06ab      	lsls	r3, r5, #26
 80048d6:	f140 8336 	bpl.w	8004f46 <_svfprintf_r+0x85e>
 80048da:	3707      	adds	r7, #7
 80048dc:	f027 0707 	bic.w	r7, r7, #7
 80048e0:	f107 0308 	add.w	r3, r7, #8
 80048e4:	9308      	str	r3, [sp, #32]
 80048e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80048ea:	07e8      	lsls	r0, r5, #31
 80048ec:	d50b      	bpl.n	8004906 <_svfprintf_r+0x21e>
 80048ee:	ea56 0307 	orrs.w	r3, r6, r7
 80048f2:	d008      	beq.n	8004906 <_svfprintf_r+0x21e>
 80048f4:	2330      	movs	r3, #48	; 0x30
 80048f6:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80048fa:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80048fe:	f045 0502 	orr.w	r5, r5, #2
 8004902:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8004906:	2302      	movs	r3, #2
 8004908:	e2a4      	b.n	8004e54 <_svfprintf_r+0x76c>
 800490a:	2a00      	cmp	r2, #0
 800490c:	d1bf      	bne.n	800488e <_svfprintf_r+0x1a6>
 800490e:	2301      	movs	r3, #1
 8004910:	2220      	movs	r2, #32
 8004912:	e7bc      	b.n	800488e <_svfprintf_r+0x1a6>
 8004914:	f045 0501 	orr.w	r5, r5, #1
 8004918:	e7b9      	b.n	800488e <_svfprintf_r+0x1a6>
 800491a:	683e      	ldr	r6, [r7, #0]
 800491c:	1d39      	adds	r1, r7, #4
 800491e:	2e00      	cmp	r6, #0
 8004920:	960c      	str	r6, [sp, #48]	; 0x30
 8004922:	dab6      	bge.n	8004892 <_svfprintf_r+0x1aa>
 8004924:	460f      	mov	r7, r1
 8004926:	4276      	negs	r6, r6
 8004928:	960c      	str	r6, [sp, #48]	; 0x30
 800492a:	f045 0504 	orr.w	r5, r5, #4
 800492e:	e7ae      	b.n	800488e <_svfprintf_r+0x1a6>
 8004930:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004932:	1c4e      	adds	r6, r1, #1
 8004934:	7809      	ldrb	r1, [r1, #0]
 8004936:	292a      	cmp	r1, #42	; 0x2a
 8004938:	9106      	str	r1, [sp, #24]
 800493a:	d010      	beq.n	800495e <_svfprintf_r+0x276>
 800493c:	f04f 0b00 	mov.w	fp, #0
 8004940:	9609      	str	r6, [sp, #36]	; 0x24
 8004942:	9906      	ldr	r1, [sp, #24]
 8004944:	3930      	subs	r1, #48	; 0x30
 8004946:	2909      	cmp	r1, #9
 8004948:	f63f af33 	bhi.w	80047b2 <_svfprintf_r+0xca>
 800494c:	fb00 1b0b 	mla	fp, r0, fp, r1
 8004950:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004952:	460e      	mov	r6, r1
 8004954:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004958:	9106      	str	r1, [sp, #24]
 800495a:	9609      	str	r6, [sp, #36]	; 0x24
 800495c:	e7f1      	b.n	8004942 <_svfprintf_r+0x25a>
 800495e:	6839      	ldr	r1, [r7, #0]
 8004960:	9609      	str	r6, [sp, #36]	; 0x24
 8004962:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8004966:	3704      	adds	r7, #4
 8004968:	e791      	b.n	800488e <_svfprintf_r+0x1a6>
 800496a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800496e:	e78e      	b.n	800488e <_svfprintf_r+0x1a6>
 8004970:	2100      	movs	r1, #0
 8004972:	910c      	str	r1, [sp, #48]	; 0x30
 8004974:	9906      	ldr	r1, [sp, #24]
 8004976:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004978:	3930      	subs	r1, #48	; 0x30
 800497a:	fb00 1106 	mla	r1, r0, r6, r1
 800497e:	910c      	str	r1, [sp, #48]	; 0x30
 8004980:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004982:	460e      	mov	r6, r1
 8004984:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004988:	9106      	str	r1, [sp, #24]
 800498a:	9906      	ldr	r1, [sp, #24]
 800498c:	9609      	str	r6, [sp, #36]	; 0x24
 800498e:	3930      	subs	r1, #48	; 0x30
 8004990:	2909      	cmp	r1, #9
 8004992:	d9ef      	bls.n	8004974 <_svfprintf_r+0x28c>
 8004994:	e70d      	b.n	80047b2 <_svfprintf_r+0xca>
 8004996:	f045 0508 	orr.w	r5, r5, #8
 800499a:	e778      	b.n	800488e <_svfprintf_r+0x1a6>
 800499c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80049a0:	e775      	b.n	800488e <_svfprintf_r+0x1a6>
 80049a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049a4:	7809      	ldrb	r1, [r1, #0]
 80049a6:	296c      	cmp	r1, #108	; 0x6c
 80049a8:	d105      	bne.n	80049b6 <_svfprintf_r+0x2ce>
 80049aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049ac:	3101      	adds	r1, #1
 80049ae:	9109      	str	r1, [sp, #36]	; 0x24
 80049b0:	f045 0520 	orr.w	r5, r5, #32
 80049b4:	e76b      	b.n	800488e <_svfprintf_r+0x1a6>
 80049b6:	f045 0510 	orr.w	r5, r5, #16
 80049ba:	e768      	b.n	800488e <_svfprintf_r+0x1a6>
 80049bc:	2600      	movs	r6, #0
 80049be:	1d3b      	adds	r3, r7, #4
 80049c0:	9308      	str	r3, [sp, #32]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80049c8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80049cc:	f04f 0b01 	mov.w	fp, #1
 80049d0:	4637      	mov	r7, r6
 80049d2:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80049d6:	e11c      	b.n	8004c12 <_svfprintf_r+0x52a>
 80049d8:	b10b      	cbz	r3, 80049de <_svfprintf_r+0x2f6>
 80049da:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80049de:	f045 0510 	orr.w	r5, r5, #16
 80049e2:	e75b      	b.n	800489c <_svfprintf_r+0x1b4>
 80049e4:	f015 0f10 	tst.w	r5, #16
 80049e8:	f107 0304 	add.w	r3, r7, #4
 80049ec:	d003      	beq.n	80049f6 <_svfprintf_r+0x30e>
 80049ee:	683e      	ldr	r6, [r7, #0]
 80049f0:	9308      	str	r3, [sp, #32]
 80049f2:	17f7      	asrs	r7, r6, #31
 80049f4:	e75d      	b.n	80048b2 <_svfprintf_r+0x1ca>
 80049f6:	683e      	ldr	r6, [r7, #0]
 80049f8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80049fc:	9308      	str	r3, [sp, #32]
 80049fe:	bf18      	it	ne
 8004a00:	b236      	sxthne	r6, r6
 8004a02:	e7f6      	b.n	80049f2 <_svfprintf_r+0x30a>
 8004a04:	b10b      	cbz	r3, 8004a0a <_svfprintf_r+0x322>
 8004a06:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004a0a:	3707      	adds	r7, #7
 8004a0c:	f027 0707 	bic.w	r7, r7, #7
 8004a10:	f107 0308 	add.w	r3, r7, #8
 8004a14:	9308      	str	r3, [sp, #32]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	f04f 32ff 	mov.w	r2, #4294967295
 8004a1c:	930d      	str	r3, [sp, #52]	; 0x34
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004a22:	930e      	str	r3, [sp, #56]	; 0x38
 8004a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a26:	4638      	mov	r0, r7
 8004a28:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8004a2c:	4631      	mov	r1, r6
 8004a2e:	4b4a      	ldr	r3, [pc, #296]	; (8004b58 <_svfprintf_r+0x470>)
 8004a30:	f7fb ffe8 	bl	8000a04 <__aeabi_dcmpun>
 8004a34:	2800      	cmp	r0, #0
 8004a36:	f040 85dc 	bne.w	80055f2 <_svfprintf_r+0xf0a>
 8004a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004a3e:	4b46      	ldr	r3, [pc, #280]	; (8004b58 <_svfprintf_r+0x470>)
 8004a40:	4638      	mov	r0, r7
 8004a42:	4631      	mov	r1, r6
 8004a44:	f7fb ffc0 	bl	80009c8 <__aeabi_dcmple>
 8004a48:	2800      	cmp	r0, #0
 8004a4a:	f040 85d2 	bne.w	80055f2 <_svfprintf_r+0xf0a>
 8004a4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a52:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004a54:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a56:	f7fb ffad 	bl	80009b4 <__aeabi_dcmplt>
 8004a5a:	b110      	cbz	r0, 8004a62 <_svfprintf_r+0x37a>
 8004a5c:	232d      	movs	r3, #45	; 0x2d
 8004a5e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004a62:	4b3e      	ldr	r3, [pc, #248]	; (8004b5c <_svfprintf_r+0x474>)
 8004a64:	4a3e      	ldr	r2, [pc, #248]	; (8004b60 <_svfprintf_r+0x478>)
 8004a66:	9906      	ldr	r1, [sp, #24]
 8004a68:	f04f 0b03 	mov.w	fp, #3
 8004a6c:	2947      	cmp	r1, #71	; 0x47
 8004a6e:	bfcc      	ite	gt
 8004a70:	4690      	movgt	r8, r2
 8004a72:	4698      	movle	r8, r3
 8004a74:	2600      	movs	r6, #0
 8004a76:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004a7a:	4637      	mov	r7, r6
 8004a7c:	e0c9      	b.n	8004c12 <_svfprintf_r+0x52a>
 8004a7e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004a82:	d026      	beq.n	8004ad2 <_svfprintf_r+0x3ea>
 8004a84:	9b06      	ldr	r3, [sp, #24]
 8004a86:	f023 0320 	bic.w	r3, r3, #32
 8004a8a:	2b47      	cmp	r3, #71	; 0x47
 8004a8c:	d104      	bne.n	8004a98 <_svfprintf_r+0x3b0>
 8004a8e:	f1bb 0f00 	cmp.w	fp, #0
 8004a92:	bf08      	it	eq
 8004a94:	f04f 0b01 	moveq.w	fp, #1
 8004a98:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8004a9c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004a9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004aa0:	1e1f      	subs	r7, r3, #0
 8004aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004aa4:	bfa8      	it	ge
 8004aa6:	9710      	strge	r7, [sp, #64]	; 0x40
 8004aa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8004aaa:	bfbd      	ittte	lt
 8004aac:	463b      	movlt	r3, r7
 8004aae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004ab2:	9310      	strlt	r3, [sp, #64]	; 0x40
 8004ab4:	2300      	movge	r3, #0
 8004ab6:	bfb8      	it	lt
 8004ab8:	232d      	movlt	r3, #45	; 0x2d
 8004aba:	9316      	str	r3, [sp, #88]	; 0x58
 8004abc:	9b06      	ldr	r3, [sp, #24]
 8004abe:	f023 0720 	bic.w	r7, r3, #32
 8004ac2:	2f46      	cmp	r7, #70	; 0x46
 8004ac4:	d008      	beq.n	8004ad8 <_svfprintf_r+0x3f0>
 8004ac6:	2f45      	cmp	r7, #69	; 0x45
 8004ac8:	d142      	bne.n	8004b50 <_svfprintf_r+0x468>
 8004aca:	f10b 0601 	add.w	r6, fp, #1
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e004      	b.n	8004adc <_svfprintf_r+0x3f4>
 8004ad2:	f04f 0b06 	mov.w	fp, #6
 8004ad6:	e7df      	b.n	8004a98 <_svfprintf_r+0x3b0>
 8004ad8:	465e      	mov	r6, fp
 8004ada:	2303      	movs	r3, #3
 8004adc:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ade:	9204      	str	r2, [sp, #16]
 8004ae0:	aa1c      	add	r2, sp, #112	; 0x70
 8004ae2:	9203      	str	r2, [sp, #12]
 8004ae4:	aa1b      	add	r2, sp, #108	; 0x6c
 8004ae6:	9202      	str	r2, [sp, #8]
 8004ae8:	e88d 0048 	stmia.w	sp, {r3, r6}
 8004aec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004aee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004af0:	4650      	mov	r0, sl
 8004af2:	f001 fbc5 	bl	8006280 <_dtoa_r>
 8004af6:	2f47      	cmp	r7, #71	; 0x47
 8004af8:	4680      	mov	r8, r0
 8004afa:	d102      	bne.n	8004b02 <_svfprintf_r+0x41a>
 8004afc:	07e8      	lsls	r0, r5, #31
 8004afe:	f140 8585 	bpl.w	800560c <_svfprintf_r+0xf24>
 8004b02:	eb08 0306 	add.w	r3, r8, r6
 8004b06:	2f46      	cmp	r7, #70	; 0x46
 8004b08:	9307      	str	r3, [sp, #28]
 8004b0a:	d111      	bne.n	8004b30 <_svfprintf_r+0x448>
 8004b0c:	f898 3000 	ldrb.w	r3, [r8]
 8004b10:	2b30      	cmp	r3, #48	; 0x30
 8004b12:	d109      	bne.n	8004b28 <_svfprintf_r+0x440>
 8004b14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b18:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004b1a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004b1c:	f7fb ff40 	bl	80009a0 <__aeabi_dcmpeq>
 8004b20:	b910      	cbnz	r0, 8004b28 <_svfprintf_r+0x440>
 8004b22:	f1c6 0601 	rsb	r6, r6, #1
 8004b26:	961b      	str	r6, [sp, #108]	; 0x6c
 8004b28:	9a07      	ldr	r2, [sp, #28]
 8004b2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b2c:	441a      	add	r2, r3
 8004b2e:	9207      	str	r2, [sp, #28]
 8004b30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b34:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004b36:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004b38:	f7fb ff32 	bl	80009a0 <__aeabi_dcmpeq>
 8004b3c:	b990      	cbnz	r0, 8004b64 <_svfprintf_r+0x47c>
 8004b3e:	2230      	movs	r2, #48	; 0x30
 8004b40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004b42:	9907      	ldr	r1, [sp, #28]
 8004b44:	4299      	cmp	r1, r3
 8004b46:	d90f      	bls.n	8004b68 <_svfprintf_r+0x480>
 8004b48:	1c59      	adds	r1, r3, #1
 8004b4a:	911f      	str	r1, [sp, #124]	; 0x7c
 8004b4c:	701a      	strb	r2, [r3, #0]
 8004b4e:	e7f7      	b.n	8004b40 <_svfprintf_r+0x458>
 8004b50:	465e      	mov	r6, fp
 8004b52:	e7bc      	b.n	8004ace <_svfprintf_r+0x3e6>
 8004b54:	0800a3d0 	.word	0x0800a3d0
 8004b58:	7fefffff 	.word	0x7fefffff
 8004b5c:	0800a3c0 	.word	0x0800a3c0
 8004b60:	0800a3c4 	.word	0x0800a3c4
 8004b64:	9b07      	ldr	r3, [sp, #28]
 8004b66:	931f      	str	r3, [sp, #124]	; 0x7c
 8004b68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004b6a:	2f47      	cmp	r7, #71	; 0x47
 8004b6c:	eba3 0308 	sub.w	r3, r3, r8
 8004b70:	9307      	str	r3, [sp, #28]
 8004b72:	f040 8100 	bne.w	8004d76 <_svfprintf_r+0x68e>
 8004b76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b78:	1cd9      	adds	r1, r3, #3
 8004b7a:	db02      	blt.n	8004b82 <_svfprintf_r+0x49a>
 8004b7c:	459b      	cmp	fp, r3
 8004b7e:	f280 8126 	bge.w	8004dce <_svfprintf_r+0x6e6>
 8004b82:	9b06      	ldr	r3, [sp, #24]
 8004b84:	3b02      	subs	r3, #2
 8004b86:	9306      	str	r3, [sp, #24]
 8004b88:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004b8a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8004b8e:	1e53      	subs	r3, r2, #1
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bfa8      	it	ge
 8004b94:	222b      	movge	r2, #43	; 0x2b
 8004b96:	931b      	str	r3, [sp, #108]	; 0x6c
 8004b98:	bfbc      	itt	lt
 8004b9a:	f1c2 0301 	rsblt	r3, r2, #1
 8004b9e:	222d      	movlt	r2, #45	; 0x2d
 8004ba0:	2b09      	cmp	r3, #9
 8004ba2:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8004ba6:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8004baa:	f340 8100 	ble.w	8004dae <_svfprintf_r+0x6c6>
 8004bae:	260a      	movs	r6, #10
 8004bb0:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8004bb4:	fb93 f0f6 	sdiv	r0, r3, r6
 8004bb8:	fb06 3310 	mls	r3, r6, r0, r3
 8004bbc:	2809      	cmp	r0, #9
 8004bbe:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004bc2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004bc6:	f102 31ff 	add.w	r1, r2, #4294967295
 8004bca:	4603      	mov	r3, r0
 8004bcc:	f300 80e8 	bgt.w	8004da0 <_svfprintf_r+0x6b8>
 8004bd0:	3330      	adds	r3, #48	; 0x30
 8004bd2:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004bd6:	3a02      	subs	r2, #2
 8004bd8:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8004bdc:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8004be0:	4282      	cmp	r2, r0
 8004be2:	4619      	mov	r1, r3
 8004be4:	f0c0 80de 	bcc.w	8004da4 <_svfprintf_r+0x6bc>
 8004be8:	9a07      	ldr	r2, [sp, #28]
 8004bea:	ab1d      	add	r3, sp, #116	; 0x74
 8004bec:	1acb      	subs	r3, r1, r3
 8004bee:	2a01      	cmp	r2, #1
 8004bf0:	9314      	str	r3, [sp, #80]	; 0x50
 8004bf2:	eb03 0b02 	add.w	fp, r3, r2
 8004bf6:	dc02      	bgt.n	8004bfe <_svfprintf_r+0x516>
 8004bf8:	f015 0701 	ands.w	r7, r5, #1
 8004bfc:	d002      	beq.n	8004c04 <_svfprintf_r+0x51c>
 8004bfe:	2700      	movs	r7, #0
 8004c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c02:	449b      	add	fp, r3
 8004c04:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004c06:	b113      	cbz	r3, 8004c0e <_svfprintf_r+0x526>
 8004c08:	232d      	movs	r3, #45	; 0x2d
 8004c0a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004c0e:	2600      	movs	r6, #0
 8004c10:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004c12:	455e      	cmp	r6, fp
 8004c14:	4633      	mov	r3, r6
 8004c16:	bfb8      	it	lt
 8004c18:	465b      	movlt	r3, fp
 8004c1a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c1c:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004c20:	b113      	cbz	r3, 8004c28 <_svfprintf_r+0x540>
 8004c22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c24:	3301      	adds	r3, #1
 8004c26:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c28:	f015 0302 	ands.w	r3, r5, #2
 8004c2c:	9316      	str	r3, [sp, #88]	; 0x58
 8004c2e:	bf1e      	ittt	ne
 8004c30:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8004c32:	3302      	addne	r3, #2
 8004c34:	930f      	strne	r3, [sp, #60]	; 0x3c
 8004c36:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004c3a:	9317      	str	r3, [sp, #92]	; 0x5c
 8004c3c:	d118      	bne.n	8004c70 <_svfprintf_r+0x588>
 8004c3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	9310      	str	r3, [sp, #64]	; 0x40
 8004c48:	dd12      	ble.n	8004c70 <_svfprintf_r+0x588>
 8004c4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c4c:	2b10      	cmp	r3, #16
 8004c4e:	4bab      	ldr	r3, [pc, #684]	; (8004efc <_svfprintf_r+0x814>)
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	f300 81d9 	bgt.w	8005008 <_svfprintf_r+0x920>
 8004c56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c58:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004c5a:	6063      	str	r3, [r4, #4]
 8004c5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c5e:	4413      	add	r3, r2
 8004c60:	9323      	str	r3, [sp, #140]	; 0x8c
 8004c62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c64:	3301      	adds	r3, #1
 8004c66:	2b07      	cmp	r3, #7
 8004c68:	9322      	str	r3, [sp, #136]	; 0x88
 8004c6a:	f300 81e6 	bgt.w	800503a <_svfprintf_r+0x952>
 8004c6e:	3408      	adds	r4, #8
 8004c70:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004c74:	b173      	cbz	r3, 8004c94 <_svfprintf_r+0x5ac>
 8004c76:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8004c7a:	6023      	str	r3, [r4, #0]
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	6063      	str	r3, [r4, #4]
 8004c80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c82:	3301      	adds	r3, #1
 8004c84:	9323      	str	r3, [sp, #140]	; 0x8c
 8004c86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c88:	3301      	adds	r3, #1
 8004c8a:	2b07      	cmp	r3, #7
 8004c8c:	9322      	str	r3, [sp, #136]	; 0x88
 8004c8e:	f300 81de 	bgt.w	800504e <_svfprintf_r+0x966>
 8004c92:	3408      	adds	r4, #8
 8004c94:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004c96:	b16b      	cbz	r3, 8004cb4 <_svfprintf_r+0x5cc>
 8004c98:	ab1a      	add	r3, sp, #104	; 0x68
 8004c9a:	6023      	str	r3, [r4, #0]
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	6063      	str	r3, [r4, #4]
 8004ca0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ca2:	3302      	adds	r3, #2
 8004ca4:	9323      	str	r3, [sp, #140]	; 0x8c
 8004ca6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ca8:	3301      	adds	r3, #1
 8004caa:	2b07      	cmp	r3, #7
 8004cac:	9322      	str	r3, [sp, #136]	; 0x88
 8004cae:	f300 81d8 	bgt.w	8005062 <_svfprintf_r+0x97a>
 8004cb2:	3408      	adds	r4, #8
 8004cb4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cb6:	2b80      	cmp	r3, #128	; 0x80
 8004cb8:	d118      	bne.n	8004cec <_svfprintf_r+0x604>
 8004cba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004cbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	9310      	str	r3, [sp, #64]	; 0x40
 8004cc4:	dd12      	ble.n	8004cec <_svfprintf_r+0x604>
 8004cc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	4b8d      	ldr	r3, [pc, #564]	; (8004f00 <_svfprintf_r+0x818>)
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	f300 81d2 	bgt.w	8005076 <_svfprintf_r+0x98e>
 8004cd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004cd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cd6:	6063      	str	r3, [r4, #4]
 8004cd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004cda:	4413      	add	r3, r2
 8004cdc:	9323      	str	r3, [sp, #140]	; 0x8c
 8004cde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	2b07      	cmp	r3, #7
 8004ce4:	9322      	str	r3, [sp, #136]	; 0x88
 8004ce6:	f300 81df 	bgt.w	80050a8 <_svfprintf_r+0x9c0>
 8004cea:	3408      	adds	r4, #8
 8004cec:	eba6 060b 	sub.w	r6, r6, fp
 8004cf0:	2e00      	cmp	r6, #0
 8004cf2:	dd0f      	ble.n	8004d14 <_svfprintf_r+0x62c>
 8004cf4:	4b82      	ldr	r3, [pc, #520]	; (8004f00 <_svfprintf_r+0x818>)
 8004cf6:	2e10      	cmp	r6, #16
 8004cf8:	6023      	str	r3, [r4, #0]
 8004cfa:	f300 81df 	bgt.w	80050bc <_svfprintf_r+0x9d4>
 8004cfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d00:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8004d02:	3301      	adds	r3, #1
 8004d04:	6066      	str	r6, [r4, #4]
 8004d06:	2b07      	cmp	r3, #7
 8004d08:	4406      	add	r6, r0
 8004d0a:	9623      	str	r6, [sp, #140]	; 0x8c
 8004d0c:	9322      	str	r3, [sp, #136]	; 0x88
 8004d0e:	f300 81ec 	bgt.w	80050ea <_svfprintf_r+0xa02>
 8004d12:	3408      	adds	r4, #8
 8004d14:	05eb      	lsls	r3, r5, #23
 8004d16:	f100 81f2 	bmi.w	80050fe <_svfprintf_r+0xa16>
 8004d1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d1c:	e884 0900 	stmia.w	r4, {r8, fp}
 8004d20:	445b      	add	r3, fp
 8004d22:	9323      	str	r3, [sp, #140]	; 0x8c
 8004d24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d26:	3301      	adds	r3, #1
 8004d28:	2b07      	cmp	r3, #7
 8004d2a:	9322      	str	r3, [sp, #136]	; 0x88
 8004d2c:	f340 8419 	ble.w	8005562 <_svfprintf_r+0xe7a>
 8004d30:	aa21      	add	r2, sp, #132	; 0x84
 8004d32:	4649      	mov	r1, r9
 8004d34:	4650      	mov	r0, sl
 8004d36:	f004 f801 	bl	8008d3c <__ssprint_r>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	f040 8431 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8004d40:	ac2e      	add	r4, sp, #184	; 0xb8
 8004d42:	076b      	lsls	r3, r5, #29
 8004d44:	f100 8410 	bmi.w	8005568 <_svfprintf_r+0xe80>
 8004d48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004d4e:	428a      	cmp	r2, r1
 8004d50:	bfac      	ite	ge
 8004d52:	189b      	addge	r3, r3, r2
 8004d54:	185b      	addlt	r3, r3, r1
 8004d56:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d5a:	b13b      	cbz	r3, 8004d6c <_svfprintf_r+0x684>
 8004d5c:	aa21      	add	r2, sp, #132	; 0x84
 8004d5e:	4649      	mov	r1, r9
 8004d60:	4650      	mov	r0, sl
 8004d62:	f003 ffeb 	bl	8008d3c <__ssprint_r>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	f040 841b 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9f08      	ldr	r7, [sp, #32]
 8004d70:	9322      	str	r3, [sp, #136]	; 0x88
 8004d72:	ac2e      	add	r4, sp, #184	; 0xb8
 8004d74:	e4f2      	b.n	800475c <_svfprintf_r+0x74>
 8004d76:	9b06      	ldr	r3, [sp, #24]
 8004d78:	2b65      	cmp	r3, #101	; 0x65
 8004d7a:	f77f af05 	ble.w	8004b88 <_svfprintf_r+0x4a0>
 8004d7e:	9b06      	ldr	r3, [sp, #24]
 8004d80:	2b66      	cmp	r3, #102	; 0x66
 8004d82:	d124      	bne.n	8004dce <_svfprintf_r+0x6e6>
 8004d84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	dd19      	ble.n	8004dbe <_svfprintf_r+0x6d6>
 8004d8a:	f1bb 0f00 	cmp.w	fp, #0
 8004d8e:	d101      	bne.n	8004d94 <_svfprintf_r+0x6ac>
 8004d90:	07ea      	lsls	r2, r5, #31
 8004d92:	d502      	bpl.n	8004d9a <_svfprintf_r+0x6b2>
 8004d94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d96:	4413      	add	r3, r2
 8004d98:	445b      	add	r3, fp
 8004d9a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8004d9c:	469b      	mov	fp, r3
 8004d9e:	e731      	b.n	8004c04 <_svfprintf_r+0x51c>
 8004da0:	460a      	mov	r2, r1
 8004da2:	e707      	b.n	8004bb4 <_svfprintf_r+0x4cc>
 8004da4:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004da8:	f803 1b01 	strb.w	r1, [r3], #1
 8004dac:	e718      	b.n	8004be0 <_svfprintf_r+0x4f8>
 8004dae:	2230      	movs	r2, #48	; 0x30
 8004db0:	4413      	add	r3, r2
 8004db2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8004db6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8004dba:	a91e      	add	r1, sp, #120	; 0x78
 8004dbc:	e714      	b.n	8004be8 <_svfprintf_r+0x500>
 8004dbe:	f1bb 0f00 	cmp.w	fp, #0
 8004dc2:	d101      	bne.n	8004dc8 <_svfprintf_r+0x6e0>
 8004dc4:	07eb      	lsls	r3, r5, #31
 8004dc6:	d515      	bpl.n	8004df4 <_svfprintf_r+0x70c>
 8004dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dca:	3301      	adds	r3, #1
 8004dcc:	e7e4      	b.n	8004d98 <_svfprintf_r+0x6b0>
 8004dce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004dd0:	9b07      	ldr	r3, [sp, #28]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	db06      	blt.n	8004de4 <_svfprintf_r+0x6fc>
 8004dd6:	07ef      	lsls	r7, r5, #31
 8004dd8:	d50e      	bpl.n	8004df8 <_svfprintf_r+0x710>
 8004dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ddc:	4413      	add	r3, r2
 8004dde:	2267      	movs	r2, #103	; 0x67
 8004de0:	9206      	str	r2, [sp, #24]
 8004de2:	e7da      	b.n	8004d9a <_svfprintf_r+0x6b2>
 8004de4:	9b07      	ldr	r3, [sp, #28]
 8004de6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004de8:	2a00      	cmp	r2, #0
 8004dea:	440b      	add	r3, r1
 8004dec:	dcf7      	bgt.n	8004dde <_svfprintf_r+0x6f6>
 8004dee:	f1c2 0201 	rsb	r2, r2, #1
 8004df2:	e7f3      	b.n	8004ddc <_svfprintf_r+0x6f4>
 8004df4:	2301      	movs	r3, #1
 8004df6:	e7d0      	b.n	8004d9a <_svfprintf_r+0x6b2>
 8004df8:	4613      	mov	r3, r2
 8004dfa:	e7f0      	b.n	8004dde <_svfprintf_r+0x6f6>
 8004dfc:	b10b      	cbz	r3, 8004e02 <_svfprintf_r+0x71a>
 8004dfe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004e02:	f015 0f20 	tst.w	r5, #32
 8004e06:	f107 0304 	add.w	r3, r7, #4
 8004e0a:	d008      	beq.n	8004e1e <_svfprintf_r+0x736>
 8004e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	17ce      	asrs	r6, r1, #31
 8004e12:	4608      	mov	r0, r1
 8004e14:	4631      	mov	r1, r6
 8004e16:	e9c2 0100 	strd	r0, r1, [r2]
 8004e1a:	461f      	mov	r7, r3
 8004e1c:	e49e      	b.n	800475c <_svfprintf_r+0x74>
 8004e1e:	06ee      	lsls	r6, r5, #27
 8004e20:	d503      	bpl.n	8004e2a <_svfprintf_r+0x742>
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e26:	6011      	str	r1, [r2, #0]
 8004e28:	e7f7      	b.n	8004e1a <_svfprintf_r+0x732>
 8004e2a:	0668      	lsls	r0, r5, #25
 8004e2c:	d5f9      	bpl.n	8004e22 <_svfprintf_r+0x73a>
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8004e34:	8011      	strh	r1, [r2, #0]
 8004e36:	e7f0      	b.n	8004e1a <_svfprintf_r+0x732>
 8004e38:	f045 0510 	orr.w	r5, r5, #16
 8004e3c:	f015 0320 	ands.w	r3, r5, #32
 8004e40:	d022      	beq.n	8004e88 <_svfprintf_r+0x7a0>
 8004e42:	3707      	adds	r7, #7
 8004e44:	f027 0707 	bic.w	r7, r7, #7
 8004e48:	f107 0308 	add.w	r3, r7, #8
 8004e4c:	9308      	str	r3, [sp, #32]
 8004e4e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004e52:	2300      	movs	r3, #0
 8004e54:	2200      	movs	r2, #0
 8004e56:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004e5a:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004e5e:	f000 83db 	beq.w	8005618 <_svfprintf_r+0xf30>
 8004e62:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8004e66:	920f      	str	r2, [sp, #60]	; 0x3c
 8004e68:	ea56 0207 	orrs.w	r2, r6, r7
 8004e6c:	f040 83d9 	bne.w	8005622 <_svfprintf_r+0xf3a>
 8004e70:	f1bb 0f00 	cmp.w	fp, #0
 8004e74:	f000 80aa 	beq.w	8004fcc <_svfprintf_r+0x8e4>
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d076      	beq.n	8004f6a <_svfprintf_r+0x882>
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	f000 8091 	beq.w	8004fa4 <_svfprintf_r+0x8bc>
 8004e82:	2600      	movs	r6, #0
 8004e84:	2700      	movs	r7, #0
 8004e86:	e3d2      	b.n	800562e <_svfprintf_r+0xf46>
 8004e88:	1d3a      	adds	r2, r7, #4
 8004e8a:	f015 0110 	ands.w	r1, r5, #16
 8004e8e:	9208      	str	r2, [sp, #32]
 8004e90:	d002      	beq.n	8004e98 <_svfprintf_r+0x7b0>
 8004e92:	683e      	ldr	r6, [r7, #0]
 8004e94:	2700      	movs	r7, #0
 8004e96:	e7dd      	b.n	8004e54 <_svfprintf_r+0x76c>
 8004e98:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8004e9c:	d0f9      	beq.n	8004e92 <_svfprintf_r+0x7aa>
 8004e9e:	883e      	ldrh	r6, [r7, #0]
 8004ea0:	2700      	movs	r7, #0
 8004ea2:	e7d6      	b.n	8004e52 <_svfprintf_r+0x76a>
 8004ea4:	1d3b      	adds	r3, r7, #4
 8004ea6:	9308      	str	r3, [sp, #32]
 8004ea8:	2330      	movs	r3, #48	; 0x30
 8004eaa:	2278      	movs	r2, #120	; 0x78
 8004eac:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8004eb0:	4b14      	ldr	r3, [pc, #80]	; (8004f04 <_svfprintf_r+0x81c>)
 8004eb2:	683e      	ldr	r6, [r7, #0]
 8004eb4:	9315      	str	r3, [sp, #84]	; 0x54
 8004eb6:	2700      	movs	r7, #0
 8004eb8:	f045 0502 	orr.w	r5, r5, #2
 8004ebc:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	9206      	str	r2, [sp, #24]
 8004ec4:	e7c6      	b.n	8004e54 <_svfprintf_r+0x76c>
 8004ec6:	2600      	movs	r6, #0
 8004ec8:	1d3b      	adds	r3, r7, #4
 8004eca:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004ece:	9308      	str	r3, [sp, #32]
 8004ed0:	f8d7 8000 	ldr.w	r8, [r7]
 8004ed4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8004ed8:	d00a      	beq.n	8004ef0 <_svfprintf_r+0x808>
 8004eda:	465a      	mov	r2, fp
 8004edc:	4631      	mov	r1, r6
 8004ede:	4640      	mov	r0, r8
 8004ee0:	f002 fa32 	bl	8007348 <memchr>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f000 808d 	beq.w	8005004 <_svfprintf_r+0x91c>
 8004eea:	eba0 0b08 	sub.w	fp, r0, r8
 8004eee:	e5c4      	b.n	8004a7a <_svfprintf_r+0x392>
 8004ef0:	4640      	mov	r0, r8
 8004ef2:	f7fb f92d 	bl	8000150 <strlen>
 8004ef6:	4683      	mov	fp, r0
 8004ef8:	e5bf      	b.n	8004a7a <_svfprintf_r+0x392>
 8004efa:	bf00      	nop
 8004efc:	0800a3f4 	.word	0x0800a3f4
 8004f00:	0800a404 	.word	0x0800a404
 8004f04:	0800a3e1 	.word	0x0800a3e1
 8004f08:	f045 0510 	orr.w	r5, r5, #16
 8004f0c:	06a9      	lsls	r1, r5, #26
 8004f0e:	d509      	bpl.n	8004f24 <_svfprintf_r+0x83c>
 8004f10:	3707      	adds	r7, #7
 8004f12:	f027 0707 	bic.w	r7, r7, #7
 8004f16:	f107 0308 	add.w	r3, r7, #8
 8004f1a:	9308      	str	r3, [sp, #32]
 8004f1c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004f20:	2301      	movs	r3, #1
 8004f22:	e797      	b.n	8004e54 <_svfprintf_r+0x76c>
 8004f24:	1d3b      	adds	r3, r7, #4
 8004f26:	f015 0f10 	tst.w	r5, #16
 8004f2a:	9308      	str	r3, [sp, #32]
 8004f2c:	d001      	beq.n	8004f32 <_svfprintf_r+0x84a>
 8004f2e:	683e      	ldr	r6, [r7, #0]
 8004f30:	e002      	b.n	8004f38 <_svfprintf_r+0x850>
 8004f32:	066a      	lsls	r2, r5, #25
 8004f34:	d5fb      	bpl.n	8004f2e <_svfprintf_r+0x846>
 8004f36:	883e      	ldrh	r6, [r7, #0]
 8004f38:	2700      	movs	r7, #0
 8004f3a:	e7f1      	b.n	8004f20 <_svfprintf_r+0x838>
 8004f3c:	b10b      	cbz	r3, 8004f42 <_svfprintf_r+0x85a>
 8004f3e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004f42:	4ba3      	ldr	r3, [pc, #652]	; (80051d0 <_svfprintf_r+0xae8>)
 8004f44:	e4c5      	b.n	80048d2 <_svfprintf_r+0x1ea>
 8004f46:	1d3b      	adds	r3, r7, #4
 8004f48:	f015 0f10 	tst.w	r5, #16
 8004f4c:	9308      	str	r3, [sp, #32]
 8004f4e:	d001      	beq.n	8004f54 <_svfprintf_r+0x86c>
 8004f50:	683e      	ldr	r6, [r7, #0]
 8004f52:	e002      	b.n	8004f5a <_svfprintf_r+0x872>
 8004f54:	066e      	lsls	r6, r5, #25
 8004f56:	d5fb      	bpl.n	8004f50 <_svfprintf_r+0x868>
 8004f58:	883e      	ldrh	r6, [r7, #0]
 8004f5a:	2700      	movs	r7, #0
 8004f5c:	e4c5      	b.n	80048ea <_svfprintf_r+0x202>
 8004f5e:	4643      	mov	r3, r8
 8004f60:	e366      	b.n	8005630 <_svfprintf_r+0xf48>
 8004f62:	2f00      	cmp	r7, #0
 8004f64:	bf08      	it	eq
 8004f66:	2e0a      	cmpeq	r6, #10
 8004f68:	d205      	bcs.n	8004f76 <_svfprintf_r+0x88e>
 8004f6a:	3630      	adds	r6, #48	; 0x30
 8004f6c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8004f70:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004f74:	e377      	b.n	8005666 <_svfprintf_r+0xf7e>
 8004f76:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	4639      	mov	r1, r7
 8004f7e:	220a      	movs	r2, #10
 8004f80:	2300      	movs	r3, #0
 8004f82:	f7fb fded 	bl	8000b60 <__aeabi_uldivmod>
 8004f86:	3230      	adds	r2, #48	; 0x30
 8004f88:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4630      	mov	r0, r6
 8004f90:	4639      	mov	r1, r7
 8004f92:	220a      	movs	r2, #10
 8004f94:	f7fb fde4 	bl	8000b60 <__aeabi_uldivmod>
 8004f98:	4606      	mov	r6, r0
 8004f9a:	460f      	mov	r7, r1
 8004f9c:	ea56 0307 	orrs.w	r3, r6, r7
 8004fa0:	d1eb      	bne.n	8004f7a <_svfprintf_r+0x892>
 8004fa2:	e360      	b.n	8005666 <_svfprintf_r+0xf7e>
 8004fa4:	2600      	movs	r6, #0
 8004fa6:	2700      	movs	r7, #0
 8004fa8:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004fac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004fae:	f006 030f 	and.w	r3, r6, #15
 8004fb2:	5cd3      	ldrb	r3, [r2, r3]
 8004fb4:	093a      	lsrs	r2, r7, #4
 8004fb6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004fba:	0933      	lsrs	r3, r6, #4
 8004fbc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004fc0:	461e      	mov	r6, r3
 8004fc2:	4617      	mov	r7, r2
 8004fc4:	ea56 0307 	orrs.w	r3, r6, r7
 8004fc8:	d1f0      	bne.n	8004fac <_svfprintf_r+0x8c4>
 8004fca:	e34c      	b.n	8005666 <_svfprintf_r+0xf7e>
 8004fcc:	b93b      	cbnz	r3, 8004fde <_svfprintf_r+0x8f6>
 8004fce:	07ea      	lsls	r2, r5, #31
 8004fd0:	d505      	bpl.n	8004fde <_svfprintf_r+0x8f6>
 8004fd2:	2330      	movs	r3, #48	; 0x30
 8004fd4:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8004fd8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004fdc:	e343      	b.n	8005666 <_svfprintf_r+0xf7e>
 8004fde:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004fe2:	e340      	b.n	8005666 <_svfprintf_r+0xf7e>
 8004fe4:	b10b      	cbz	r3, 8004fea <_svfprintf_r+0x902>
 8004fe6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004fea:	9b06      	ldr	r3, [sp, #24]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 82f7 	beq.w	80055e0 <_svfprintf_r+0xef8>
 8004ff2:	2600      	movs	r6, #0
 8004ff4:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004ff8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8004ffc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8005000:	9708      	str	r7, [sp, #32]
 8005002:	e4e3      	b.n	80049cc <_svfprintf_r+0x2e4>
 8005004:	4606      	mov	r6, r0
 8005006:	e538      	b.n	8004a7a <_svfprintf_r+0x392>
 8005008:	2310      	movs	r3, #16
 800500a:	6063      	str	r3, [r4, #4]
 800500c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800500e:	3310      	adds	r3, #16
 8005010:	9323      	str	r3, [sp, #140]	; 0x8c
 8005012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005014:	3301      	adds	r3, #1
 8005016:	2b07      	cmp	r3, #7
 8005018:	9322      	str	r3, [sp, #136]	; 0x88
 800501a:	dc04      	bgt.n	8005026 <_svfprintf_r+0x93e>
 800501c:	3408      	adds	r4, #8
 800501e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005020:	3b10      	subs	r3, #16
 8005022:	9310      	str	r3, [sp, #64]	; 0x40
 8005024:	e611      	b.n	8004c4a <_svfprintf_r+0x562>
 8005026:	aa21      	add	r2, sp, #132	; 0x84
 8005028:	4649      	mov	r1, r9
 800502a:	4650      	mov	r0, sl
 800502c:	f003 fe86 	bl	8008d3c <__ssprint_r>
 8005030:	2800      	cmp	r0, #0
 8005032:	f040 82b6 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005036:	ac2e      	add	r4, sp, #184	; 0xb8
 8005038:	e7f1      	b.n	800501e <_svfprintf_r+0x936>
 800503a:	aa21      	add	r2, sp, #132	; 0x84
 800503c:	4649      	mov	r1, r9
 800503e:	4650      	mov	r0, sl
 8005040:	f003 fe7c 	bl	8008d3c <__ssprint_r>
 8005044:	2800      	cmp	r0, #0
 8005046:	f040 82ac 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800504a:	ac2e      	add	r4, sp, #184	; 0xb8
 800504c:	e610      	b.n	8004c70 <_svfprintf_r+0x588>
 800504e:	aa21      	add	r2, sp, #132	; 0x84
 8005050:	4649      	mov	r1, r9
 8005052:	4650      	mov	r0, sl
 8005054:	f003 fe72 	bl	8008d3c <__ssprint_r>
 8005058:	2800      	cmp	r0, #0
 800505a:	f040 82a2 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800505e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005060:	e618      	b.n	8004c94 <_svfprintf_r+0x5ac>
 8005062:	aa21      	add	r2, sp, #132	; 0x84
 8005064:	4649      	mov	r1, r9
 8005066:	4650      	mov	r0, sl
 8005068:	f003 fe68 	bl	8008d3c <__ssprint_r>
 800506c:	2800      	cmp	r0, #0
 800506e:	f040 8298 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005072:	ac2e      	add	r4, sp, #184	; 0xb8
 8005074:	e61e      	b.n	8004cb4 <_svfprintf_r+0x5cc>
 8005076:	2310      	movs	r3, #16
 8005078:	6063      	str	r3, [r4, #4]
 800507a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800507c:	3310      	adds	r3, #16
 800507e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005080:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005082:	3301      	adds	r3, #1
 8005084:	2b07      	cmp	r3, #7
 8005086:	9322      	str	r3, [sp, #136]	; 0x88
 8005088:	dc04      	bgt.n	8005094 <_svfprintf_r+0x9ac>
 800508a:	3408      	adds	r4, #8
 800508c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800508e:	3b10      	subs	r3, #16
 8005090:	9310      	str	r3, [sp, #64]	; 0x40
 8005092:	e618      	b.n	8004cc6 <_svfprintf_r+0x5de>
 8005094:	aa21      	add	r2, sp, #132	; 0x84
 8005096:	4649      	mov	r1, r9
 8005098:	4650      	mov	r0, sl
 800509a:	f003 fe4f 	bl	8008d3c <__ssprint_r>
 800509e:	2800      	cmp	r0, #0
 80050a0:	f040 827f 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80050a4:	ac2e      	add	r4, sp, #184	; 0xb8
 80050a6:	e7f1      	b.n	800508c <_svfprintf_r+0x9a4>
 80050a8:	aa21      	add	r2, sp, #132	; 0x84
 80050aa:	4649      	mov	r1, r9
 80050ac:	4650      	mov	r0, sl
 80050ae:	f003 fe45 	bl	8008d3c <__ssprint_r>
 80050b2:	2800      	cmp	r0, #0
 80050b4:	f040 8275 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80050b8:	ac2e      	add	r4, sp, #184	; 0xb8
 80050ba:	e617      	b.n	8004cec <_svfprintf_r+0x604>
 80050bc:	2310      	movs	r3, #16
 80050be:	6063      	str	r3, [r4, #4]
 80050c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80050c2:	3310      	adds	r3, #16
 80050c4:	9323      	str	r3, [sp, #140]	; 0x8c
 80050c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050c8:	3301      	adds	r3, #1
 80050ca:	2b07      	cmp	r3, #7
 80050cc:	9322      	str	r3, [sp, #136]	; 0x88
 80050ce:	dc02      	bgt.n	80050d6 <_svfprintf_r+0x9ee>
 80050d0:	3408      	adds	r4, #8
 80050d2:	3e10      	subs	r6, #16
 80050d4:	e60e      	b.n	8004cf4 <_svfprintf_r+0x60c>
 80050d6:	aa21      	add	r2, sp, #132	; 0x84
 80050d8:	4649      	mov	r1, r9
 80050da:	4650      	mov	r0, sl
 80050dc:	f003 fe2e 	bl	8008d3c <__ssprint_r>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	f040 825e 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80050e6:	ac2e      	add	r4, sp, #184	; 0xb8
 80050e8:	e7f3      	b.n	80050d2 <_svfprintf_r+0x9ea>
 80050ea:	aa21      	add	r2, sp, #132	; 0x84
 80050ec:	4649      	mov	r1, r9
 80050ee:	4650      	mov	r0, sl
 80050f0:	f003 fe24 	bl	8008d3c <__ssprint_r>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f040 8254 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80050fa:	ac2e      	add	r4, sp, #184	; 0xb8
 80050fc:	e60a      	b.n	8004d14 <_svfprintf_r+0x62c>
 80050fe:	9b06      	ldr	r3, [sp, #24]
 8005100:	2b65      	cmp	r3, #101	; 0x65
 8005102:	f340 81a9 	ble.w	8005458 <_svfprintf_r+0xd70>
 8005106:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005108:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800510a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800510c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800510e:	f7fb fc47 	bl	80009a0 <__aeabi_dcmpeq>
 8005112:	2800      	cmp	r0, #0
 8005114:	d062      	beq.n	80051dc <_svfprintf_r+0xaf4>
 8005116:	4b2f      	ldr	r3, [pc, #188]	; (80051d4 <_svfprintf_r+0xaec>)
 8005118:	6023      	str	r3, [r4, #0]
 800511a:	2301      	movs	r3, #1
 800511c:	6063      	str	r3, [r4, #4]
 800511e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005120:	3301      	adds	r3, #1
 8005122:	9323      	str	r3, [sp, #140]	; 0x8c
 8005124:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005126:	3301      	adds	r3, #1
 8005128:	2b07      	cmp	r3, #7
 800512a:	9322      	str	r3, [sp, #136]	; 0x88
 800512c:	dc25      	bgt.n	800517a <_svfprintf_r+0xa92>
 800512e:	3408      	adds	r4, #8
 8005130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005132:	9a07      	ldr	r2, [sp, #28]
 8005134:	4293      	cmp	r3, r2
 8005136:	db02      	blt.n	800513e <_svfprintf_r+0xa56>
 8005138:	07ee      	lsls	r6, r5, #31
 800513a:	f57f ae02 	bpl.w	8004d42 <_svfprintf_r+0x65a>
 800513e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005142:	6023      	str	r3, [r4, #0]
 8005144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005146:	6063      	str	r3, [r4, #4]
 8005148:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800514a:	4413      	add	r3, r2
 800514c:	9323      	str	r3, [sp, #140]	; 0x8c
 800514e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005150:	3301      	adds	r3, #1
 8005152:	2b07      	cmp	r3, #7
 8005154:	9322      	str	r3, [sp, #136]	; 0x88
 8005156:	dc1a      	bgt.n	800518e <_svfprintf_r+0xaa6>
 8005158:	3408      	adds	r4, #8
 800515a:	9b07      	ldr	r3, [sp, #28]
 800515c:	1e5e      	subs	r6, r3, #1
 800515e:	2e00      	cmp	r6, #0
 8005160:	f77f adef 	ble.w	8004d42 <_svfprintf_r+0x65a>
 8005164:	f04f 0810 	mov.w	r8, #16
 8005168:	4f1b      	ldr	r7, [pc, #108]	; (80051d8 <_svfprintf_r+0xaf0>)
 800516a:	2e10      	cmp	r6, #16
 800516c:	6027      	str	r7, [r4, #0]
 800516e:	dc18      	bgt.n	80051a2 <_svfprintf_r+0xaba>
 8005170:	6066      	str	r6, [r4, #4]
 8005172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005174:	441e      	add	r6, r3
 8005176:	9623      	str	r6, [sp, #140]	; 0x8c
 8005178:	e5d4      	b.n	8004d24 <_svfprintf_r+0x63c>
 800517a:	aa21      	add	r2, sp, #132	; 0x84
 800517c:	4649      	mov	r1, r9
 800517e:	4650      	mov	r0, sl
 8005180:	f003 fddc 	bl	8008d3c <__ssprint_r>
 8005184:	2800      	cmp	r0, #0
 8005186:	f040 820c 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800518a:	ac2e      	add	r4, sp, #184	; 0xb8
 800518c:	e7d0      	b.n	8005130 <_svfprintf_r+0xa48>
 800518e:	aa21      	add	r2, sp, #132	; 0x84
 8005190:	4649      	mov	r1, r9
 8005192:	4650      	mov	r0, sl
 8005194:	f003 fdd2 	bl	8008d3c <__ssprint_r>
 8005198:	2800      	cmp	r0, #0
 800519a:	f040 8202 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800519e:	ac2e      	add	r4, sp, #184	; 0xb8
 80051a0:	e7db      	b.n	800515a <_svfprintf_r+0xa72>
 80051a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051a4:	f8c4 8004 	str.w	r8, [r4, #4]
 80051a8:	3310      	adds	r3, #16
 80051aa:	9323      	str	r3, [sp, #140]	; 0x8c
 80051ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051ae:	3301      	adds	r3, #1
 80051b0:	2b07      	cmp	r3, #7
 80051b2:	9322      	str	r3, [sp, #136]	; 0x88
 80051b4:	dc02      	bgt.n	80051bc <_svfprintf_r+0xad4>
 80051b6:	3408      	adds	r4, #8
 80051b8:	3e10      	subs	r6, #16
 80051ba:	e7d6      	b.n	800516a <_svfprintf_r+0xa82>
 80051bc:	aa21      	add	r2, sp, #132	; 0x84
 80051be:	4649      	mov	r1, r9
 80051c0:	4650      	mov	r0, sl
 80051c2:	f003 fdbb 	bl	8008d3c <__ssprint_r>
 80051c6:	2800      	cmp	r0, #0
 80051c8:	f040 81eb 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80051cc:	ac2e      	add	r4, sp, #184	; 0xb8
 80051ce:	e7f3      	b.n	80051b8 <_svfprintf_r+0xad0>
 80051d0:	0800a3e1 	.word	0x0800a3e1
 80051d4:	0800a3f2 	.word	0x0800a3f2
 80051d8:	0800a404 	.word	0x0800a404
 80051dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051de:	2b00      	cmp	r3, #0
 80051e0:	dc7a      	bgt.n	80052d8 <_svfprintf_r+0xbf0>
 80051e2:	4b9b      	ldr	r3, [pc, #620]	; (8005450 <_svfprintf_r+0xd68>)
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	2301      	movs	r3, #1
 80051e8:	6063      	str	r3, [r4, #4]
 80051ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051ec:	3301      	adds	r3, #1
 80051ee:	9323      	str	r3, [sp, #140]	; 0x8c
 80051f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051f2:	3301      	adds	r3, #1
 80051f4:	2b07      	cmp	r3, #7
 80051f6:	9322      	str	r3, [sp, #136]	; 0x88
 80051f8:	dc44      	bgt.n	8005284 <_svfprintf_r+0xb9c>
 80051fa:	3408      	adds	r4, #8
 80051fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051fe:	b923      	cbnz	r3, 800520a <_svfprintf_r+0xb22>
 8005200:	9b07      	ldr	r3, [sp, #28]
 8005202:	b913      	cbnz	r3, 800520a <_svfprintf_r+0xb22>
 8005204:	07e8      	lsls	r0, r5, #31
 8005206:	f57f ad9c 	bpl.w	8004d42 <_svfprintf_r+0x65a>
 800520a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800520c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800520e:	6023      	str	r3, [r4, #0]
 8005210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005212:	6063      	str	r3, [r4, #4]
 8005214:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005216:	4413      	add	r3, r2
 8005218:	9323      	str	r3, [sp, #140]	; 0x8c
 800521a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800521c:	3301      	adds	r3, #1
 800521e:	2b07      	cmp	r3, #7
 8005220:	9322      	str	r3, [sp, #136]	; 0x88
 8005222:	dc39      	bgt.n	8005298 <_svfprintf_r+0xbb0>
 8005224:	f104 0308 	add.w	r3, r4, #8
 8005228:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800522a:	2e00      	cmp	r6, #0
 800522c:	da19      	bge.n	8005262 <_svfprintf_r+0xb7a>
 800522e:	2410      	movs	r4, #16
 8005230:	4f88      	ldr	r7, [pc, #544]	; (8005454 <_svfprintf_r+0xd6c>)
 8005232:	4276      	negs	r6, r6
 8005234:	2e10      	cmp	r6, #16
 8005236:	601f      	str	r7, [r3, #0]
 8005238:	dc38      	bgt.n	80052ac <_svfprintf_r+0xbc4>
 800523a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800523c:	605e      	str	r6, [r3, #4]
 800523e:	4416      	add	r6, r2
 8005240:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005242:	9623      	str	r6, [sp, #140]	; 0x8c
 8005244:	3201      	adds	r2, #1
 8005246:	2a07      	cmp	r2, #7
 8005248:	f103 0308 	add.w	r3, r3, #8
 800524c:	9222      	str	r2, [sp, #136]	; 0x88
 800524e:	dd08      	ble.n	8005262 <_svfprintf_r+0xb7a>
 8005250:	aa21      	add	r2, sp, #132	; 0x84
 8005252:	4649      	mov	r1, r9
 8005254:	4650      	mov	r0, sl
 8005256:	f003 fd71 	bl	8008d3c <__ssprint_r>
 800525a:	2800      	cmp	r0, #0
 800525c:	f040 81a1 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005260:	ab2e      	add	r3, sp, #184	; 0xb8
 8005262:	9a07      	ldr	r2, [sp, #28]
 8005264:	9907      	ldr	r1, [sp, #28]
 8005266:	605a      	str	r2, [r3, #4]
 8005268:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800526a:	f8c3 8000 	str.w	r8, [r3]
 800526e:	440a      	add	r2, r1
 8005270:	9223      	str	r2, [sp, #140]	; 0x8c
 8005272:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005274:	3201      	adds	r2, #1
 8005276:	2a07      	cmp	r2, #7
 8005278:	9222      	str	r2, [sp, #136]	; 0x88
 800527a:	f73f ad59 	bgt.w	8004d30 <_svfprintf_r+0x648>
 800527e:	f103 0408 	add.w	r4, r3, #8
 8005282:	e55e      	b.n	8004d42 <_svfprintf_r+0x65a>
 8005284:	aa21      	add	r2, sp, #132	; 0x84
 8005286:	4649      	mov	r1, r9
 8005288:	4650      	mov	r0, sl
 800528a:	f003 fd57 	bl	8008d3c <__ssprint_r>
 800528e:	2800      	cmp	r0, #0
 8005290:	f040 8187 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005294:	ac2e      	add	r4, sp, #184	; 0xb8
 8005296:	e7b1      	b.n	80051fc <_svfprintf_r+0xb14>
 8005298:	aa21      	add	r2, sp, #132	; 0x84
 800529a:	4649      	mov	r1, r9
 800529c:	4650      	mov	r0, sl
 800529e:	f003 fd4d 	bl	8008d3c <__ssprint_r>
 80052a2:	2800      	cmp	r0, #0
 80052a4:	f040 817d 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80052a8:	ab2e      	add	r3, sp, #184	; 0xb8
 80052aa:	e7bd      	b.n	8005228 <_svfprintf_r+0xb40>
 80052ac:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80052ae:	605c      	str	r4, [r3, #4]
 80052b0:	3210      	adds	r2, #16
 80052b2:	9223      	str	r2, [sp, #140]	; 0x8c
 80052b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80052b6:	3201      	adds	r2, #1
 80052b8:	2a07      	cmp	r2, #7
 80052ba:	9222      	str	r2, [sp, #136]	; 0x88
 80052bc:	dc02      	bgt.n	80052c4 <_svfprintf_r+0xbdc>
 80052be:	3308      	adds	r3, #8
 80052c0:	3e10      	subs	r6, #16
 80052c2:	e7b7      	b.n	8005234 <_svfprintf_r+0xb4c>
 80052c4:	aa21      	add	r2, sp, #132	; 0x84
 80052c6:	4649      	mov	r1, r9
 80052c8:	4650      	mov	r0, sl
 80052ca:	f003 fd37 	bl	8008d3c <__ssprint_r>
 80052ce:	2800      	cmp	r0, #0
 80052d0:	f040 8167 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80052d4:	ab2e      	add	r3, sp, #184	; 0xb8
 80052d6:	e7f3      	b.n	80052c0 <_svfprintf_r+0xbd8>
 80052d8:	9b07      	ldr	r3, [sp, #28]
 80052da:	42bb      	cmp	r3, r7
 80052dc:	bfa8      	it	ge
 80052de:	463b      	movge	r3, r7
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	461e      	mov	r6, r3
 80052e4:	dd0b      	ble.n	80052fe <_svfprintf_r+0xc16>
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80052ea:	f8c4 8000 	str.w	r8, [r4]
 80052ee:	4433      	add	r3, r6
 80052f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80052f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052f4:	3301      	adds	r3, #1
 80052f6:	2b07      	cmp	r3, #7
 80052f8:	9322      	str	r3, [sp, #136]	; 0x88
 80052fa:	dc5f      	bgt.n	80053bc <_svfprintf_r+0xcd4>
 80052fc:	3408      	adds	r4, #8
 80052fe:	2e00      	cmp	r6, #0
 8005300:	bfb4      	ite	lt
 8005302:	463e      	movlt	r6, r7
 8005304:	1bbe      	subge	r6, r7, r6
 8005306:	2e00      	cmp	r6, #0
 8005308:	dd0f      	ble.n	800532a <_svfprintf_r+0xc42>
 800530a:	f8df b148 	ldr.w	fp, [pc, #328]	; 8005454 <_svfprintf_r+0xd6c>
 800530e:	2e10      	cmp	r6, #16
 8005310:	f8c4 b000 	str.w	fp, [r4]
 8005314:	dc5c      	bgt.n	80053d0 <_svfprintf_r+0xce8>
 8005316:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005318:	6066      	str	r6, [r4, #4]
 800531a:	441e      	add	r6, r3
 800531c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800531e:	9623      	str	r6, [sp, #140]	; 0x8c
 8005320:	3301      	adds	r3, #1
 8005322:	2b07      	cmp	r3, #7
 8005324:	9322      	str	r3, [sp, #136]	; 0x88
 8005326:	dc6a      	bgt.n	80053fe <_svfprintf_r+0xd16>
 8005328:	3408      	adds	r4, #8
 800532a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800532c:	9a07      	ldr	r2, [sp, #28]
 800532e:	4293      	cmp	r3, r2
 8005330:	db01      	blt.n	8005336 <_svfprintf_r+0xc4e>
 8005332:	07e9      	lsls	r1, r5, #31
 8005334:	d50d      	bpl.n	8005352 <_svfprintf_r+0xc6a>
 8005336:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800533a:	6023      	str	r3, [r4, #0]
 800533c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800533e:	6063      	str	r3, [r4, #4]
 8005340:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005342:	4413      	add	r3, r2
 8005344:	9323      	str	r3, [sp, #140]	; 0x8c
 8005346:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005348:	3301      	adds	r3, #1
 800534a:	2b07      	cmp	r3, #7
 800534c:	9322      	str	r3, [sp, #136]	; 0x88
 800534e:	dc60      	bgt.n	8005412 <_svfprintf_r+0xd2a>
 8005350:	3408      	adds	r4, #8
 8005352:	9b07      	ldr	r3, [sp, #28]
 8005354:	9a07      	ldr	r2, [sp, #28]
 8005356:	1bde      	subs	r6, r3, r7
 8005358:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	429e      	cmp	r6, r3
 800535e:	bfa8      	it	ge
 8005360:	461e      	movge	r6, r3
 8005362:	2e00      	cmp	r6, #0
 8005364:	dd0b      	ble.n	800537e <_svfprintf_r+0xc96>
 8005366:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005368:	4447      	add	r7, r8
 800536a:	4433      	add	r3, r6
 800536c:	9323      	str	r3, [sp, #140]	; 0x8c
 800536e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005370:	6027      	str	r7, [r4, #0]
 8005372:	3301      	adds	r3, #1
 8005374:	2b07      	cmp	r3, #7
 8005376:	6066      	str	r6, [r4, #4]
 8005378:	9322      	str	r3, [sp, #136]	; 0x88
 800537a:	dc54      	bgt.n	8005426 <_svfprintf_r+0xd3e>
 800537c:	3408      	adds	r4, #8
 800537e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005380:	9a07      	ldr	r2, [sp, #28]
 8005382:	2e00      	cmp	r6, #0
 8005384:	eba2 0303 	sub.w	r3, r2, r3
 8005388:	bfb4      	ite	lt
 800538a:	461e      	movlt	r6, r3
 800538c:	1b9e      	subge	r6, r3, r6
 800538e:	2e00      	cmp	r6, #0
 8005390:	f77f acd7 	ble.w	8004d42 <_svfprintf_r+0x65a>
 8005394:	f04f 0810 	mov.w	r8, #16
 8005398:	4f2e      	ldr	r7, [pc, #184]	; (8005454 <_svfprintf_r+0xd6c>)
 800539a:	2e10      	cmp	r6, #16
 800539c:	6027      	str	r7, [r4, #0]
 800539e:	f77f aee7 	ble.w	8005170 <_svfprintf_r+0xa88>
 80053a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053a4:	f8c4 8004 	str.w	r8, [r4, #4]
 80053a8:	3310      	adds	r3, #16
 80053aa:	9323      	str	r3, [sp, #140]	; 0x8c
 80053ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053ae:	3301      	adds	r3, #1
 80053b0:	2b07      	cmp	r3, #7
 80053b2:	9322      	str	r3, [sp, #136]	; 0x88
 80053b4:	dc41      	bgt.n	800543a <_svfprintf_r+0xd52>
 80053b6:	3408      	adds	r4, #8
 80053b8:	3e10      	subs	r6, #16
 80053ba:	e7ee      	b.n	800539a <_svfprintf_r+0xcb2>
 80053bc:	aa21      	add	r2, sp, #132	; 0x84
 80053be:	4649      	mov	r1, r9
 80053c0:	4650      	mov	r0, sl
 80053c2:	f003 fcbb 	bl	8008d3c <__ssprint_r>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	f040 80eb 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80053cc:	ac2e      	add	r4, sp, #184	; 0xb8
 80053ce:	e796      	b.n	80052fe <_svfprintf_r+0xc16>
 80053d0:	2310      	movs	r3, #16
 80053d2:	6063      	str	r3, [r4, #4]
 80053d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053d6:	3310      	adds	r3, #16
 80053d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80053da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053dc:	3301      	adds	r3, #1
 80053de:	2b07      	cmp	r3, #7
 80053e0:	9322      	str	r3, [sp, #136]	; 0x88
 80053e2:	dc02      	bgt.n	80053ea <_svfprintf_r+0xd02>
 80053e4:	3408      	adds	r4, #8
 80053e6:	3e10      	subs	r6, #16
 80053e8:	e791      	b.n	800530e <_svfprintf_r+0xc26>
 80053ea:	aa21      	add	r2, sp, #132	; 0x84
 80053ec:	4649      	mov	r1, r9
 80053ee:	4650      	mov	r0, sl
 80053f0:	f003 fca4 	bl	8008d3c <__ssprint_r>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	f040 80d4 	bne.w	80055a2 <_svfprintf_r+0xeba>
 80053fa:	ac2e      	add	r4, sp, #184	; 0xb8
 80053fc:	e7f3      	b.n	80053e6 <_svfprintf_r+0xcfe>
 80053fe:	aa21      	add	r2, sp, #132	; 0x84
 8005400:	4649      	mov	r1, r9
 8005402:	4650      	mov	r0, sl
 8005404:	f003 fc9a 	bl	8008d3c <__ssprint_r>
 8005408:	2800      	cmp	r0, #0
 800540a:	f040 80ca 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800540e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005410:	e78b      	b.n	800532a <_svfprintf_r+0xc42>
 8005412:	aa21      	add	r2, sp, #132	; 0x84
 8005414:	4649      	mov	r1, r9
 8005416:	4650      	mov	r0, sl
 8005418:	f003 fc90 	bl	8008d3c <__ssprint_r>
 800541c:	2800      	cmp	r0, #0
 800541e:	f040 80c0 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005422:	ac2e      	add	r4, sp, #184	; 0xb8
 8005424:	e795      	b.n	8005352 <_svfprintf_r+0xc6a>
 8005426:	aa21      	add	r2, sp, #132	; 0x84
 8005428:	4649      	mov	r1, r9
 800542a:	4650      	mov	r0, sl
 800542c:	f003 fc86 	bl	8008d3c <__ssprint_r>
 8005430:	2800      	cmp	r0, #0
 8005432:	f040 80b6 	bne.w	80055a2 <_svfprintf_r+0xeba>
 8005436:	ac2e      	add	r4, sp, #184	; 0xb8
 8005438:	e7a1      	b.n	800537e <_svfprintf_r+0xc96>
 800543a:	aa21      	add	r2, sp, #132	; 0x84
 800543c:	4649      	mov	r1, r9
 800543e:	4650      	mov	r0, sl
 8005440:	f003 fc7c 	bl	8008d3c <__ssprint_r>
 8005444:	2800      	cmp	r0, #0
 8005446:	f040 80ac 	bne.w	80055a2 <_svfprintf_r+0xeba>
 800544a:	ac2e      	add	r4, sp, #184	; 0xb8
 800544c:	e7b4      	b.n	80053b8 <_svfprintf_r+0xcd0>
 800544e:	bf00      	nop
 8005450:	0800a3f2 	.word	0x0800a3f2
 8005454:	0800a404 	.word	0x0800a404
 8005458:	9b07      	ldr	r3, [sp, #28]
 800545a:	2b01      	cmp	r3, #1
 800545c:	dc01      	bgt.n	8005462 <_svfprintf_r+0xd7a>
 800545e:	07ea      	lsls	r2, r5, #31
 8005460:	d576      	bpl.n	8005550 <_svfprintf_r+0xe68>
 8005462:	2301      	movs	r3, #1
 8005464:	6063      	str	r3, [r4, #4]
 8005466:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005468:	f8c4 8000 	str.w	r8, [r4]
 800546c:	3301      	adds	r3, #1
 800546e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005470:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005472:	3301      	adds	r3, #1
 8005474:	2b07      	cmp	r3, #7
 8005476:	9322      	str	r3, [sp, #136]	; 0x88
 8005478:	dc36      	bgt.n	80054e8 <_svfprintf_r+0xe00>
 800547a:	3408      	adds	r4, #8
 800547c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800547e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005484:	6063      	str	r3, [r4, #4]
 8005486:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005488:	4413      	add	r3, r2
 800548a:	9323      	str	r3, [sp, #140]	; 0x8c
 800548c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800548e:	3301      	adds	r3, #1
 8005490:	2b07      	cmp	r3, #7
 8005492:	9322      	str	r3, [sp, #136]	; 0x88
 8005494:	dc31      	bgt.n	80054fa <_svfprintf_r+0xe12>
 8005496:	3408      	adds	r4, #8
 8005498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800549a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800549c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800549e:	990e      	ldr	r1, [sp, #56]	; 0x38
 80054a0:	f7fb fa7e 	bl	80009a0 <__aeabi_dcmpeq>
 80054a4:	9b07      	ldr	r3, [sp, #28]
 80054a6:	1e5e      	subs	r6, r3, #1
 80054a8:	2800      	cmp	r0, #0
 80054aa:	d12f      	bne.n	800550c <_svfprintf_r+0xe24>
 80054ac:	f108 0301 	add.w	r3, r8, #1
 80054b0:	e884 0048 	stmia.w	r4, {r3, r6}
 80054b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054b6:	9a07      	ldr	r2, [sp, #28]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	4413      	add	r3, r2
 80054bc:	9323      	str	r3, [sp, #140]	; 0x8c
 80054be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054c0:	3301      	adds	r3, #1
 80054c2:	2b07      	cmp	r3, #7
 80054c4:	9322      	str	r3, [sp, #136]	; 0x88
 80054c6:	dd4a      	ble.n	800555e <_svfprintf_r+0xe76>
 80054c8:	aa21      	add	r2, sp, #132	; 0x84
 80054ca:	4649      	mov	r1, r9
 80054cc:	4650      	mov	r0, sl
 80054ce:	f003 fc35 	bl	8008d3c <__ssprint_r>
 80054d2:	2800      	cmp	r0, #0
 80054d4:	d165      	bne.n	80055a2 <_svfprintf_r+0xeba>
 80054d6:	ac2e      	add	r4, sp, #184	; 0xb8
 80054d8:	ab1d      	add	r3, sp, #116	; 0x74
 80054da:	6023      	str	r3, [r4, #0]
 80054dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80054e0:	6063      	str	r3, [r4, #4]
 80054e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054e4:	4413      	add	r3, r2
 80054e6:	e41c      	b.n	8004d22 <_svfprintf_r+0x63a>
 80054e8:	aa21      	add	r2, sp, #132	; 0x84
 80054ea:	4649      	mov	r1, r9
 80054ec:	4650      	mov	r0, sl
 80054ee:	f003 fc25 	bl	8008d3c <__ssprint_r>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	d155      	bne.n	80055a2 <_svfprintf_r+0xeba>
 80054f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80054f8:	e7c0      	b.n	800547c <_svfprintf_r+0xd94>
 80054fa:	aa21      	add	r2, sp, #132	; 0x84
 80054fc:	4649      	mov	r1, r9
 80054fe:	4650      	mov	r0, sl
 8005500:	f003 fc1c 	bl	8008d3c <__ssprint_r>
 8005504:	2800      	cmp	r0, #0
 8005506:	d14c      	bne.n	80055a2 <_svfprintf_r+0xeba>
 8005508:	ac2e      	add	r4, sp, #184	; 0xb8
 800550a:	e7c5      	b.n	8005498 <_svfprintf_r+0xdb0>
 800550c:	2e00      	cmp	r6, #0
 800550e:	dde3      	ble.n	80054d8 <_svfprintf_r+0xdf0>
 8005510:	f04f 0810 	mov.w	r8, #16
 8005514:	4f58      	ldr	r7, [pc, #352]	; (8005678 <_svfprintf_r+0xf90>)
 8005516:	2e10      	cmp	r6, #16
 8005518:	6027      	str	r7, [r4, #0]
 800551a:	dc04      	bgt.n	8005526 <_svfprintf_r+0xe3e>
 800551c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800551e:	6066      	str	r6, [r4, #4]
 8005520:	441e      	add	r6, r3
 8005522:	9623      	str	r6, [sp, #140]	; 0x8c
 8005524:	e7cb      	b.n	80054be <_svfprintf_r+0xdd6>
 8005526:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005528:	f8c4 8004 	str.w	r8, [r4, #4]
 800552c:	3310      	adds	r3, #16
 800552e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005530:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005532:	3301      	adds	r3, #1
 8005534:	2b07      	cmp	r3, #7
 8005536:	9322      	str	r3, [sp, #136]	; 0x88
 8005538:	dc02      	bgt.n	8005540 <_svfprintf_r+0xe58>
 800553a:	3408      	adds	r4, #8
 800553c:	3e10      	subs	r6, #16
 800553e:	e7ea      	b.n	8005516 <_svfprintf_r+0xe2e>
 8005540:	aa21      	add	r2, sp, #132	; 0x84
 8005542:	4649      	mov	r1, r9
 8005544:	4650      	mov	r0, sl
 8005546:	f003 fbf9 	bl	8008d3c <__ssprint_r>
 800554a:	bb50      	cbnz	r0, 80055a2 <_svfprintf_r+0xeba>
 800554c:	ac2e      	add	r4, sp, #184	; 0xb8
 800554e:	e7f5      	b.n	800553c <_svfprintf_r+0xe54>
 8005550:	2301      	movs	r3, #1
 8005552:	6063      	str	r3, [r4, #4]
 8005554:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005556:	f8c4 8000 	str.w	r8, [r4]
 800555a:	3301      	adds	r3, #1
 800555c:	e7ae      	b.n	80054bc <_svfprintf_r+0xdd4>
 800555e:	3408      	adds	r4, #8
 8005560:	e7ba      	b.n	80054d8 <_svfprintf_r+0xdf0>
 8005562:	3408      	adds	r4, #8
 8005564:	f7ff bbed 	b.w	8004d42 <_svfprintf_r+0x65a>
 8005568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800556a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800556c:	1a9d      	subs	r5, r3, r2
 800556e:	2d00      	cmp	r5, #0
 8005570:	f77f abea 	ble.w	8004d48 <_svfprintf_r+0x660>
 8005574:	2610      	movs	r6, #16
 8005576:	4b41      	ldr	r3, [pc, #260]	; (800567c <_svfprintf_r+0xf94>)
 8005578:	2d10      	cmp	r5, #16
 800557a:	6023      	str	r3, [r4, #0]
 800557c:	dc1b      	bgt.n	80055b6 <_svfprintf_r+0xece>
 800557e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005580:	6065      	str	r5, [r4, #4]
 8005582:	441d      	add	r5, r3
 8005584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005586:	9523      	str	r5, [sp, #140]	; 0x8c
 8005588:	3301      	adds	r3, #1
 800558a:	2b07      	cmp	r3, #7
 800558c:	9322      	str	r3, [sp, #136]	; 0x88
 800558e:	f77f abdb 	ble.w	8004d48 <_svfprintf_r+0x660>
 8005592:	aa21      	add	r2, sp, #132	; 0x84
 8005594:	4649      	mov	r1, r9
 8005596:	4650      	mov	r0, sl
 8005598:	f003 fbd0 	bl	8008d3c <__ssprint_r>
 800559c:	2800      	cmp	r0, #0
 800559e:	f43f abd3 	beq.w	8004d48 <_svfprintf_r+0x660>
 80055a2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80055a6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80055aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ac:	bf18      	it	ne
 80055ae:	f04f 33ff 	movne.w	r3, #4294967295
 80055b2:	f7ff b8bd 	b.w	8004730 <_svfprintf_r+0x48>
 80055b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055b8:	6066      	str	r6, [r4, #4]
 80055ba:	3310      	adds	r3, #16
 80055bc:	9323      	str	r3, [sp, #140]	; 0x8c
 80055be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055c0:	3301      	adds	r3, #1
 80055c2:	2b07      	cmp	r3, #7
 80055c4:	9322      	str	r3, [sp, #136]	; 0x88
 80055c6:	dc02      	bgt.n	80055ce <_svfprintf_r+0xee6>
 80055c8:	3408      	adds	r4, #8
 80055ca:	3d10      	subs	r5, #16
 80055cc:	e7d3      	b.n	8005576 <_svfprintf_r+0xe8e>
 80055ce:	aa21      	add	r2, sp, #132	; 0x84
 80055d0:	4649      	mov	r1, r9
 80055d2:	4650      	mov	r0, sl
 80055d4:	f003 fbb2 	bl	8008d3c <__ssprint_r>
 80055d8:	2800      	cmp	r0, #0
 80055da:	d1e2      	bne.n	80055a2 <_svfprintf_r+0xeba>
 80055dc:	ac2e      	add	r4, sp, #184	; 0xb8
 80055de:	e7f4      	b.n	80055ca <_svfprintf_r+0xee2>
 80055e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0dd      	beq.n	80055a2 <_svfprintf_r+0xeba>
 80055e6:	aa21      	add	r2, sp, #132	; 0x84
 80055e8:	4649      	mov	r1, r9
 80055ea:	4650      	mov	r0, sl
 80055ec:	f003 fba6 	bl	8008d3c <__ssprint_r>
 80055f0:	e7d7      	b.n	80055a2 <_svfprintf_r+0xeba>
 80055f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055f6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80055f8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80055fa:	f7fb fa03 	bl	8000a04 <__aeabi_dcmpun>
 80055fe:	2800      	cmp	r0, #0
 8005600:	f43f aa3d 	beq.w	8004a7e <_svfprintf_r+0x396>
 8005604:	4b1e      	ldr	r3, [pc, #120]	; (8005680 <_svfprintf_r+0xf98>)
 8005606:	4a1f      	ldr	r2, [pc, #124]	; (8005684 <_svfprintf_r+0xf9c>)
 8005608:	f7ff ba2d 	b.w	8004a66 <_svfprintf_r+0x37e>
 800560c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800560e:	eba3 0308 	sub.w	r3, r3, r8
 8005612:	9307      	str	r3, [sp, #28]
 8005614:	f7ff baaf 	b.w	8004b76 <_svfprintf_r+0x48e>
 8005618:	ea56 0207 	orrs.w	r2, r6, r7
 800561c:	950f      	str	r5, [sp, #60]	; 0x3c
 800561e:	f43f ac2b 	beq.w	8004e78 <_svfprintf_r+0x790>
 8005622:	2b01      	cmp	r3, #1
 8005624:	f43f ac9d 	beq.w	8004f62 <_svfprintf_r+0x87a>
 8005628:	2b02      	cmp	r3, #2
 800562a:	f43f acbd 	beq.w	8004fa8 <_svfprintf_r+0x8c0>
 800562e:	ab2e      	add	r3, sp, #184	; 0xb8
 8005630:	08f1      	lsrs	r1, r6, #3
 8005632:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8005636:	08f8      	lsrs	r0, r7, #3
 8005638:	f006 0207 	and.w	r2, r6, #7
 800563c:	4607      	mov	r7, r0
 800563e:	460e      	mov	r6, r1
 8005640:	3230      	adds	r2, #48	; 0x30
 8005642:	ea56 0107 	orrs.w	r1, r6, r7
 8005646:	f103 38ff 	add.w	r8, r3, #4294967295
 800564a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800564e:	f47f ac86 	bne.w	8004f5e <_svfprintf_r+0x876>
 8005652:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005654:	07c9      	lsls	r1, r1, #31
 8005656:	d506      	bpl.n	8005666 <_svfprintf_r+0xf7e>
 8005658:	2a30      	cmp	r2, #48	; 0x30
 800565a:	d004      	beq.n	8005666 <_svfprintf_r+0xf7e>
 800565c:	2230      	movs	r2, #48	; 0x30
 800565e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8005662:	f1a3 0802 	sub.w	r8, r3, #2
 8005666:	ab2e      	add	r3, sp, #184	; 0xb8
 8005668:	465e      	mov	r6, fp
 800566a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800566c:	eba3 0b08 	sub.w	fp, r3, r8
 8005670:	2700      	movs	r7, #0
 8005672:	f7ff bace 	b.w	8004c12 <_svfprintf_r+0x52a>
 8005676:	bf00      	nop
 8005678:	0800a404 	.word	0x0800a404
 800567c:	0800a3f4 	.word	0x0800a3f4
 8005680:	0800a3c8 	.word	0x0800a3c8
 8005684:	0800a3cc 	.word	0x0800a3cc

08005688 <__ssvfscanf_r>:
 8005688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800568c:	461f      	mov	r7, r3
 800568e:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8005692:	460d      	mov	r5, r1
 8005694:	0499      	lsls	r1, r3, #18
 8005696:	f5ad 7d2b 	sub.w	sp, sp, #684	; 0x2ac
 800569a:	4680      	mov	r8, r0
 800569c:	d406      	bmi.n	80056ac <__ssvfscanf_r+0x24>
 800569e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80056a2:	81ab      	strh	r3, [r5, #12]
 80056a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056aa:	666b      	str	r3, [r5, #100]	; 0x64
 80056ac:	2300      	movs	r3, #0
 80056ae:	469b      	mov	fp, r3
 80056b0:	9206      	str	r2, [sp, #24]
 80056b2:	9305      	str	r3, [sp, #20]
 80056b4:	9303      	str	r3, [sp, #12]
 80056b6:	9304      	str	r3, [sp, #16]
 80056b8:	9a06      	ldr	r2, [sp, #24]
 80056ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 80056be:	9206      	str	r2, [sp, #24]
 80056c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 80c8 	beq.w	8005858 <__ssvfscanf_r+0x1d0>
 80056c8:	f001 fbce 	bl	8006e68 <__locale_ctype_ptr>
 80056cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056ce:	4418      	add	r0, r3
 80056d0:	f890 9001 	ldrb.w	r9, [r0, #1]
 80056d4:	f019 0908 	ands.w	r9, r9, #8
 80056d8:	d019      	beq.n	800570e <__ssvfscanf_r+0x86>
 80056da:	686b      	ldr	r3, [r5, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	dd0f      	ble.n	8005700 <__ssvfscanf_r+0x78>
 80056e0:	f001 fbc2 	bl	8006e68 <__locale_ctype_ptr>
 80056e4:	682b      	ldr	r3, [r5, #0]
 80056e6:	781a      	ldrb	r2, [r3, #0]
 80056e8:	4410      	add	r0, r2
 80056ea:	7842      	ldrb	r2, [r0, #1]
 80056ec:	0712      	lsls	r2, r2, #28
 80056ee:	d5e3      	bpl.n	80056b8 <__ssvfscanf_r+0x30>
 80056f0:	686a      	ldr	r2, [r5, #4]
 80056f2:	3301      	adds	r3, #1
 80056f4:	3a01      	subs	r2, #1
 80056f6:	f10b 0b01 	add.w	fp, fp, #1
 80056fa:	606a      	str	r2, [r5, #4]
 80056fc:	602b      	str	r3, [r5, #0]
 80056fe:	e7ec      	b.n	80056da <__ssvfscanf_r+0x52>
 8005700:	4629      	mov	r1, r5
 8005702:	4640      	mov	r0, r8
 8005704:	f003 fbd1 	bl	8008eaa <__ssrefill_r>
 8005708:	2800      	cmp	r0, #0
 800570a:	d0e9      	beq.n	80056e0 <__ssvfscanf_r+0x58>
 800570c:	e7d4      	b.n	80056b8 <__ssvfscanf_r+0x30>
 800570e:	2b25      	cmp	r3, #37	; 0x25
 8005710:	f040 8098 	bne.w	8005844 <__ssvfscanf_r+0x1bc>
 8005714:	464c      	mov	r4, r9
 8005716:	464e      	mov	r6, r9
 8005718:	220a      	movs	r2, #10
 800571a:	9b06      	ldr	r3, [sp, #24]
 800571c:	9906      	ldr	r1, [sp, #24]
 800571e:	f893 a000 	ldrb.w	sl, [r3]
 8005722:	3101      	adds	r1, #1
 8005724:	f1ba 0f63 	cmp.w	sl, #99	; 0x63
 8005728:	9106      	str	r1, [sp, #24]
 800572a:	f000 80db 	beq.w	80058e4 <__ssvfscanf_r+0x25c>
 800572e:	d856      	bhi.n	80057de <__ssvfscanf_r+0x156>
 8005730:	f1ba 0f44 	cmp.w	sl, #68	; 0x44
 8005734:	d014      	beq.n	8005760 <__ssvfscanf_r+0xd8>
 8005736:	d81e      	bhi.n	8005776 <__ssvfscanf_r+0xee>
 8005738:	f1ba 0f2a 	cmp.w	sl, #42	; 0x2a
 800573c:	f000 80ac 	beq.w	8005898 <__ssvfscanf_r+0x210>
 8005740:	d811      	bhi.n	8005766 <__ssvfscanf_r+0xde>
 8005742:	f1ba 0f00 	cmp.w	sl, #0
 8005746:	f000 8507 	beq.w	8006158 <__ssvfscanf_r+0xad0>
 800574a:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800574e:	d079      	beq.n	8005844 <__ssvfscanf_r+0x1bc>
 8005750:	f001 fb8a 	bl	8006e68 <__locale_ctype_ptr>
 8005754:	4450      	add	r0, sl
 8005756:	7843      	ldrb	r3, [r0, #1]
 8005758:	f003 0303 	and.w	r3, r3, #3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d148      	bne.n	80057f2 <__ssvfscanf_r+0x16a>
 8005760:	f044 0401 	orr.w	r4, r4, #1
 8005764:	e045      	b.n	80057f2 <__ssvfscanf_r+0x16a>
 8005766:	f1aa 0330 	sub.w	r3, sl, #48	; 0x30
 800576a:	2b09      	cmp	r3, #9
 800576c:	d8f0      	bhi.n	8005750 <__ssvfscanf_r+0xc8>
 800576e:	fb02 a606 	mla	r6, r2, r6, sl
 8005772:	3e30      	subs	r6, #48	; 0x30
 8005774:	e092      	b.n	800589c <__ssvfscanf_r+0x214>
 8005776:	f1ba 0f4c 	cmp.w	sl, #76	; 0x4c
 800577a:	f000 8096 	beq.w	80058aa <__ssvfscanf_r+0x222>
 800577e:	d822      	bhi.n	80057c6 <__ssvfscanf_r+0x13e>
 8005780:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 8005784:	d002      	beq.n	800578c <__ssvfscanf_r+0x104>
 8005786:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800578a:	d1e1      	bne.n	8005750 <__ssvfscanf_r+0xc8>
 800578c:	f04f 0a04 	mov.w	sl, #4
 8005790:	686b      	ldr	r3, [r5, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f340 80c7 	ble.w	8005926 <__ssvfscanf_r+0x29e>
 8005798:	0663      	lsls	r3, r4, #25
 800579a:	d408      	bmi.n	80057ae <__ssvfscanf_r+0x126>
 800579c:	f001 fb64 	bl	8006e68 <__locale_ctype_ptr>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	781a      	ldrb	r2, [r3, #0]
 80057a4:	4410      	add	r0, r2
 80057a6:	7842      	ldrb	r2, [r0, #1]
 80057a8:	0710      	lsls	r0, r2, #28
 80057aa:	f100 80c4 	bmi.w	8005936 <__ssvfscanf_r+0x2ae>
 80057ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057b2:	f1ba 0f03 	cmp.w	sl, #3
 80057b6:	f200 80d0 	bhi.w	800595a <__ssvfscanf_r+0x2d2>
 80057ba:	e8df f01a 	tbh	[pc, sl, lsl #1]
 80057be:	0150      	.short	0x0150
 80057c0:	025a01a3 	.word	0x025a01a3
 80057c4:	0323      	.short	0x0323
 80057c6:	f1ba 0f58 	cmp.w	sl, #88	; 0x58
 80057ca:	d07b      	beq.n	80058c4 <__ssvfscanf_r+0x23c>
 80057cc:	f1ba 0f5b 	cmp.w	sl, #91	; 0x5b
 80057d0:	d07e      	beq.n	80058d0 <__ssvfscanf_r+0x248>
 80057d2:	f1ba 0f4f 	cmp.w	sl, #79	; 0x4f
 80057d6:	d1bb      	bne.n	8005750 <__ssvfscanf_r+0xc8>
 80057d8:	f044 0401 	orr.w	r4, r4, #1
 80057dc:	e022      	b.n	8005824 <__ssvfscanf_r+0x19c>
 80057de:	f1ba 0f6c 	cmp.w	sl, #108	; 0x6c
 80057e2:	d05d      	beq.n	80058a0 <__ssvfscanf_r+0x218>
 80057e4:	d814      	bhi.n	8005810 <__ssvfscanf_r+0x188>
 80057e6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80057ea:	d804      	bhi.n	80057f6 <__ssvfscanf_r+0x16e>
 80057ec:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80057f0:	d2cc      	bcs.n	800578c <__ssvfscanf_r+0x104>
 80057f2:	4bac      	ldr	r3, [pc, #688]	; (8005aa4 <__ssvfscanf_r+0x41c>)
 80057f4:	e063      	b.n	80058be <__ssvfscanf_r+0x236>
 80057f6:	f1ba 0f68 	cmp.w	sl, #104	; 0x68
 80057fa:	d05c      	beq.n	80058b6 <__ssvfscanf_r+0x22e>
 80057fc:	f1ba 0f69 	cmp.w	sl, #105	; 0x69
 8005800:	d1a6      	bne.n	8005750 <__ssvfscanf_r+0xc8>
 8005802:	4ba8      	ldr	r3, [pc, #672]	; (8005aa4 <__ssvfscanf_r+0x41c>)
 8005804:	9305      	str	r3, [sp, #20]
 8005806:	2300      	movs	r3, #0
 8005808:	9303      	str	r3, [sp, #12]
 800580a:	f04f 0a03 	mov.w	sl, #3
 800580e:	e7bf      	b.n	8005790 <__ssvfscanf_r+0x108>
 8005810:	f1ba 0f70 	cmp.w	sl, #112	; 0x70
 8005814:	d06b      	beq.n	80058ee <__ssvfscanf_r+0x266>
 8005816:	d809      	bhi.n	800582c <__ssvfscanf_r+0x1a4>
 8005818:	f1ba 0f6e 	cmp.w	sl, #110	; 0x6e
 800581c:	d06a      	beq.n	80058f4 <__ssvfscanf_r+0x26c>
 800581e:	f1ba 0f6f 	cmp.w	sl, #111	; 0x6f
 8005822:	d195      	bne.n	8005750 <__ssvfscanf_r+0xc8>
 8005824:	4ba0      	ldr	r3, [pc, #640]	; (8005aa8 <__ssvfscanf_r+0x420>)
 8005826:	9305      	str	r3, [sp, #20]
 8005828:	2308      	movs	r3, #8
 800582a:	e7ed      	b.n	8005808 <__ssvfscanf_r+0x180>
 800582c:	f1ba 0f75 	cmp.w	sl, #117	; 0x75
 8005830:	d044      	beq.n	80058bc <__ssvfscanf_r+0x234>
 8005832:	f1ba 0f78 	cmp.w	sl, #120	; 0x78
 8005836:	d045      	beq.n	80058c4 <__ssvfscanf_r+0x23c>
 8005838:	f1ba 0f73 	cmp.w	sl, #115	; 0x73
 800583c:	d188      	bne.n	8005750 <__ssvfscanf_r+0xc8>
 800583e:	f04f 0a02 	mov.w	sl, #2
 8005842:	e7a5      	b.n	8005790 <__ssvfscanf_r+0x108>
 8005844:	686b      	ldr	r3, [r5, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	dd0b      	ble.n	8005862 <__ssvfscanf_r+0x1da>
 800584a:	9a06      	ldr	r2, [sp, #24]
 800584c:	682b      	ldr	r3, [r5, #0]
 800584e:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8005852:	781a      	ldrb	r2, [r3, #0]
 8005854:	4291      	cmp	r1, r2
 8005856:	d017      	beq.n	8005888 <__ssvfscanf_r+0x200>
 8005858:	9804      	ldr	r0, [sp, #16]
 800585a:	f50d 7d2b 	add.w	sp, sp, #684	; 0x2ac
 800585e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005862:	4629      	mov	r1, r5
 8005864:	4640      	mov	r0, r8
 8005866:	f003 fb20 	bl	8008eaa <__ssrefill_r>
 800586a:	2800      	cmp	r0, #0
 800586c:	d0ed      	beq.n	800584a <__ssvfscanf_r+0x1c2>
 800586e:	9b04      	ldr	r3, [sp, #16]
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 8471 	beq.w	8006158 <__ssvfscanf_r+0xad0>
 8005876:	89ab      	ldrh	r3, [r5, #12]
 8005878:	f013 0f40 	tst.w	r3, #64	; 0x40
 800587c:	9b04      	ldr	r3, [sp, #16]
 800587e:	bf18      	it	ne
 8005880:	f04f 33ff 	movne.w	r3, #4294967295
 8005884:	9304      	str	r3, [sp, #16]
 8005886:	e7e7      	b.n	8005858 <__ssvfscanf_r+0x1d0>
 8005888:	686a      	ldr	r2, [r5, #4]
 800588a:	3301      	adds	r3, #1
 800588c:	3a01      	subs	r2, #1
 800588e:	606a      	str	r2, [r5, #4]
 8005890:	602b      	str	r3, [r5, #0]
 8005892:	f10b 0b01 	add.w	fp, fp, #1
 8005896:	e70f      	b.n	80056b8 <__ssvfscanf_r+0x30>
 8005898:	f044 0410 	orr.w	r4, r4, #16
 800589c:	9b06      	ldr	r3, [sp, #24]
 800589e:	e73d      	b.n	800571c <__ssvfscanf_r+0x94>
 80058a0:	7859      	ldrb	r1, [r3, #1]
 80058a2:	296c      	cmp	r1, #108	; 0x6c
 80058a4:	d104      	bne.n	80058b0 <__ssvfscanf_r+0x228>
 80058a6:	3302      	adds	r3, #2
 80058a8:	9306      	str	r3, [sp, #24]
 80058aa:	f044 0402 	orr.w	r4, r4, #2
 80058ae:	e7f5      	b.n	800589c <__ssvfscanf_r+0x214>
 80058b0:	f044 0401 	orr.w	r4, r4, #1
 80058b4:	e7f2      	b.n	800589c <__ssvfscanf_r+0x214>
 80058b6:	f044 0404 	orr.w	r4, r4, #4
 80058ba:	e7ef      	b.n	800589c <__ssvfscanf_r+0x214>
 80058bc:	4b7a      	ldr	r3, [pc, #488]	; (8005aa8 <__ssvfscanf_r+0x420>)
 80058be:	9305      	str	r3, [sp, #20]
 80058c0:	230a      	movs	r3, #10
 80058c2:	e7a1      	b.n	8005808 <__ssvfscanf_r+0x180>
 80058c4:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80058c8:	4b77      	ldr	r3, [pc, #476]	; (8005aa8 <__ssvfscanf_r+0x420>)
 80058ca:	9305      	str	r3, [sp, #20]
 80058cc:	2310      	movs	r3, #16
 80058ce:	e79b      	b.n	8005808 <__ssvfscanf_r+0x180>
 80058d0:	9906      	ldr	r1, [sp, #24]
 80058d2:	a812      	add	r0, sp, #72	; 0x48
 80058d4:	f002 f94a 	bl	8007b6c <__sccl>
 80058d8:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80058dc:	9006      	str	r0, [sp, #24]
 80058de:	f04f 0a01 	mov.w	sl, #1
 80058e2:	e755      	b.n	8005790 <__ssvfscanf_r+0x108>
 80058e4:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80058e8:	f04f 0a00 	mov.w	sl, #0
 80058ec:	e750      	b.n	8005790 <__ssvfscanf_r+0x108>
 80058ee:	f444 7408 	orr.w	r4, r4, #544	; 0x220
 80058f2:	e7e9      	b.n	80058c8 <__ssvfscanf_r+0x240>
 80058f4:	06e6      	lsls	r6, r4, #27
 80058f6:	f53f aedf 	bmi.w	80056b8 <__ssvfscanf_r+0x30>
 80058fa:	f014 0f04 	tst.w	r4, #4
 80058fe:	683a      	ldr	r2, [r7, #0]
 8005900:	f107 0304 	add.w	r3, r7, #4
 8005904:	d003      	beq.n	800590e <__ssvfscanf_r+0x286>
 8005906:	f8a2 b000 	strh.w	fp, [r2]
 800590a:	461f      	mov	r7, r3
 800590c:	e6d4      	b.n	80056b8 <__ssvfscanf_r+0x30>
 800590e:	07e0      	lsls	r0, r4, #31
 8005910:	d502      	bpl.n	8005918 <__ssvfscanf_r+0x290>
 8005912:	f8c2 b000 	str.w	fp, [r2]
 8005916:	e7f8      	b.n	800590a <__ssvfscanf_r+0x282>
 8005918:	07a1      	lsls	r1, r4, #30
 800591a:	d5fa      	bpl.n	8005912 <__ssvfscanf_r+0x28a>
 800591c:	4658      	mov	r0, fp
 800591e:	17c1      	asrs	r1, r0, #31
 8005920:	e9c2 0100 	strd	r0, r1, [r2]
 8005924:	e7f1      	b.n	800590a <__ssvfscanf_r+0x282>
 8005926:	4629      	mov	r1, r5
 8005928:	4640      	mov	r0, r8
 800592a:	f003 fabe 	bl	8008eaa <__ssrefill_r>
 800592e:	2800      	cmp	r0, #0
 8005930:	f43f af32 	beq.w	8005798 <__ssvfscanf_r+0x110>
 8005934:	e79b      	b.n	800586e <__ssvfscanf_r+0x1e6>
 8005936:	686a      	ldr	r2, [r5, #4]
 8005938:	f10b 0b01 	add.w	fp, fp, #1
 800593c:	3a01      	subs	r2, #1
 800593e:	2a00      	cmp	r2, #0
 8005940:	606a      	str	r2, [r5, #4]
 8005942:	dd02      	ble.n	800594a <__ssvfscanf_r+0x2c2>
 8005944:	3301      	adds	r3, #1
 8005946:	602b      	str	r3, [r5, #0]
 8005948:	e728      	b.n	800579c <__ssvfscanf_r+0x114>
 800594a:	4629      	mov	r1, r5
 800594c:	4640      	mov	r0, r8
 800594e:	f003 faac 	bl	8008eaa <__ssrefill_r>
 8005952:	2800      	cmp	r0, #0
 8005954:	f43f af22 	beq.w	800579c <__ssvfscanf_r+0x114>
 8005958:	e789      	b.n	800586e <__ssvfscanf_r+0x1e6>
 800595a:	2e00      	cmp	r6, #0
 800595c:	bf08      	it	eq
 800595e:	2601      	moveq	r6, #1
 8005960:	f014 0301 	ands.w	r3, r4, #1
 8005964:	f004 0410 	and.w	r4, r4, #16
 8005968:	d04d      	beq.n	8005a06 <__ssvfscanf_r+0x37e>
 800596a:	2208      	movs	r2, #8
 800596c:	2100      	movs	r1, #0
 800596e:	a810      	add	r0, sp, #64	; 0x40
 8005970:	f7fe fe0f 	bl	8004592 <memset>
 8005974:	bb74      	cbnz	r4, 80059d4 <__ssvfscanf_r+0x34c>
 8005976:	f8d7 a000 	ldr.w	sl, [r7]
 800597a:	3704      	adds	r7, #4
 800597c:	2300      	movs	r3, #0
 800597e:	2e00      	cmp	r6, #0
 8005980:	d039      	beq.n	80059f6 <__ssvfscanf_r+0x36e>
 8005982:	9307      	str	r3, [sp, #28]
 8005984:	f001 fa5e 	bl	8006e44 <__locale_mb_cur_max>
 8005988:	9b07      	ldr	r3, [sp, #28]
 800598a:	4283      	cmp	r3, r0
 800598c:	f43f af6f 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005990:	682a      	ldr	r2, [r5, #0]
 8005992:	a852      	add	r0, sp, #328	; 0x148
 8005994:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005998:	f103 0901 	add.w	r9, r3, #1
 800599c:	54c1      	strb	r1, [r0, r3]
 800599e:	686b      	ldr	r3, [r5, #4]
 80059a0:	4651      	mov	r1, sl
 80059a2:	3b01      	subs	r3, #1
 80059a4:	e885 000c 	stmia.w	r5, {r2, r3}
 80059a8:	ab10      	add	r3, sp, #64	; 0x40
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	4602      	mov	r2, r0
 80059ae:	464b      	mov	r3, r9
 80059b0:	4640      	mov	r0, r8
 80059b2:	f001 fc8b 	bl	80072cc <_mbrtowc_r>
 80059b6:	1c41      	adds	r1, r0, #1
 80059b8:	f43f af59 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 80059bc:	b968      	cbnz	r0, 80059da <__ssvfscanf_r+0x352>
 80059be:	b90c      	cbnz	r4, 80059c4 <__ssvfscanf_r+0x33c>
 80059c0:	f8ca 4000 	str.w	r4, [sl]
 80059c4:	44cb      	add	fp, r9
 80059c6:	3e01      	subs	r6, #1
 80059c8:	b90c      	cbnz	r4, 80059ce <__ssvfscanf_r+0x346>
 80059ca:	f10a 0a04 	add.w	sl, sl, #4
 80059ce:	f04f 0900 	mov.w	r9, #0
 80059d2:	e004      	b.n	80059de <__ssvfscanf_r+0x356>
 80059d4:	f04f 0a00 	mov.w	sl, #0
 80059d8:	e7d0      	b.n	800597c <__ssvfscanf_r+0x2f4>
 80059da:	3002      	adds	r0, #2
 80059dc:	d1f2      	bne.n	80059c4 <__ssvfscanf_r+0x33c>
 80059de:	686b      	ldr	r3, [r5, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	dc0e      	bgt.n	8005a02 <__ssvfscanf_r+0x37a>
 80059e4:	4629      	mov	r1, r5
 80059e6:	4640      	mov	r0, r8
 80059e8:	f003 fa5f 	bl	8008eaa <__ssrefill_r>
 80059ec:	b148      	cbz	r0, 8005a02 <__ssvfscanf_r+0x37a>
 80059ee:	f1b9 0f00 	cmp.w	r9, #0
 80059f2:	f47f af3c 	bne.w	800586e <__ssvfscanf_r+0x1e6>
 80059f6:	2c00      	cmp	r4, #0
 80059f8:	f47f ae5e 	bne.w	80056b8 <__ssvfscanf_r+0x30>
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	3301      	adds	r3, #1
 8005a00:	e659      	b.n	80056b6 <__ssvfscanf_r+0x2e>
 8005a02:	464b      	mov	r3, r9
 8005a04:	e7bb      	b.n	800597e <__ssvfscanf_r+0x2f6>
 8005a06:	b1cc      	cbz	r4, 8005a3c <__ssvfscanf_r+0x3b4>
 8005a08:	461c      	mov	r4, r3
 8005a0a:	686b      	ldr	r3, [r5, #4]
 8005a0c:	682a      	ldr	r2, [r5, #0]
 8005a0e:	42b3      	cmp	r3, r6
 8005a10:	da0e      	bge.n	8005a30 <__ssvfscanf_r+0x3a8>
 8005a12:	441c      	add	r4, r3
 8005a14:	1af6      	subs	r6, r6, r3
 8005a16:	4413      	add	r3, r2
 8005a18:	602b      	str	r3, [r5, #0]
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	4640      	mov	r0, r8
 8005a1e:	f003 fa44 	bl	8008eaa <__ssrefill_r>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d0f1      	beq.n	8005a0a <__ssvfscanf_r+0x382>
 8005a26:	2c00      	cmp	r4, #0
 8005a28:	f43f af21 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005a2c:	44a3      	add	fp, r4
 8005a2e:	e643      	b.n	80056b8 <__ssvfscanf_r+0x30>
 8005a30:	1b9b      	subs	r3, r3, r6
 8005a32:	4434      	add	r4, r6
 8005a34:	4416      	add	r6, r2
 8005a36:	606b      	str	r3, [r5, #4]
 8005a38:	602e      	str	r6, [r5, #0]
 8005a3a:	e7f7      	b.n	8005a2c <__ssvfscanf_r+0x3a4>
 8005a3c:	9500      	str	r5, [sp, #0]
 8005a3e:	4633      	mov	r3, r6
 8005a40:	2201      	movs	r2, #1
 8005a42:	6839      	ldr	r1, [r7, #0]
 8005a44:	4640      	mov	r0, r8
 8005a46:	1d3c      	adds	r4, r7, #4
 8005a48:	f003 fa4c 	bl	8008ee4 <_sfread_r>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	f43f af0e 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005a52:	4483      	add	fp, r0
 8005a54:	9b04      	ldr	r3, [sp, #16]
 8005a56:	4627      	mov	r7, r4
 8005a58:	3301      	adds	r3, #1
 8005a5a:	9304      	str	r3, [sp, #16]
 8005a5c:	e62c      	b.n	80056b8 <__ssvfscanf_r+0x30>
 8005a5e:	2e00      	cmp	r6, #0
 8005a60:	bf08      	it	eq
 8005a62:	f04f 36ff 	moveq.w	r6, #4294967295
 8005a66:	06e2      	lsls	r2, r4, #27
 8005a68:	d520      	bpl.n	8005aac <__ssvfscanf_r+0x424>
 8005a6a:	2400      	movs	r4, #0
 8005a6c:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	781a      	ldrb	r2, [r3, #0]
 8005a74:	f819 2002 	ldrb.w	r2, [r9, r2]
 8005a78:	b912      	cbnz	r2, 8005a80 <__ssvfscanf_r+0x3f8>
 8005a7a:	2c00      	cmp	r4, #0
 8005a7c:	d1d6      	bne.n	8005a2c <__ssvfscanf_r+0x3a4>
 8005a7e:	e6eb      	b.n	8005858 <__ssvfscanf_r+0x1d0>
 8005a80:	686a      	ldr	r2, [r5, #4]
 8005a82:	3401      	adds	r4, #1
 8005a84:	3a01      	subs	r2, #1
 8005a86:	3301      	adds	r3, #1
 8005a88:	42a6      	cmp	r6, r4
 8005a8a:	606a      	str	r2, [r5, #4]
 8005a8c:	602b      	str	r3, [r5, #0]
 8005a8e:	d0cd      	beq.n	8005a2c <__ssvfscanf_r+0x3a4>
 8005a90:	2a00      	cmp	r2, #0
 8005a92:	dced      	bgt.n	8005a70 <__ssvfscanf_r+0x3e8>
 8005a94:	4629      	mov	r1, r5
 8005a96:	4640      	mov	r0, r8
 8005a98:	f003 fa07 	bl	8008eaa <__ssrefill_r>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	d0e7      	beq.n	8005a70 <__ssvfscanf_r+0x3e8>
 8005aa0:	e7c4      	b.n	8005a2c <__ssvfscanf_r+0x3a4>
 8005aa2:	bf00      	nop
 8005aa4:	08008929 	.word	0x08008929
 8005aa8:	08008bb5 	.word	0x08008bb5
 8005aac:	683c      	ldr	r4, [r7, #0]
 8005aae:	f107 0904 	add.w	r9, r7, #4
 8005ab2:	4627      	mov	r7, r4
 8005ab4:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	781a      	ldrb	r2, [r3, #0]
 8005abc:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8005ac0:	b1b2      	cbz	r2, 8005af0 <__ssvfscanf_r+0x468>
 8005ac2:	686a      	ldr	r2, [r5, #4]
 8005ac4:	3a01      	subs	r2, #1
 8005ac6:	606a      	str	r2, [r5, #4]
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	602a      	str	r2, [r5, #0]
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	f807 3b01 	strb.w	r3, [r7], #1
 8005ad2:	1bf3      	subs	r3, r6, r7
 8005ad4:	42dc      	cmn	r4, r3
 8005ad6:	d00b      	beq.n	8005af0 <__ssvfscanf_r+0x468>
 8005ad8:	686b      	ldr	r3, [r5, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	dcec      	bgt.n	8005ab8 <__ssvfscanf_r+0x430>
 8005ade:	4629      	mov	r1, r5
 8005ae0:	4640      	mov	r0, r8
 8005ae2:	f003 f9e2 	bl	8008eaa <__ssrefill_r>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	d0e6      	beq.n	8005ab8 <__ssvfscanf_r+0x430>
 8005aea:	42bc      	cmp	r4, r7
 8005aec:	f43f aebf 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005af0:	1b3c      	subs	r4, r7, r4
 8005af2:	f43f aeb1 	beq.w	8005858 <__ssvfscanf_r+0x1d0>
 8005af6:	2300      	movs	r3, #0
 8005af8:	703b      	strb	r3, [r7, #0]
 8005afa:	9b04      	ldr	r3, [sp, #16]
 8005afc:	464f      	mov	r7, r9
 8005afe:	3301      	adds	r3, #1
 8005b00:	9304      	str	r3, [sp, #16]
 8005b02:	e793      	b.n	8005a2c <__ssvfscanf_r+0x3a4>
 8005b04:	2e00      	cmp	r6, #0
 8005b06:	bf08      	it	eq
 8005b08:	f04f 36ff 	moveq.w	r6, #4294967295
 8005b0c:	f014 0901 	ands.w	r9, r4, #1
 8005b10:	f004 0410 	and.w	r4, r4, #16
 8005b14:	d06a      	beq.n	8005bec <__ssvfscanf_r+0x564>
 8005b16:	2208      	movs	r2, #8
 8005b18:	2100      	movs	r1, #0
 8005b1a:	a810      	add	r0, sp, #64	; 0x40
 8005b1c:	f7fe fd39 	bl	8004592 <memset>
 8005b20:	2c00      	cmp	r4, #0
 8005b22:	d13e      	bne.n	8005ba2 <__ssvfscanf_r+0x51a>
 8005b24:	f8d7 9000 	ldr.w	r9, [r7]
 8005b28:	3704      	adds	r7, #4
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	9307      	str	r3, [sp, #28]
 8005b2e:	f001 f99b 	bl	8006e68 <__locale_ctype_ptr>
 8005b32:	682a      	ldr	r2, [r5, #0]
 8005b34:	7812      	ldrb	r2, [r2, #0]
 8005b36:	4410      	add	r0, r2
 8005b38:	7842      	ldrb	r2, [r0, #1]
 8005b3a:	0711      	lsls	r1, r2, #28
 8005b3c:	d42b      	bmi.n	8005b96 <__ssvfscanf_r+0x50e>
 8005b3e:	9b07      	ldr	r3, [sp, #28]
 8005b40:	b34e      	cbz	r6, 8005b96 <__ssvfscanf_r+0x50e>
 8005b42:	9307      	str	r3, [sp, #28]
 8005b44:	f001 f97e 	bl	8006e44 <__locale_mb_cur_max>
 8005b48:	9b07      	ldr	r3, [sp, #28]
 8005b4a:	4283      	cmp	r3, r0
 8005b4c:	f43f ae8f 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005b50:	682a      	ldr	r2, [r5, #0]
 8005b52:	a852      	add	r0, sp, #328	; 0x148
 8005b54:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005b58:	f103 0a01 	add.w	sl, r3, #1
 8005b5c:	54c1      	strb	r1, [r0, r3]
 8005b5e:	686b      	ldr	r3, [r5, #4]
 8005b60:	4649      	mov	r1, r9
 8005b62:	3b01      	subs	r3, #1
 8005b64:	e885 000c 	stmia.w	r5, {r2, r3}
 8005b68:	ab10      	add	r3, sp, #64	; 0x40
 8005b6a:	9300      	str	r3, [sp, #0]
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	4653      	mov	r3, sl
 8005b70:	4640      	mov	r0, r8
 8005b72:	f001 fbab 	bl	80072cc <_mbrtowc_r>
 8005b76:	1c43      	adds	r3, r0, #1
 8005b78:	f43f ae79 	beq.w	800586e <__ssvfscanf_r+0x1e6>
 8005b7c:	b9a0      	cbnz	r0, 8005ba8 <__ssvfscanf_r+0x520>
 8005b7e:	f8c9 0000 	str.w	r0, [r9]
 8005b82:	f8d9 0000 	ldr.w	r0, [r9]
 8005b86:	f001 f94f 	bl	8006e28 <iswspace>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	b1c8      	cbz	r0, 8005bc2 <__ssvfscanf_r+0x53a>
 8005b8e:	ae52      	add	r6, sp, #328	; 0x148
 8005b90:	f1ba 0f00 	cmp.w	sl, #0
 8005b94:	d10c      	bne.n	8005bb0 <__ssvfscanf_r+0x528>
 8005b96:	2c00      	cmp	r4, #0
 8005b98:	f47f ad8e 	bne.w	80056b8 <__ssvfscanf_r+0x30>
 8005b9c:	f8c9 4000 	str.w	r4, [r9]
 8005ba0:	e72c      	b.n	80059fc <__ssvfscanf_r+0x374>
 8005ba2:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
 8005ba6:	e7c0      	b.n	8005b2a <__ssvfscanf_r+0x4a2>
 8005ba8:	3002      	adds	r0, #2
 8005baa:	d1ea      	bne.n	8005b82 <__ssvfscanf_r+0x4fa>
 8005bac:	4653      	mov	r3, sl
 8005bae:	e00e      	b.n	8005bce <__ssvfscanf_r+0x546>
 8005bb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bb4:	462a      	mov	r2, r5
 8005bb6:	f816 100a 	ldrb.w	r1, [r6, sl]
 8005bba:	4640      	mov	r0, r8
 8005bbc:	f003 f938 	bl	8008e30 <_sungetc_r>
 8005bc0:	e7e6      	b.n	8005b90 <__ssvfscanf_r+0x508>
 8005bc2:	44d3      	add	fp, sl
 8005bc4:	3e01      	subs	r6, #1
 8005bc6:	b914      	cbnz	r4, 8005bce <__ssvfscanf_r+0x546>
 8005bc8:	4623      	mov	r3, r4
 8005bca:	f109 0904 	add.w	r9, r9, #4
 8005bce:	686a      	ldr	r2, [r5, #4]
 8005bd0:	2a00      	cmp	r2, #0
 8005bd2:	dcab      	bgt.n	8005b2c <__ssvfscanf_r+0x4a4>
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	4640      	mov	r0, r8
 8005bd8:	9307      	str	r3, [sp, #28]
 8005bda:	f003 f966 	bl	8008eaa <__ssrefill_r>
 8005bde:	9b07      	ldr	r3, [sp, #28]
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d0a3      	beq.n	8005b2c <__ssvfscanf_r+0x4a4>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f47f ae42 	bne.w	800586e <__ssvfscanf_r+0x1e6>
 8005bea:	e7d4      	b.n	8005b96 <__ssvfscanf_r+0x50e>
 8005bec:	2c00      	cmp	r4, #0
 8005bee:	d136      	bne.n	8005c5e <__ssvfscanf_r+0x5d6>
 8005bf0:	f8d7 9000 	ldr.w	r9, [r7]
 8005bf4:	1d3c      	adds	r4, r7, #4
 8005bf6:	464f      	mov	r7, r9
 8005bf8:	f001 f936 	bl	8006e68 <__locale_ctype_ptr>
 8005bfc:	682a      	ldr	r2, [r5, #0]
 8005bfe:	7813      	ldrb	r3, [r2, #0]
 8005c00:	4418      	add	r0, r3
 8005c02:	7843      	ldrb	r3, [r0, #1]
 8005c04:	071b      	lsls	r3, r3, #28
 8005c06:	d414      	bmi.n	8005c32 <__ssvfscanf_r+0x5aa>
 8005c08:	686b      	ldr	r3, [r5, #4]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	606b      	str	r3, [r5, #4]
 8005c0e:	1c53      	adds	r3, r2, #1
 8005c10:	602b      	str	r3, [r5, #0]
 8005c12:	7813      	ldrb	r3, [r2, #0]
 8005c14:	f807 3b01 	strb.w	r3, [r7], #1
 8005c18:	1bf3      	subs	r3, r6, r7
 8005c1a:	eb19 0f03 	cmn.w	r9, r3
 8005c1e:	d008      	beq.n	8005c32 <__ssvfscanf_r+0x5aa>
 8005c20:	686b      	ldr	r3, [r5, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	dce8      	bgt.n	8005bf8 <__ssvfscanf_r+0x570>
 8005c26:	4629      	mov	r1, r5
 8005c28:	4640      	mov	r0, r8
 8005c2a:	f003 f93e 	bl	8008eaa <__ssrefill_r>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	d0e2      	beq.n	8005bf8 <__ssvfscanf_r+0x570>
 8005c32:	2300      	movs	r3, #0
 8005c34:	703b      	strb	r3, [r7, #0]
 8005c36:	eba7 0709 	sub.w	r7, r7, r9
 8005c3a:	44bb      	add	fp, r7
 8005c3c:	e70a      	b.n	8005a54 <__ssvfscanf_r+0x3cc>
 8005c3e:	686a      	ldr	r2, [r5, #4]
 8005c40:	f109 0901 	add.w	r9, r9, #1
 8005c44:	3a01      	subs	r2, #1
 8005c46:	3301      	adds	r3, #1
 8005c48:	454e      	cmp	r6, r9
 8005c4a:	606a      	str	r2, [r5, #4]
 8005c4c:	602b      	str	r3, [r5, #0]
 8005c4e:	d00e      	beq.n	8005c6e <__ssvfscanf_r+0x5e6>
 8005c50:	2a00      	cmp	r2, #0
 8005c52:	dc04      	bgt.n	8005c5e <__ssvfscanf_r+0x5d6>
 8005c54:	4629      	mov	r1, r5
 8005c56:	4640      	mov	r0, r8
 8005c58:	f003 f927 	bl	8008eaa <__ssrefill_r>
 8005c5c:	b938      	cbnz	r0, 8005c6e <__ssvfscanf_r+0x5e6>
 8005c5e:	f001 f903 	bl	8006e68 <__locale_ctype_ptr>
 8005c62:	682b      	ldr	r3, [r5, #0]
 8005c64:	781a      	ldrb	r2, [r3, #0]
 8005c66:	4410      	add	r0, r2
 8005c68:	7842      	ldrb	r2, [r0, #1]
 8005c6a:	0712      	lsls	r2, r2, #28
 8005c6c:	d5e7      	bpl.n	8005c3e <__ssvfscanf_r+0x5b6>
 8005c6e:	44cb      	add	fp, r9
 8005c70:	e522      	b.n	80056b8 <__ssvfscanf_r+0x30>
 8005c72:	1e73      	subs	r3, r6, #1
 8005c74:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8005c78:	bf88      	it	hi
 8005c7a:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 8005c7e:	f04f 0300 	mov.w	r3, #0
 8005c82:	bf8a      	itet	hi
 8005c84:	eb06 0a00 	addhi.w	sl, r6, r0
 8005c88:	f04f 0a00 	movls.w	sl, #0
 8005c8c:	f240 165d 	movwhi	r6, #349	; 0x15d
 8005c90:	f444 6458 	orr.w	r4, r4, #3456	; 0xd80
 8005c94:	9307      	str	r3, [sp, #28]
 8005c96:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005c9a:	682a      	ldr	r2, [r5, #0]
 8005c9c:	7813      	ldrb	r3, [r2, #0]
 8005c9e:	2b39      	cmp	r3, #57	; 0x39
 8005ca0:	d82d      	bhi.n	8005cfe <__ssvfscanf_r+0x676>
 8005ca2:	2b38      	cmp	r3, #56	; 0x38
 8005ca4:	d275      	bcs.n	8005d92 <__ssvfscanf_r+0x70a>
 8005ca6:	2b30      	cmp	r3, #48	; 0x30
 8005ca8:	d045      	beq.n	8005d36 <__ssvfscanf_r+0x6ae>
 8005caa:	d86a      	bhi.n	8005d82 <__ssvfscanf_r+0x6fa>
 8005cac:	2b2b      	cmp	r3, #43	; 0x2b
 8005cae:	d078      	beq.n	8005da2 <__ssvfscanf_r+0x71a>
 8005cb0:	2b2d      	cmp	r3, #45	; 0x2d
 8005cb2:	d076      	beq.n	8005da2 <__ssvfscanf_r+0x71a>
 8005cb4:	05e3      	lsls	r3, r4, #23
 8005cb6:	d50f      	bpl.n	8005cd8 <__ssvfscanf_r+0x650>
 8005cb8:	ab52      	add	r3, sp, #328	; 0x148
 8005cba:	4599      	cmp	r9, r3
 8005cbc:	d908      	bls.n	8005cd0 <__ssvfscanf_r+0x648>
 8005cbe:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 8005cc2:	f109 36ff 	add.w	r6, r9, #4294967295
 8005cc6:	462a      	mov	r2, r5
 8005cc8:	4640      	mov	r0, r8
 8005cca:	f003 f8b1 	bl	8008e30 <_sungetc_r>
 8005cce:	46b1      	mov	r9, r6
 8005cd0:	ab52      	add	r3, sp, #328	; 0x148
 8005cd2:	4599      	cmp	r9, r3
 8005cd4:	f43f adc0 	beq.w	8005858 <__ssvfscanf_r+0x1d0>
 8005cd8:	f014 0210 	ands.w	r2, r4, #16
 8005cdc:	f040 8088 	bne.w	8005df0 <__ssvfscanf_r+0x768>
 8005ce0:	9b03      	ldr	r3, [sp, #12]
 8005ce2:	a952      	add	r1, sp, #328	; 0x148
 8005ce4:	4640      	mov	r0, r8
 8005ce6:	9e05      	ldr	r6, [sp, #20]
 8005ce8:	f889 2000 	strb.w	r2, [r9]
 8005cec:	47b0      	blx	r6
 8005cee:	f014 0f20 	tst.w	r4, #32
 8005cf2:	f107 0304 	add.w	r3, r7, #4
 8005cf6:	d060      	beq.n	8005dba <__ssvfscanf_r+0x732>
 8005cf8:	683a      	ldr	r2, [r7, #0]
 8005cfa:	6010      	str	r0, [r2, #0]
 8005cfc:	e061      	b.n	8005dc2 <__ssvfscanf_r+0x73a>
 8005cfe:	2b58      	cmp	r3, #88	; 0x58
 8005d00:	d00d      	beq.n	8005d1e <__ssvfscanf_r+0x696>
 8005d02:	d806      	bhi.n	8005d12 <__ssvfscanf_r+0x68a>
 8005d04:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
 8005d08:	2905      	cmp	r1, #5
 8005d0a:	d8d3      	bhi.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005d0c:	9903      	ldr	r1, [sp, #12]
 8005d0e:	290a      	cmp	r1, #10
 8005d10:	e045      	b.n	8005d9e <__ssvfscanf_r+0x716>
 8005d12:	2b61      	cmp	r3, #97	; 0x61
 8005d14:	d3ce      	bcc.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005d16:	2b66      	cmp	r3, #102	; 0x66
 8005d18:	d9f8      	bls.n	8005d0c <__ssvfscanf_r+0x684>
 8005d1a:	2b78      	cmp	r3, #120	; 0x78
 8005d1c:	d1ca      	bne.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005d1e:	f404 61c0 	and.w	r1, r4, #1536	; 0x600
 8005d22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005d26:	d1c5      	bne.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005d28:	2110      	movs	r1, #16
 8005d2a:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8005d2e:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8005d32:	9103      	str	r1, [sp, #12]
 8005d34:	e00b      	b.n	8005d4e <__ssvfscanf_r+0x6c6>
 8005d36:	0521      	lsls	r1, r4, #20
 8005d38:	d509      	bpl.n	8005d4e <__ssvfscanf_r+0x6c6>
 8005d3a:	9903      	ldr	r1, [sp, #12]
 8005d3c:	b919      	cbnz	r1, 8005d46 <__ssvfscanf_r+0x6be>
 8005d3e:	2108      	movs	r1, #8
 8005d40:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005d44:	9103      	str	r1, [sp, #12]
 8005d46:	0560      	lsls	r0, r4, #21
 8005d48:	d506      	bpl.n	8005d58 <__ssvfscanf_r+0x6d0>
 8005d4a:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 8005d4e:	f889 3000 	strb.w	r3, [r9]
 8005d52:	f109 0901 	add.w	r9, r9, #1
 8005d56:	e00a      	b.n	8005d6e <__ssvfscanf_r+0x6e6>
 8005d58:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8005d5c:	f1ba 0f00 	cmp.w	sl, #0
 8005d60:	d002      	beq.n	8005d68 <__ssvfscanf_r+0x6e0>
 8005d62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d66:	3601      	adds	r6, #1
 8005d68:	9b07      	ldr	r3, [sp, #28]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	9307      	str	r3, [sp, #28]
 8005d6e:	686b      	ldr	r3, [r5, #4]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	606b      	str	r3, [r5, #4]
 8005d76:	dd19      	ble.n	8005dac <__ssvfscanf_r+0x724>
 8005d78:	3201      	adds	r2, #1
 8005d7a:	602a      	str	r2, [r5, #0]
 8005d7c:	3e01      	subs	r6, #1
 8005d7e:	d18c      	bne.n	8005c9a <__ssvfscanf_r+0x612>
 8005d80:	e798      	b.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005d82:	9803      	ldr	r0, [sp, #12]
 8005d84:	49ad      	ldr	r1, [pc, #692]	; (800603c <__ssvfscanf_r+0x9b4>)
 8005d86:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 8005d8a:	9103      	str	r1, [sp, #12]
 8005d8c:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8005d90:	e7dd      	b.n	8005d4e <__ssvfscanf_r+0x6c6>
 8005d92:	9803      	ldr	r0, [sp, #12]
 8005d94:	49a9      	ldr	r1, [pc, #676]	; (800603c <__ssvfscanf_r+0x9b4>)
 8005d96:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 8005d9a:	9103      	str	r1, [sp, #12]
 8005d9c:	2908      	cmp	r1, #8
 8005d9e:	dcf5      	bgt.n	8005d8c <__ssvfscanf_r+0x704>
 8005da0:	e788      	b.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005da2:	0621      	lsls	r1, r4, #24
 8005da4:	d586      	bpl.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005da6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005daa:	e7d0      	b.n	8005d4e <__ssvfscanf_r+0x6c6>
 8005dac:	4629      	mov	r1, r5
 8005dae:	4640      	mov	r0, r8
 8005db0:	f003 f87b 	bl	8008eaa <__ssrefill_r>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d0e1      	beq.n	8005d7c <__ssvfscanf_r+0x6f4>
 8005db8:	e77c      	b.n	8005cb4 <__ssvfscanf_r+0x62c>
 8005dba:	0766      	lsls	r6, r4, #29
 8005dbc:	d503      	bpl.n	8005dc6 <__ssvfscanf_r+0x73e>
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	8010      	strh	r0, [r2, #0]
 8005dc2:	461f      	mov	r7, r3
 8005dc4:	e011      	b.n	8005dea <__ssvfscanf_r+0x762>
 8005dc6:	f014 0201 	ands.w	r2, r4, #1
 8005dca:	d195      	bne.n	8005cf8 <__ssvfscanf_r+0x670>
 8005dcc:	07a1      	lsls	r1, r4, #30
 8005dce:	d593      	bpl.n	8005cf8 <__ssvfscanf_r+0x670>
 8005dd0:	4b9b      	ldr	r3, [pc, #620]	; (8006040 <__ssvfscanf_r+0x9b8>)
 8005dd2:	9905      	ldr	r1, [sp, #20]
 8005dd4:	4640      	mov	r0, r8
 8005dd6:	4299      	cmp	r1, r3
 8005dd8:	9b03      	ldr	r3, [sp, #12]
 8005dda:	a952      	add	r1, sp, #328	; 0x148
 8005ddc:	d10f      	bne.n	8005dfe <__ssvfscanf_r+0x776>
 8005dde:	f002 ff9b 	bl	8008d18 <_strtoull_r>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	3704      	adds	r7, #4
 8005de6:	e9c3 0100 	strd	r0, r1, [r3]
 8005dea:	9b04      	ldr	r3, [sp, #16]
 8005dec:	3301      	adds	r3, #1
 8005dee:	9304      	str	r3, [sp, #16]
 8005df0:	ab52      	add	r3, sp, #328	; 0x148
 8005df2:	eba9 0903 	sub.w	r9, r9, r3
 8005df6:	9b07      	ldr	r3, [sp, #28]
 8005df8:	444b      	add	r3, r9
 8005dfa:	449b      	add	fp, r3
 8005dfc:	e45c      	b.n	80056b8 <__ssvfscanf_r+0x30>
 8005dfe:	f002 fe49 	bl	8008a94 <_strtoll_r>
 8005e02:	e7ee      	b.n	8005de2 <__ssvfscanf_r+0x75a>
 8005e04:	4640      	mov	r0, r8
 8005e06:	f001 f83f 	bl	8006e88 <_localeconv_r>
 8005e0a:	6803      	ldr	r3, [r0, #0]
 8005e0c:	f444 64f0 	orr.w	r4, r4, #1920	; 0x780
 8005e10:	930c      	str	r3, [sp, #48]	; 0x30
 8005e12:	1e73      	subs	r3, r6, #1
 8005e14:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8005e18:	bf88      	it	hi
 8005e1a:	f46f 7cae 	mvnhi.w	ip, #348	; 0x15c
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	bf8a      	itet	hi
 8005e24:	44b4      	addhi	ip, r6
 8005e26:	f04f 0c00 	movls.w	ip, #0
 8005e2a:	f240 165d 	movwhi	r6, #349	; 0x15d
 8005e2e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e30:	9309      	str	r3, [sp, #36]	; 0x24
 8005e32:	9307      	str	r3, [sp, #28]
 8005e34:	9308      	str	r3, [sp, #32]
 8005e36:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8005e3a:	682a      	ldr	r2, [r5, #0]
 8005e3c:	7811      	ldrb	r1, [r2, #0]
 8005e3e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005e40:	294e      	cmp	r1, #78	; 0x4e
 8005e42:	f000 809f 	beq.w	8005f84 <__ssvfscanf_r+0x8fc>
 8005e46:	d83c      	bhi.n	8005ec2 <__ssvfscanf_r+0x83a>
 8005e48:	2939      	cmp	r1, #57	; 0x39
 8005e4a:	d80e      	bhi.n	8005e6a <__ssvfscanf_r+0x7e2>
 8005e4c:	2931      	cmp	r1, #49	; 0x31
 8005e4e:	f080 808f 	bcs.w	8005f70 <__ssvfscanf_r+0x8e8>
 8005e52:	292d      	cmp	r1, #45	; 0x2d
 8005e54:	d003      	beq.n	8005e5e <__ssvfscanf_r+0x7d6>
 8005e56:	2930      	cmp	r1, #48	; 0x30
 8005e58:	d06e      	beq.n	8005f38 <__ssvfscanf_r+0x8b0>
 8005e5a:	292b      	cmp	r1, #43	; 0x2b
 8005e5c:	d10b      	bne.n	8005e76 <__ssvfscanf_r+0x7ee>
 8005e5e:	0622      	lsls	r2, r4, #24
 8005e60:	f140 80ab 	bpl.w	8005fba <__ssvfscanf_r+0x932>
 8005e64:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005e68:	e087      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005e6a:	2945      	cmp	r1, #69	; 0x45
 8005e6c:	d03c      	beq.n	8005ee8 <__ssvfscanf_r+0x860>
 8005e6e:	d810      	bhi.n	8005e92 <__ssvfscanf_r+0x80a>
 8005e70:	2941      	cmp	r1, #65	; 0x41
 8005e72:	f000 80a0 	beq.w	8005fb6 <__ssvfscanf_r+0x92e>
 8005e76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e78:	f892 e000 	ldrb.w	lr, [r2]
 8005e7c:	458e      	cmp	lr, r1
 8005e7e:	f040 809c 	bne.w	8005fba <__ssvfscanf_r+0x932>
 8005e82:	05a0      	lsls	r0, r4, #22
 8005e84:	f140 8099 	bpl.w	8005fba <__ssvfscanf_r+0x932>
 8005e88:	9a07      	ldr	r2, [sp, #28]
 8005e8a:	f424 7420 	bic.w	r4, r4, #640	; 0x280
 8005e8e:	9208      	str	r2, [sp, #32]
 8005e90:	e073      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005e92:	2946      	cmp	r1, #70	; 0x46
 8005e94:	f000 80a9 	beq.w	8005fea <__ssvfscanf_r+0x962>
 8005e98:	2949      	cmp	r1, #73	; 0x49
 8005e9a:	d1ec      	bne.n	8005e76 <__ssvfscanf_r+0x7ee>
 8005e9c:	f1b9 0f00 	cmp.w	r9, #0
 8005ea0:	f040 809d 	bne.w	8005fde <__ssvfscanf_r+0x956>
 8005ea4:	9807      	ldr	r0, [sp, #28]
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	f040 8089 	bne.w	8005fbe <__ssvfscanf_r+0x936>
 8005eac:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 8005eb0:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 8005eb4:	f040 8085 	bne.w	8005fc2 <__ssvfscanf_r+0x93a>
 8005eb8:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8005ebc:	f04f 0901 	mov.w	r9, #1
 8005ec0:	e05b      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005ec2:	2966      	cmp	r1, #102	; 0x66
 8005ec4:	f000 8091 	beq.w	8005fea <__ssvfscanf_r+0x962>
 8005ec8:	d827      	bhi.n	8005f1a <__ssvfscanf_r+0x892>
 8005eca:	2959      	cmp	r1, #89	; 0x59
 8005ecc:	d02e      	beq.n	8005f2c <__ssvfscanf_r+0x8a4>
 8005ece:	d807      	bhi.n	8005ee0 <__ssvfscanf_r+0x858>
 8005ed0:	2954      	cmp	r1, #84	; 0x54
 8005ed2:	d1d0      	bne.n	8005e76 <__ssvfscanf_r+0x7ee>
 8005ed4:	f1b9 0f06 	cmp.w	r9, #6
 8005ed8:	d16f      	bne.n	8005fba <__ssvfscanf_r+0x932>
 8005eda:	f04f 0907 	mov.w	r9, #7
 8005ede:	e04c      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005ee0:	2961      	cmp	r1, #97	; 0x61
 8005ee2:	d068      	beq.n	8005fb6 <__ssvfscanf_r+0x92e>
 8005ee4:	2965      	cmp	r1, #101	; 0x65
 8005ee6:	d1c6      	bne.n	8005e76 <__ssvfscanf_r+0x7ee>
 8005ee8:	f404 6ea0 	and.w	lr, r4, #1280	; 0x500
 8005eec:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 8005ef0:	d004      	beq.n	8005efc <__ssvfscanf_r+0x874>
 8005ef2:	0560      	lsls	r0, r4, #21
 8005ef4:	d561      	bpl.n	8005fba <__ssvfscanf_r+0x932>
 8005ef6:	9807      	ldr	r0, [sp, #28]
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d062      	beq.n	8005fc2 <__ssvfscanf_r+0x93a>
 8005efc:	05a2      	lsls	r2, r4, #22
 8005efe:	d405      	bmi.n	8005f0c <__ssvfscanf_r+0x884>
 8005f00:	9807      	ldr	r0, [sp, #28]
 8005f02:	9a08      	ldr	r2, [sp, #32]
 8005f04:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8005f08:	1a80      	subs	r0, r0, r2
 8005f0a:	9009      	str	r0, [sp, #36]	; 0x24
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8005f12:	f444 74c0 	orr.w	r4, r4, #384	; 0x180
 8005f16:	9207      	str	r2, [sp, #28]
 8005f18:	e02f      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005f1a:	296e      	cmp	r1, #110	; 0x6e
 8005f1c:	d032      	beq.n	8005f84 <__ssvfscanf_r+0x8fc>
 8005f1e:	d801      	bhi.n	8005f24 <__ssvfscanf_r+0x89c>
 8005f20:	2969      	cmp	r1, #105	; 0x69
 8005f22:	e7ba      	b.n	8005e9a <__ssvfscanf_r+0x812>
 8005f24:	2974      	cmp	r1, #116	; 0x74
 8005f26:	d0d5      	beq.n	8005ed4 <__ssvfscanf_r+0x84c>
 8005f28:	2979      	cmp	r1, #121	; 0x79
 8005f2a:	d1a4      	bne.n	8005e76 <__ssvfscanf_r+0x7ee>
 8005f2c:	f1b9 0f07 	cmp.w	r9, #7
 8005f30:	d143      	bne.n	8005fba <__ssvfscanf_r+0x932>
 8005f32:	f04f 0908 	mov.w	r9, #8
 8005f36:	e020      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005f38:	05e0      	lsls	r0, r4, #23
 8005f3a:	d519      	bpl.n	8005f70 <__ssvfscanf_r+0x8e8>
 8005f3c:	9907      	ldr	r1, [sp, #28]
 8005f3e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005f42:	3101      	adds	r1, #1
 8005f44:	9107      	str	r1, [sp, #28]
 8005f46:	f1bc 0f00 	cmp.w	ip, #0
 8005f4a:	d002      	beq.n	8005f52 <__ssvfscanf_r+0x8ca>
 8005f4c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005f50:	3601      	adds	r6, #1
 8005f52:	6869      	ldr	r1, [r5, #4]
 8005f54:	3e01      	subs	r6, #1
 8005f56:	3901      	subs	r1, #1
 8005f58:	2900      	cmp	r1, #0
 8005f5a:	f10b 0b01 	add.w	fp, fp, #1
 8005f5e:	6069      	str	r1, [r5, #4]
 8005f60:	dd4d      	ble.n	8005ffe <__ssvfscanf_r+0x976>
 8005f62:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005f64:	3001      	adds	r0, #1
 8005f66:	6028      	str	r0, [r5, #0]
 8005f68:	2e00      	cmp	r6, #0
 8005f6a:	f47f af66 	bne.w	8005e3a <__ssvfscanf_r+0x7b2>
 8005f6e:	e024      	b.n	8005fba <__ssvfscanf_r+0x932>
 8005f70:	eb13 0f09 	cmn.w	r3, r9
 8005f74:	d121      	bne.n	8005fba <__ssvfscanf_r+0x932>
 8005f76:	f424 74c0 	bic.w	r4, r4, #384	; 0x180
 8005f7a:	f88a 1000 	strb.w	r1, [sl]
 8005f7e:	f10a 0a01 	add.w	sl, sl, #1
 8005f82:	e7e6      	b.n	8005f52 <__ssvfscanf_r+0x8ca>
 8005f84:	b953      	cbnz	r3, 8005f9c <__ssvfscanf_r+0x914>
 8005f86:	9807      	ldr	r0, [sp, #28]
 8005f88:	b950      	cbnz	r0, 8005fa0 <__ssvfscanf_r+0x918>
 8005f8a:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 8005f8e:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 8005f92:	d105      	bne.n	8005fa0 <__ssvfscanf_r+0x918>
 8005f94:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e7ee      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d02a      	beq.n	8005ff6 <__ssvfscanf_r+0x96e>
 8005fa0:	f1b9 0f01 	cmp.w	r9, #1
 8005fa4:	d002      	beq.n	8005fac <__ssvfscanf_r+0x924>
 8005fa6:	f1b9 0f04 	cmp.w	r9, #4
 8005faa:	d106      	bne.n	8005fba <__ssvfscanf_r+0x932>
 8005fac:	f109 0901 	add.w	r9, r9, #1
 8005fb0:	fa5f f989 	uxtb.w	r9, r9
 8005fb4:	e7e1      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d01f      	beq.n	8005ffa <__ssvfscanf_r+0x972>
 8005fba:	9a07      	ldr	r2, [sp, #28]
 8005fbc:	b10a      	cbz	r2, 8005fc2 <__ssvfscanf_r+0x93a>
 8005fbe:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d827      	bhi.n	8006018 <__ssvfscanf_r+0x990>
 8005fc8:	ac52      	add	r4, sp, #328	; 0x148
 8005fca:	45a2      	cmp	sl, r4
 8005fcc:	f67f ac44 	bls.w	8005858 <__ssvfscanf_r+0x1d0>
 8005fd0:	462a      	mov	r2, r5
 8005fd2:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	f002 ff2a 	bl	8008e30 <_sungetc_r>
 8005fdc:	e7f5      	b.n	8005fca <__ssvfscanf_r+0x942>
 8005fde:	f1b9 0f03 	cmp.w	r9, #3
 8005fe2:	d0e3      	beq.n	8005fac <__ssvfscanf_r+0x924>
 8005fe4:	f1b9 0f05 	cmp.w	r9, #5
 8005fe8:	e7df      	b.n	8005faa <__ssvfscanf_r+0x922>
 8005fea:	f1b9 0f02 	cmp.w	r9, #2
 8005fee:	d1e4      	bne.n	8005fba <__ssvfscanf_r+0x932>
 8005ff0:	f04f 0903 	mov.w	r9, #3
 8005ff4:	e7c1      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e7bf      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e7bd      	b.n	8005f7a <__ssvfscanf_r+0x8f2>
 8005ffe:	4629      	mov	r1, r5
 8006000:	4640      	mov	r0, r8
 8006002:	930d      	str	r3, [sp, #52]	; 0x34
 8006004:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8006008:	f002 ff4f 	bl	8008eaa <__ssrefill_r>
 800600c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
 8006010:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006012:	2800      	cmp	r0, #0
 8006014:	d0a8      	beq.n	8005f68 <__ssvfscanf_r+0x8e0>
 8006016:	e7d0      	b.n	8005fba <__ssvfscanf_r+0x932>
 8006018:	f109 33ff 	add.w	r3, r9, #4294967295
 800601c:	2b06      	cmp	r3, #6
 800601e:	d81b      	bhi.n	8006058 <__ssvfscanf_r+0x9d0>
 8006020:	f1b9 0f02 	cmp.w	r9, #2
 8006024:	d80e      	bhi.n	8006044 <__ssvfscanf_r+0x9bc>
 8006026:	ac52      	add	r4, sp, #328	; 0x148
 8006028:	45a2      	cmp	sl, r4
 800602a:	f67f ac15 	bls.w	8005858 <__ssvfscanf_r+0x1d0>
 800602e:	462a      	mov	r2, r5
 8006030:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006034:	4640      	mov	r0, r8
 8006036:	f002 fefb 	bl	8008e30 <_sungetc_r>
 800603a:	e7f5      	b.n	8006028 <__ssvfscanf_r+0x9a0>
 800603c:	0800a41a 	.word	0x0800a41a
 8006040:	08008bb5 	.word	0x08008bb5
 8006044:	f1a9 0903 	sub.w	r9, r9, #3
 8006048:	fa5f f989 	uxtb.w	r9, r9
 800604c:	ebaa 0609 	sub.w	r6, sl, r9
 8006050:	45b2      	cmp	sl, r6
 8006052:	d110      	bne.n	8006076 <__ssvfscanf_r+0x9ee>
 8006054:	ebab 0b09 	sub.w	fp, fp, r9
 8006058:	05e2      	lsls	r2, r4, #23
 800605a:	d52d      	bpl.n	80060b8 <__ssvfscanf_r+0xa30>
 800605c:	0563      	lsls	r3, r4, #21
 800605e:	d511      	bpl.n	8006084 <__ssvfscanf_r+0x9fc>
 8006060:	ac52      	add	r4, sp, #328	; 0x148
 8006062:	45a2      	cmp	sl, r4
 8006064:	f67f abf8 	bls.w	8005858 <__ssvfscanf_r+0x1d0>
 8006068:	462a      	mov	r2, r5
 800606a:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 800606e:	4640      	mov	r0, r8
 8006070:	f002 fede 	bl	8008e30 <_sungetc_r>
 8006074:	e7f5      	b.n	8006062 <__ssvfscanf_r+0x9da>
 8006076:	462a      	mov	r2, r5
 8006078:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 800607c:	4640      	mov	r0, r8
 800607e:	f002 fed7 	bl	8008e30 <_sungetc_r>
 8006082:	e7e5      	b.n	8006050 <__ssvfscanf_r+0x9c8>
 8006084:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8006088:	f10a 36ff 	add.w	r6, sl, #4294967295
 800608c:	2965      	cmp	r1, #101	; 0x65
 800608e:	f10b 39ff 	add.w	r9, fp, #4294967295
 8006092:	d00b      	beq.n	80060ac <__ssvfscanf_r+0xa24>
 8006094:	2945      	cmp	r1, #69	; 0x45
 8006096:	d009      	beq.n	80060ac <__ssvfscanf_r+0xa24>
 8006098:	462a      	mov	r2, r5
 800609a:	4640      	mov	r0, r8
 800609c:	f002 fec8 	bl	8008e30 <_sungetc_r>
 80060a0:	f81a 1c02 	ldrb.w	r1, [sl, #-2]
 80060a4:	f1aa 0602 	sub.w	r6, sl, #2
 80060a8:	f1ab 0902 	sub.w	r9, fp, #2
 80060ac:	462a      	mov	r2, r5
 80060ae:	4640      	mov	r0, r8
 80060b0:	f002 febe 	bl	8008e30 <_sungetc_r>
 80060b4:	46cb      	mov	fp, r9
 80060b6:	46b2      	mov	sl, r6
 80060b8:	f014 0210 	ands.w	r2, r4, #16
 80060bc:	f47f aafc 	bne.w	80056b8 <__ssvfscanf_r+0x30>
 80060c0:	f404 63c0 	and.w	r3, r4, #1536	; 0x600
 80060c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060c8:	f88a 2000 	strb.w	r2, [sl]
 80060cc:	d119      	bne.n	8006102 <__ssvfscanf_r+0xa7a>
 80060ce:	9a08      	ldr	r2, [sp, #32]
 80060d0:	9b07      	ldr	r3, [sp, #28]
 80060d2:	1a9b      	subs	r3, r3, r2
 80060d4:	425a      	negs	r2, r3
 80060d6:	bb0b      	cbnz	r3, 800611c <__ssvfscanf_r+0xa94>
 80060d8:	2200      	movs	r2, #0
 80060da:	a952      	add	r1, sp, #328	; 0x148
 80060dc:	4640      	mov	r0, r8
 80060de:	f002 fb93 	bl	8008808 <_strtod_r>
 80060e2:	f014 0f01 	tst.w	r4, #1
 80060e6:	4681      	mov	r9, r0
 80060e8:	468a      	mov	sl, r1
 80060ea:	f107 0604 	add.w	r6, r7, #4
 80060ee:	d020      	beq.n	8006132 <__ssvfscanf_r+0xaaa>
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	e883 0600 	stmia.w	r3, {r9, sl}
 80060f6:	9b04      	ldr	r3, [sp, #16]
 80060f8:	4637      	mov	r7, r6
 80060fa:	3301      	adds	r3, #1
 80060fc:	9304      	str	r3, [sp, #16]
 80060fe:	f7ff badb 	b.w	80056b8 <__ssvfscanf_r+0x30>
 8006102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006104:	2b00      	cmp	r3, #0
 8006106:	d0e7      	beq.n	80060d8 <__ssvfscanf_r+0xa50>
 8006108:	990a      	ldr	r1, [sp, #40]	; 0x28
 800610a:	230a      	movs	r3, #10
 800610c:	3101      	adds	r1, #1
 800610e:	4640      	mov	r0, r8
 8006110:	f002 fc0a 	bl	8008928 <_strtol_r>
 8006114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006116:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800611a:	1ac2      	subs	r2, r0, r3
 800611c:	f20d 239b 	addw	r3, sp, #667	; 0x29b
 8006120:	459a      	cmp	sl, r3
 8006122:	bf28      	it	cs
 8006124:	f20d 2a9a 	addwcs	sl, sp, #666	; 0x29a
 8006128:	490d      	ldr	r1, [pc, #52]	; (8006160 <__ssvfscanf_r+0xad8>)
 800612a:	4650      	mov	r0, sl
 800612c:	f7fb fedd 	bl	8001eea <siprintf>
 8006130:	e7d2      	b.n	80060d8 <__ssvfscanf_r+0xa50>
 8006132:	f014 0402 	ands.w	r4, r4, #2
 8006136:	d1db      	bne.n	80060f0 <__ssvfscanf_r+0xa68>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	683f      	ldr	r7, [r7, #0]
 800613e:	f7fa fc61 	bl	8000a04 <__aeabi_dcmpun>
 8006142:	b120      	cbz	r0, 800614e <__ssvfscanf_r+0xac6>
 8006144:	4620      	mov	r0, r4
 8006146:	f001 fd41 	bl	8007bcc <nanf>
 800614a:	6038      	str	r0, [r7, #0]
 800614c:	e7d3      	b.n	80060f6 <__ssvfscanf_r+0xa6e>
 800614e:	4648      	mov	r0, r9
 8006150:	4651      	mov	r1, sl
 8006152:	f7fa fcb5 	bl	8000ac0 <__aeabi_d2f>
 8006156:	e7f8      	b.n	800614a <__ssvfscanf_r+0xac2>
 8006158:	f04f 33ff 	mov.w	r3, #4294967295
 800615c:	f7ff bb92 	b.w	8005884 <__ssvfscanf_r+0x1fc>
 8006160:	0800a414 	.word	0x0800a414

08006164 <quorem>:
 8006164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006168:	6903      	ldr	r3, [r0, #16]
 800616a:	690c      	ldr	r4, [r1, #16]
 800616c:	4680      	mov	r8, r0
 800616e:	429c      	cmp	r4, r3
 8006170:	f300 8082 	bgt.w	8006278 <quorem+0x114>
 8006174:	3c01      	subs	r4, #1
 8006176:	f101 0714 	add.w	r7, r1, #20
 800617a:	f100 0614 	add.w	r6, r0, #20
 800617e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006182:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006186:	3501      	adds	r5, #1
 8006188:	fbb0 f5f5 	udiv	r5, r0, r5
 800618c:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006190:	eb06 030e 	add.w	r3, r6, lr
 8006194:	eb07 090e 	add.w	r9, r7, lr
 8006198:	9301      	str	r3, [sp, #4]
 800619a:	b38d      	cbz	r5, 8006200 <quorem+0x9c>
 800619c:	f04f 0a00 	mov.w	sl, #0
 80061a0:	4638      	mov	r0, r7
 80061a2:	46b4      	mov	ip, r6
 80061a4:	46d3      	mov	fp, sl
 80061a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80061aa:	b293      	uxth	r3, r2
 80061ac:	fb05 a303 	mla	r3, r5, r3, sl
 80061b0:	0c12      	lsrs	r2, r2, #16
 80061b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80061b6:	fb05 a202 	mla	r2, r5, r2, sl
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	ebab 0303 	sub.w	r3, fp, r3
 80061c0:	f8bc b000 	ldrh.w	fp, [ip]
 80061c4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80061c8:	445b      	add	r3, fp
 80061ca:	fa1f fb82 	uxth.w	fp, r2
 80061ce:	f8dc 2000 	ldr.w	r2, [ip]
 80061d2:	4581      	cmp	r9, r0
 80061d4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80061d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061dc:	b29b      	uxth	r3, r3
 80061de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061e2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80061e6:	f84c 3b04 	str.w	r3, [ip], #4
 80061ea:	d2dc      	bcs.n	80061a6 <quorem+0x42>
 80061ec:	f856 300e 	ldr.w	r3, [r6, lr]
 80061f0:	b933      	cbnz	r3, 8006200 <quorem+0x9c>
 80061f2:	9b01      	ldr	r3, [sp, #4]
 80061f4:	3b04      	subs	r3, #4
 80061f6:	429e      	cmp	r6, r3
 80061f8:	461a      	mov	r2, r3
 80061fa:	d331      	bcc.n	8006260 <quorem+0xfc>
 80061fc:	f8c8 4010 	str.w	r4, [r8, #16]
 8006200:	4640      	mov	r0, r8
 8006202:	f001 fb02 	bl	800780a <__mcmp>
 8006206:	2800      	cmp	r0, #0
 8006208:	db26      	blt.n	8006258 <quorem+0xf4>
 800620a:	4630      	mov	r0, r6
 800620c:	f04f 0e00 	mov.w	lr, #0
 8006210:	3501      	adds	r5, #1
 8006212:	f857 1b04 	ldr.w	r1, [r7], #4
 8006216:	f8d0 c000 	ldr.w	ip, [r0]
 800621a:	b28b      	uxth	r3, r1
 800621c:	ebae 0303 	sub.w	r3, lr, r3
 8006220:	fa1f f28c 	uxth.w	r2, ip
 8006224:	4413      	add	r3, r2
 8006226:	0c0a      	lsrs	r2, r1, #16
 8006228:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800622c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006230:	b29b      	uxth	r3, r3
 8006232:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006236:	45b9      	cmp	r9, r7
 8006238:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800623c:	f840 3b04 	str.w	r3, [r0], #4
 8006240:	d2e7      	bcs.n	8006212 <quorem+0xae>
 8006242:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006246:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800624a:	b92a      	cbnz	r2, 8006258 <quorem+0xf4>
 800624c:	3b04      	subs	r3, #4
 800624e:	429e      	cmp	r6, r3
 8006250:	461a      	mov	r2, r3
 8006252:	d30b      	bcc.n	800626c <quorem+0x108>
 8006254:	f8c8 4010 	str.w	r4, [r8, #16]
 8006258:	4628      	mov	r0, r5
 800625a:	b003      	add	sp, #12
 800625c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	3b04      	subs	r3, #4
 8006264:	2a00      	cmp	r2, #0
 8006266:	d1c9      	bne.n	80061fc <quorem+0x98>
 8006268:	3c01      	subs	r4, #1
 800626a:	e7c4      	b.n	80061f6 <quorem+0x92>
 800626c:	6812      	ldr	r2, [r2, #0]
 800626e:	3b04      	subs	r3, #4
 8006270:	2a00      	cmp	r2, #0
 8006272:	d1ef      	bne.n	8006254 <quorem+0xf0>
 8006274:	3c01      	subs	r4, #1
 8006276:	e7ea      	b.n	800624e <quorem+0xea>
 8006278:	2000      	movs	r0, #0
 800627a:	e7ee      	b.n	800625a <quorem+0xf6>
 800627c:	0000      	movs	r0, r0
	...

08006280 <_dtoa_r>:
 8006280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006284:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006286:	b095      	sub	sp, #84	; 0x54
 8006288:	4604      	mov	r4, r0
 800628a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800628c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006290:	b93e      	cbnz	r6, 80062a2 <_dtoa_r+0x22>
 8006292:	2010      	movs	r0, #16
 8006294:	f000 fe06 	bl	8006ea4 <malloc>
 8006298:	6260      	str	r0, [r4, #36]	; 0x24
 800629a:	6046      	str	r6, [r0, #4]
 800629c:	6086      	str	r6, [r0, #8]
 800629e:	6006      	str	r6, [r0, #0]
 80062a0:	60c6      	str	r6, [r0, #12]
 80062a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062a4:	6819      	ldr	r1, [r3, #0]
 80062a6:	b151      	cbz	r1, 80062be <_dtoa_r+0x3e>
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	2301      	movs	r3, #1
 80062ac:	4093      	lsls	r3, r2
 80062ae:	604a      	str	r2, [r1, #4]
 80062b0:	608b      	str	r3, [r1, #8]
 80062b2:	4620      	mov	r0, r4
 80062b4:	f001 f896 	bl	80073e4 <_Bfree>
 80062b8:	2200      	movs	r2, #0
 80062ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	9b03      	ldr	r3, [sp, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	bfb7      	itett	lt
 80062c4:	2301      	movlt	r3, #1
 80062c6:	2300      	movge	r3, #0
 80062c8:	602b      	strlt	r3, [r5, #0]
 80062ca:	9b03      	ldrlt	r3, [sp, #12]
 80062cc:	bfae      	itee	ge
 80062ce:	602b      	strge	r3, [r5, #0]
 80062d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80062d4:	9303      	strlt	r3, [sp, #12]
 80062d6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80062da:	4bab      	ldr	r3, [pc, #684]	; (8006588 <_dtoa_r+0x308>)
 80062dc:	ea33 0309 	bics.w	r3, r3, r9
 80062e0:	d11b      	bne.n	800631a <_dtoa_r+0x9a>
 80062e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80062e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	9b02      	ldr	r3, [sp, #8]
 80062ec:	b923      	cbnz	r3, 80062f8 <_dtoa_r+0x78>
 80062ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80062f2:	2800      	cmp	r0, #0
 80062f4:	f000 8583 	beq.w	8006dfe <_dtoa_r+0xb7e>
 80062f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062fa:	b953      	cbnz	r3, 8006312 <_dtoa_r+0x92>
 80062fc:	4ba3      	ldr	r3, [pc, #652]	; (800658c <_dtoa_r+0x30c>)
 80062fe:	e021      	b.n	8006344 <_dtoa_r+0xc4>
 8006300:	4ba3      	ldr	r3, [pc, #652]	; (8006590 <_dtoa_r+0x310>)
 8006302:	9306      	str	r3, [sp, #24]
 8006304:	3308      	adds	r3, #8
 8006306:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	9806      	ldr	r0, [sp, #24]
 800630c:	b015      	add	sp, #84	; 0x54
 800630e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006312:	4b9e      	ldr	r3, [pc, #632]	; (800658c <_dtoa_r+0x30c>)
 8006314:	9306      	str	r3, [sp, #24]
 8006316:	3303      	adds	r3, #3
 8006318:	e7f5      	b.n	8006306 <_dtoa_r+0x86>
 800631a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800631e:	2200      	movs	r2, #0
 8006320:	2300      	movs	r3, #0
 8006322:	4630      	mov	r0, r6
 8006324:	4639      	mov	r1, r7
 8006326:	f7fa fb3b 	bl	80009a0 <__aeabi_dcmpeq>
 800632a:	4680      	mov	r8, r0
 800632c:	b160      	cbz	r0, 8006348 <_dtoa_r+0xc8>
 800632e:	2301      	movs	r3, #1
 8006330:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006332:	6013      	str	r3, [r2, #0]
 8006334:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 855e 	beq.w	8006df8 <_dtoa_r+0xb78>
 800633c:	4b95      	ldr	r3, [pc, #596]	; (8006594 <_dtoa_r+0x314>)
 800633e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006340:	6013      	str	r3, [r2, #0]
 8006342:	3b01      	subs	r3, #1
 8006344:	9306      	str	r3, [sp, #24]
 8006346:	e7e0      	b.n	800630a <_dtoa_r+0x8a>
 8006348:	ab12      	add	r3, sp, #72	; 0x48
 800634a:	9301      	str	r3, [sp, #4]
 800634c:	ab13      	add	r3, sp, #76	; 0x4c
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	4632      	mov	r2, r6
 8006352:	463b      	mov	r3, r7
 8006354:	4620      	mov	r0, r4
 8006356:	f001 fb47 	bl	80079e8 <__d2b>
 800635a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800635e:	4682      	mov	sl, r0
 8006360:	2d00      	cmp	r5, #0
 8006362:	d07d      	beq.n	8006460 <_dtoa_r+0x1e0>
 8006364:	4630      	mov	r0, r6
 8006366:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800636a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800636e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006372:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006376:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800637a:	2200      	movs	r2, #0
 800637c:	4b86      	ldr	r3, [pc, #536]	; (8006598 <_dtoa_r+0x318>)
 800637e:	f7f9 fef3 	bl	8000168 <__aeabi_dsub>
 8006382:	a37b      	add	r3, pc, #492	; (adr r3, 8006570 <_dtoa_r+0x2f0>)
 8006384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006388:	f7fa f8a2 	bl	80004d0 <__aeabi_dmul>
 800638c:	a37a      	add	r3, pc, #488	; (adr r3, 8006578 <_dtoa_r+0x2f8>)
 800638e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006392:	f7f9 feeb 	bl	800016c <__adddf3>
 8006396:	4606      	mov	r6, r0
 8006398:	4628      	mov	r0, r5
 800639a:	460f      	mov	r7, r1
 800639c:	f7fa f832 	bl	8000404 <__aeabi_i2d>
 80063a0:	a377      	add	r3, pc, #476	; (adr r3, 8006580 <_dtoa_r+0x300>)
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	f7fa f893 	bl	80004d0 <__aeabi_dmul>
 80063aa:	4602      	mov	r2, r0
 80063ac:	460b      	mov	r3, r1
 80063ae:	4630      	mov	r0, r6
 80063b0:	4639      	mov	r1, r7
 80063b2:	f7f9 fedb 	bl	800016c <__adddf3>
 80063b6:	4606      	mov	r6, r0
 80063b8:	460f      	mov	r7, r1
 80063ba:	f7fa fb39 	bl	8000a30 <__aeabi_d2iz>
 80063be:	2200      	movs	r2, #0
 80063c0:	4683      	mov	fp, r0
 80063c2:	2300      	movs	r3, #0
 80063c4:	4630      	mov	r0, r6
 80063c6:	4639      	mov	r1, r7
 80063c8:	f7fa faf4 	bl	80009b4 <__aeabi_dcmplt>
 80063cc:	b158      	cbz	r0, 80063e6 <_dtoa_r+0x166>
 80063ce:	4658      	mov	r0, fp
 80063d0:	f7fa f818 	bl	8000404 <__aeabi_i2d>
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4630      	mov	r0, r6
 80063da:	4639      	mov	r1, r7
 80063dc:	f7fa fae0 	bl	80009a0 <__aeabi_dcmpeq>
 80063e0:	b908      	cbnz	r0, 80063e6 <_dtoa_r+0x166>
 80063e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80063e6:	f1bb 0f16 	cmp.w	fp, #22
 80063ea:	d858      	bhi.n	800649e <_dtoa_r+0x21e>
 80063ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063f0:	496a      	ldr	r1, [pc, #424]	; (800659c <_dtoa_r+0x31c>)
 80063f2:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80063f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063fa:	f7fa faf9 	bl	80009f0 <__aeabi_dcmpgt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	d04f      	beq.n	80064a2 <_dtoa_r+0x222>
 8006402:	2300      	movs	r3, #0
 8006404:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006408:	930d      	str	r3, [sp, #52]	; 0x34
 800640a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800640c:	1b5d      	subs	r5, r3, r5
 800640e:	1e6b      	subs	r3, r5, #1
 8006410:	9307      	str	r3, [sp, #28]
 8006412:	bf43      	ittte	mi
 8006414:	2300      	movmi	r3, #0
 8006416:	f1c5 0801 	rsbmi	r8, r5, #1
 800641a:	9307      	strmi	r3, [sp, #28]
 800641c:	f04f 0800 	movpl.w	r8, #0
 8006420:	f1bb 0f00 	cmp.w	fp, #0
 8006424:	db3f      	blt.n	80064a6 <_dtoa_r+0x226>
 8006426:	9b07      	ldr	r3, [sp, #28]
 8006428:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800642c:	445b      	add	r3, fp
 800642e:	9307      	str	r3, [sp, #28]
 8006430:	2300      	movs	r3, #0
 8006432:	9308      	str	r3, [sp, #32]
 8006434:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006436:	2b09      	cmp	r3, #9
 8006438:	f200 80b4 	bhi.w	80065a4 <_dtoa_r+0x324>
 800643c:	2b05      	cmp	r3, #5
 800643e:	bfc4      	itt	gt
 8006440:	3b04      	subgt	r3, #4
 8006442:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006444:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006446:	bfc8      	it	gt
 8006448:	2600      	movgt	r6, #0
 800644a:	f1a3 0302 	sub.w	r3, r3, #2
 800644e:	bfd8      	it	le
 8006450:	2601      	movle	r6, #1
 8006452:	2b03      	cmp	r3, #3
 8006454:	f200 80b2 	bhi.w	80065bc <_dtoa_r+0x33c>
 8006458:	e8df f003 	tbb	[pc, r3]
 800645c:	782d8684 	.word	0x782d8684
 8006460:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006462:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8006464:	441d      	add	r5, r3
 8006466:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800646a:	2b20      	cmp	r3, #32
 800646c:	dd11      	ble.n	8006492 <_dtoa_r+0x212>
 800646e:	9a02      	ldr	r2, [sp, #8]
 8006470:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006474:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006478:	fa22 f000 	lsr.w	r0, r2, r0
 800647c:	fa09 f303 	lsl.w	r3, r9, r3
 8006480:	4318      	orrs	r0, r3
 8006482:	f7f9 ffaf 	bl	80003e4 <__aeabi_ui2d>
 8006486:	2301      	movs	r3, #1
 8006488:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800648c:	3d01      	subs	r5, #1
 800648e:	9310      	str	r3, [sp, #64]	; 0x40
 8006490:	e773      	b.n	800637a <_dtoa_r+0xfa>
 8006492:	f1c3 0020 	rsb	r0, r3, #32
 8006496:	9b02      	ldr	r3, [sp, #8]
 8006498:	fa03 f000 	lsl.w	r0, r3, r0
 800649c:	e7f1      	b.n	8006482 <_dtoa_r+0x202>
 800649e:	2301      	movs	r3, #1
 80064a0:	e7b2      	b.n	8006408 <_dtoa_r+0x188>
 80064a2:	900d      	str	r0, [sp, #52]	; 0x34
 80064a4:	e7b1      	b.n	800640a <_dtoa_r+0x18a>
 80064a6:	f1cb 0300 	rsb	r3, fp, #0
 80064aa:	9308      	str	r3, [sp, #32]
 80064ac:	2300      	movs	r3, #0
 80064ae:	eba8 080b 	sub.w	r8, r8, fp
 80064b2:	930c      	str	r3, [sp, #48]	; 0x30
 80064b4:	e7be      	b.n	8006434 <_dtoa_r+0x1b4>
 80064b6:	2301      	movs	r3, #1
 80064b8:	9309      	str	r3, [sp, #36]	; 0x24
 80064ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f340 8080 	ble.w	80065c2 <_dtoa_r+0x342>
 80064c2:	4699      	mov	r9, r3
 80064c4:	9304      	str	r3, [sp, #16]
 80064c6:	2200      	movs	r2, #0
 80064c8:	2104      	movs	r1, #4
 80064ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80064cc:	606a      	str	r2, [r5, #4]
 80064ce:	f101 0214 	add.w	r2, r1, #20
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d97a      	bls.n	80065cc <_dtoa_r+0x34c>
 80064d6:	6869      	ldr	r1, [r5, #4]
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 ff4f 	bl	800737c <_Balloc>
 80064de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064e0:	6028      	str	r0, [r5, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f1b9 0f0e 	cmp.w	r9, #14
 80064e8:	9306      	str	r3, [sp, #24]
 80064ea:	f200 80f0 	bhi.w	80066ce <_dtoa_r+0x44e>
 80064ee:	2e00      	cmp	r6, #0
 80064f0:	f000 80ed 	beq.w	80066ce <_dtoa_r+0x44e>
 80064f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064f8:	f1bb 0f00 	cmp.w	fp, #0
 80064fc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006500:	dd79      	ble.n	80065f6 <_dtoa_r+0x376>
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <_dtoa_r+0x31c>)
 8006504:	f00b 030f 	and.w	r3, fp, #15
 8006508:	ea4f 162b 	mov.w	r6, fp, asr #4
 800650c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006510:	06f0      	lsls	r0, r6, #27
 8006512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006516:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800651a:	d55c      	bpl.n	80065d6 <_dtoa_r+0x356>
 800651c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006520:	4b1f      	ldr	r3, [pc, #124]	; (80065a0 <_dtoa_r+0x320>)
 8006522:	2503      	movs	r5, #3
 8006524:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006528:	f7fa f8fc 	bl	8000724 <__aeabi_ddiv>
 800652c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006530:	f006 060f 	and.w	r6, r6, #15
 8006534:	4f1a      	ldr	r7, [pc, #104]	; (80065a0 <_dtoa_r+0x320>)
 8006536:	2e00      	cmp	r6, #0
 8006538:	d14f      	bne.n	80065da <_dtoa_r+0x35a>
 800653a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800653e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006542:	f7fa f8ef 	bl	8000724 <__aeabi_ddiv>
 8006546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800654a:	e06e      	b.n	800662a <_dtoa_r+0x3aa>
 800654c:	2301      	movs	r3, #1
 800654e:	9309      	str	r3, [sp, #36]	; 0x24
 8006550:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006552:	445b      	add	r3, fp
 8006554:	f103 0901 	add.w	r9, r3, #1
 8006558:	9304      	str	r3, [sp, #16]
 800655a:	464b      	mov	r3, r9
 800655c:	2b01      	cmp	r3, #1
 800655e:	bfb8      	it	lt
 8006560:	2301      	movlt	r3, #1
 8006562:	e7b0      	b.n	80064c6 <_dtoa_r+0x246>
 8006564:	2300      	movs	r3, #0
 8006566:	e7a7      	b.n	80064b8 <_dtoa_r+0x238>
 8006568:	2300      	movs	r3, #0
 800656a:	e7f0      	b.n	800654e <_dtoa_r+0x2ce>
 800656c:	f3af 8000 	nop.w
 8006570:	636f4361 	.word	0x636f4361
 8006574:	3fd287a7 	.word	0x3fd287a7
 8006578:	8b60c8b3 	.word	0x8b60c8b3
 800657c:	3fc68a28 	.word	0x3fc68a28
 8006580:	509f79fb 	.word	0x509f79fb
 8006584:	3fd34413 	.word	0x3fd34413
 8006588:	7ff00000 	.word	0x7ff00000
 800658c:	0800a445 	.word	0x0800a445
 8006590:	0800a43c 	.word	0x0800a43c
 8006594:	0800a3f3 	.word	0x0800a3f3
 8006598:	3ff80000 	.word	0x3ff80000
 800659c:	0800a480 	.word	0x0800a480
 80065a0:	0800a458 	.word	0x0800a458
 80065a4:	2601      	movs	r6, #1
 80065a6:	2300      	movs	r3, #0
 80065a8:	9609      	str	r6, [sp, #36]	; 0x24
 80065aa:	931e      	str	r3, [sp, #120]	; 0x78
 80065ac:	f04f 33ff 	mov.w	r3, #4294967295
 80065b0:	2200      	movs	r2, #0
 80065b2:	9304      	str	r3, [sp, #16]
 80065b4:	4699      	mov	r9, r3
 80065b6:	2312      	movs	r3, #18
 80065b8:	921f      	str	r2, [sp, #124]	; 0x7c
 80065ba:	e784      	b.n	80064c6 <_dtoa_r+0x246>
 80065bc:	2301      	movs	r3, #1
 80065be:	9309      	str	r3, [sp, #36]	; 0x24
 80065c0:	e7f4      	b.n	80065ac <_dtoa_r+0x32c>
 80065c2:	2301      	movs	r3, #1
 80065c4:	9304      	str	r3, [sp, #16]
 80065c6:	4699      	mov	r9, r3
 80065c8:	461a      	mov	r2, r3
 80065ca:	e7f5      	b.n	80065b8 <_dtoa_r+0x338>
 80065cc:	686a      	ldr	r2, [r5, #4]
 80065ce:	0049      	lsls	r1, r1, #1
 80065d0:	3201      	adds	r2, #1
 80065d2:	606a      	str	r2, [r5, #4]
 80065d4:	e77b      	b.n	80064ce <_dtoa_r+0x24e>
 80065d6:	2502      	movs	r5, #2
 80065d8:	e7ac      	b.n	8006534 <_dtoa_r+0x2b4>
 80065da:	07f1      	lsls	r1, r6, #31
 80065dc:	d508      	bpl.n	80065f0 <_dtoa_r+0x370>
 80065de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80065e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065e6:	f7f9 ff73 	bl	80004d0 <__aeabi_dmul>
 80065ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80065ee:	3501      	adds	r5, #1
 80065f0:	1076      	asrs	r6, r6, #1
 80065f2:	3708      	adds	r7, #8
 80065f4:	e79f      	b.n	8006536 <_dtoa_r+0x2b6>
 80065f6:	f000 80a5 	beq.w	8006744 <_dtoa_r+0x4c4>
 80065fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80065fe:	f1cb 0600 	rsb	r6, fp, #0
 8006602:	4ba2      	ldr	r3, [pc, #648]	; (800688c <_dtoa_r+0x60c>)
 8006604:	f006 020f 	and.w	r2, r6, #15
 8006608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800660c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006610:	f7f9 ff5e 	bl	80004d0 <__aeabi_dmul>
 8006614:	2502      	movs	r5, #2
 8006616:	2300      	movs	r3, #0
 8006618:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800661c:	4f9c      	ldr	r7, [pc, #624]	; (8006890 <_dtoa_r+0x610>)
 800661e:	1136      	asrs	r6, r6, #4
 8006620:	2e00      	cmp	r6, #0
 8006622:	f040 8084 	bne.w	800672e <_dtoa_r+0x4ae>
 8006626:	2b00      	cmp	r3, #0
 8006628:	d18d      	bne.n	8006546 <_dtoa_r+0x2c6>
 800662a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 808b 	beq.w	8006748 <_dtoa_r+0x4c8>
 8006632:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006636:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800663a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800663e:	2200      	movs	r2, #0
 8006640:	4b94      	ldr	r3, [pc, #592]	; (8006894 <_dtoa_r+0x614>)
 8006642:	f7fa f9b7 	bl	80009b4 <__aeabi_dcmplt>
 8006646:	2800      	cmp	r0, #0
 8006648:	d07e      	beq.n	8006748 <_dtoa_r+0x4c8>
 800664a:	f1b9 0f00 	cmp.w	r9, #0
 800664e:	d07b      	beq.n	8006748 <_dtoa_r+0x4c8>
 8006650:	9b04      	ldr	r3, [sp, #16]
 8006652:	2b00      	cmp	r3, #0
 8006654:	dd37      	ble.n	80066c6 <_dtoa_r+0x446>
 8006656:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800665a:	2200      	movs	r2, #0
 800665c:	4b8e      	ldr	r3, [pc, #568]	; (8006898 <_dtoa_r+0x618>)
 800665e:	f7f9 ff37 	bl	80004d0 <__aeabi_dmul>
 8006662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006666:	9e04      	ldr	r6, [sp, #16]
 8006668:	f10b 37ff 	add.w	r7, fp, #4294967295
 800666c:	3501      	adds	r5, #1
 800666e:	4628      	mov	r0, r5
 8006670:	f7f9 fec8 	bl	8000404 <__aeabi_i2d>
 8006674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006678:	f7f9 ff2a 	bl	80004d0 <__aeabi_dmul>
 800667c:	4b87      	ldr	r3, [pc, #540]	; (800689c <_dtoa_r+0x61c>)
 800667e:	2200      	movs	r2, #0
 8006680:	f7f9 fd74 	bl	800016c <__adddf3>
 8006684:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006688:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800668a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800668e:	950b      	str	r5, [sp, #44]	; 0x2c
 8006690:	2e00      	cmp	r6, #0
 8006692:	d15c      	bne.n	800674e <_dtoa_r+0x4ce>
 8006694:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006698:	2200      	movs	r2, #0
 800669a:	4b81      	ldr	r3, [pc, #516]	; (80068a0 <_dtoa_r+0x620>)
 800669c:	f7f9 fd64 	bl	8000168 <__aeabi_dsub>
 80066a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066a2:	462b      	mov	r3, r5
 80066a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066a8:	f7fa f9a2 	bl	80009f0 <__aeabi_dcmpgt>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	f040 82f7 	bne.w	8006ca0 <_dtoa_r+0xa20>
 80066b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80066bc:	f7fa f97a 	bl	80009b4 <__aeabi_dcmplt>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	f040 82eb 	bne.w	8006c9c <_dtoa_r+0xa1c>
 80066c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80066ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f2c0 8150 	blt.w	8006976 <_dtoa_r+0x6f6>
 80066d6:	f1bb 0f0e 	cmp.w	fp, #14
 80066da:	f300 814c 	bgt.w	8006976 <_dtoa_r+0x6f6>
 80066de:	4b6b      	ldr	r3, [pc, #428]	; (800688c <_dtoa_r+0x60c>)
 80066e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f280 80da 	bge.w	80068a8 <_dtoa_r+0x628>
 80066f4:	f1b9 0f00 	cmp.w	r9, #0
 80066f8:	f300 80d6 	bgt.w	80068a8 <_dtoa_r+0x628>
 80066fc:	f040 82cd 	bne.w	8006c9a <_dtoa_r+0xa1a>
 8006700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006704:	2200      	movs	r2, #0
 8006706:	4b66      	ldr	r3, [pc, #408]	; (80068a0 <_dtoa_r+0x620>)
 8006708:	f7f9 fee2 	bl	80004d0 <__aeabi_dmul>
 800670c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006710:	f7fa f964 	bl	80009dc <__aeabi_dcmpge>
 8006714:	464e      	mov	r6, r9
 8006716:	464f      	mov	r7, r9
 8006718:	2800      	cmp	r0, #0
 800671a:	f040 82a4 	bne.w	8006c66 <_dtoa_r+0x9e6>
 800671e:	9b06      	ldr	r3, [sp, #24]
 8006720:	9a06      	ldr	r2, [sp, #24]
 8006722:	1c5d      	adds	r5, r3, #1
 8006724:	2331      	movs	r3, #49	; 0x31
 8006726:	f10b 0b01 	add.w	fp, fp, #1
 800672a:	7013      	strb	r3, [r2, #0]
 800672c:	e29f      	b.n	8006c6e <_dtoa_r+0x9ee>
 800672e:	07f2      	lsls	r2, r6, #31
 8006730:	d505      	bpl.n	800673e <_dtoa_r+0x4be>
 8006732:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006736:	f7f9 fecb 	bl	80004d0 <__aeabi_dmul>
 800673a:	2301      	movs	r3, #1
 800673c:	3501      	adds	r5, #1
 800673e:	1076      	asrs	r6, r6, #1
 8006740:	3708      	adds	r7, #8
 8006742:	e76d      	b.n	8006620 <_dtoa_r+0x3a0>
 8006744:	2502      	movs	r5, #2
 8006746:	e770      	b.n	800662a <_dtoa_r+0x3aa>
 8006748:	465f      	mov	r7, fp
 800674a:	464e      	mov	r6, r9
 800674c:	e78f      	b.n	800666e <_dtoa_r+0x3ee>
 800674e:	9a06      	ldr	r2, [sp, #24]
 8006750:	4b4e      	ldr	r3, [pc, #312]	; (800688c <_dtoa_r+0x60c>)
 8006752:	4432      	add	r2, r6
 8006754:	9211      	str	r2, [sp, #68]	; 0x44
 8006756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006758:	1e71      	subs	r1, r6, #1
 800675a:	2a00      	cmp	r2, #0
 800675c:	d048      	beq.n	80067f0 <_dtoa_r+0x570>
 800675e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	2000      	movs	r0, #0
 8006768:	494e      	ldr	r1, [pc, #312]	; (80068a4 <_dtoa_r+0x624>)
 800676a:	f7f9 ffdb 	bl	8000724 <__aeabi_ddiv>
 800676e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006772:	f7f9 fcf9 	bl	8000168 <__aeabi_dsub>
 8006776:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800677a:	9d06      	ldr	r5, [sp, #24]
 800677c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006780:	f7fa f956 	bl	8000a30 <__aeabi_d2iz>
 8006784:	4606      	mov	r6, r0
 8006786:	f7f9 fe3d 	bl	8000404 <__aeabi_i2d>
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006792:	f7f9 fce9 	bl	8000168 <__aeabi_dsub>
 8006796:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800679a:	3630      	adds	r6, #48	; 0x30
 800679c:	f805 6b01 	strb.w	r6, [r5], #1
 80067a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067a4:	f7fa f906 	bl	80009b4 <__aeabi_dcmplt>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	d164      	bne.n	8006876 <_dtoa_r+0x5f6>
 80067ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067b0:	2000      	movs	r0, #0
 80067b2:	4938      	ldr	r1, [pc, #224]	; (8006894 <_dtoa_r+0x614>)
 80067b4:	f7f9 fcd8 	bl	8000168 <__aeabi_dsub>
 80067b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80067bc:	f7fa f8fa 	bl	80009b4 <__aeabi_dcmplt>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	f040 80b9 	bne.w	8006938 <_dtoa_r+0x6b8>
 80067c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067c8:	429d      	cmp	r5, r3
 80067ca:	f43f af7c 	beq.w	80066c6 <_dtoa_r+0x446>
 80067ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067d2:	2200      	movs	r2, #0
 80067d4:	4b30      	ldr	r3, [pc, #192]	; (8006898 <_dtoa_r+0x618>)
 80067d6:	f7f9 fe7b 	bl	80004d0 <__aeabi_dmul>
 80067da:	2200      	movs	r2, #0
 80067dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80067e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067e4:	4b2c      	ldr	r3, [pc, #176]	; (8006898 <_dtoa_r+0x618>)
 80067e6:	f7f9 fe73 	bl	80004d0 <__aeabi_dmul>
 80067ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ee:	e7c5      	b.n	800677c <_dtoa_r+0x4fc>
 80067f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80067f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80067fc:	f7f9 fe68 	bl	80004d0 <__aeabi_dmul>
 8006800:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006804:	9d06      	ldr	r5, [sp, #24]
 8006806:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800680a:	f7fa f911 	bl	8000a30 <__aeabi_d2iz>
 800680e:	4606      	mov	r6, r0
 8006810:	f7f9 fdf8 	bl	8000404 <__aeabi_i2d>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800681c:	f7f9 fca4 	bl	8000168 <__aeabi_dsub>
 8006820:	3630      	adds	r6, #48	; 0x30
 8006822:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006824:	f805 6b01 	strb.w	r6, [r5], #1
 8006828:	42ab      	cmp	r3, r5
 800682a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800682e:	f04f 0200 	mov.w	r2, #0
 8006832:	d124      	bne.n	800687e <_dtoa_r+0x5fe>
 8006834:	4b1b      	ldr	r3, [pc, #108]	; (80068a4 <_dtoa_r+0x624>)
 8006836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800683a:	f7f9 fc97 	bl	800016c <__adddf3>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006846:	f7fa f8d3 	bl	80009f0 <__aeabi_dcmpgt>
 800684a:	2800      	cmp	r0, #0
 800684c:	d174      	bne.n	8006938 <_dtoa_r+0x6b8>
 800684e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006852:	2000      	movs	r0, #0
 8006854:	4913      	ldr	r1, [pc, #76]	; (80068a4 <_dtoa_r+0x624>)
 8006856:	f7f9 fc87 	bl	8000168 <__aeabi_dsub>
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006862:	f7fa f8a7 	bl	80009b4 <__aeabi_dcmplt>
 8006866:	2800      	cmp	r0, #0
 8006868:	f43f af2d 	beq.w	80066c6 <_dtoa_r+0x446>
 800686c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006870:	1e6a      	subs	r2, r5, #1
 8006872:	2b30      	cmp	r3, #48	; 0x30
 8006874:	d001      	beq.n	800687a <_dtoa_r+0x5fa>
 8006876:	46bb      	mov	fp, r7
 8006878:	e04d      	b.n	8006916 <_dtoa_r+0x696>
 800687a:	4615      	mov	r5, r2
 800687c:	e7f6      	b.n	800686c <_dtoa_r+0x5ec>
 800687e:	4b06      	ldr	r3, [pc, #24]	; (8006898 <_dtoa_r+0x618>)
 8006880:	f7f9 fe26 	bl	80004d0 <__aeabi_dmul>
 8006884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006888:	e7bd      	b.n	8006806 <_dtoa_r+0x586>
 800688a:	bf00      	nop
 800688c:	0800a480 	.word	0x0800a480
 8006890:	0800a458 	.word	0x0800a458
 8006894:	3ff00000 	.word	0x3ff00000
 8006898:	40240000 	.word	0x40240000
 800689c:	401c0000 	.word	0x401c0000
 80068a0:	40140000 	.word	0x40140000
 80068a4:	3fe00000 	.word	0x3fe00000
 80068a8:	9d06      	ldr	r5, [sp, #24]
 80068aa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80068ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068b2:	4630      	mov	r0, r6
 80068b4:	4639      	mov	r1, r7
 80068b6:	f7f9 ff35 	bl	8000724 <__aeabi_ddiv>
 80068ba:	f7fa f8b9 	bl	8000a30 <__aeabi_d2iz>
 80068be:	4680      	mov	r8, r0
 80068c0:	f7f9 fda0 	bl	8000404 <__aeabi_i2d>
 80068c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c8:	f7f9 fe02 	bl	80004d0 <__aeabi_dmul>
 80068cc:	4602      	mov	r2, r0
 80068ce:	460b      	mov	r3, r1
 80068d0:	4630      	mov	r0, r6
 80068d2:	4639      	mov	r1, r7
 80068d4:	f7f9 fc48 	bl	8000168 <__aeabi_dsub>
 80068d8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80068dc:	f805 6b01 	strb.w	r6, [r5], #1
 80068e0:	9e06      	ldr	r6, [sp, #24]
 80068e2:	4602      	mov	r2, r0
 80068e4:	1bae      	subs	r6, r5, r6
 80068e6:	45b1      	cmp	r9, r6
 80068e8:	460b      	mov	r3, r1
 80068ea:	d137      	bne.n	800695c <_dtoa_r+0x6dc>
 80068ec:	f7f9 fc3e 	bl	800016c <__adddf3>
 80068f0:	4606      	mov	r6, r0
 80068f2:	460f      	mov	r7, r1
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068fc:	f7fa f85a 	bl	80009b4 <__aeabi_dcmplt>
 8006900:	b9c8      	cbnz	r0, 8006936 <_dtoa_r+0x6b6>
 8006902:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006906:	4632      	mov	r2, r6
 8006908:	463b      	mov	r3, r7
 800690a:	f7fa f849 	bl	80009a0 <__aeabi_dcmpeq>
 800690e:	b110      	cbz	r0, 8006916 <_dtoa_r+0x696>
 8006910:	f018 0f01 	tst.w	r8, #1
 8006914:	d10f      	bne.n	8006936 <_dtoa_r+0x6b6>
 8006916:	4651      	mov	r1, sl
 8006918:	4620      	mov	r0, r4
 800691a:	f000 fd63 	bl	80073e4 <_Bfree>
 800691e:	2300      	movs	r3, #0
 8006920:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006922:	702b      	strb	r3, [r5, #0]
 8006924:	f10b 0301 	add.w	r3, fp, #1
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800692c:	2b00      	cmp	r3, #0
 800692e:	f43f acec 	beq.w	800630a <_dtoa_r+0x8a>
 8006932:	601d      	str	r5, [r3, #0]
 8006934:	e4e9      	b.n	800630a <_dtoa_r+0x8a>
 8006936:	465f      	mov	r7, fp
 8006938:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800693c:	1e6b      	subs	r3, r5, #1
 800693e:	2a39      	cmp	r2, #57	; 0x39
 8006940:	d106      	bne.n	8006950 <_dtoa_r+0x6d0>
 8006942:	9a06      	ldr	r2, [sp, #24]
 8006944:	429a      	cmp	r2, r3
 8006946:	d107      	bne.n	8006958 <_dtoa_r+0x6d8>
 8006948:	2330      	movs	r3, #48	; 0x30
 800694a:	7013      	strb	r3, [r2, #0]
 800694c:	4613      	mov	r3, r2
 800694e:	3701      	adds	r7, #1
 8006950:	781a      	ldrb	r2, [r3, #0]
 8006952:	3201      	adds	r2, #1
 8006954:	701a      	strb	r2, [r3, #0]
 8006956:	e78e      	b.n	8006876 <_dtoa_r+0x5f6>
 8006958:	461d      	mov	r5, r3
 800695a:	e7ed      	b.n	8006938 <_dtoa_r+0x6b8>
 800695c:	2200      	movs	r2, #0
 800695e:	4bb5      	ldr	r3, [pc, #724]	; (8006c34 <_dtoa_r+0x9b4>)
 8006960:	f7f9 fdb6 	bl	80004d0 <__aeabi_dmul>
 8006964:	2200      	movs	r2, #0
 8006966:	2300      	movs	r3, #0
 8006968:	4606      	mov	r6, r0
 800696a:	460f      	mov	r7, r1
 800696c:	f7fa f818 	bl	80009a0 <__aeabi_dcmpeq>
 8006970:	2800      	cmp	r0, #0
 8006972:	d09c      	beq.n	80068ae <_dtoa_r+0x62e>
 8006974:	e7cf      	b.n	8006916 <_dtoa_r+0x696>
 8006976:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006978:	2a00      	cmp	r2, #0
 800697a:	f000 8129 	beq.w	8006bd0 <_dtoa_r+0x950>
 800697e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006980:	2a01      	cmp	r2, #1
 8006982:	f300 810e 	bgt.w	8006ba2 <_dtoa_r+0x922>
 8006986:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006988:	2a00      	cmp	r2, #0
 800698a:	f000 8106 	beq.w	8006b9a <_dtoa_r+0x91a>
 800698e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006992:	4645      	mov	r5, r8
 8006994:	9e08      	ldr	r6, [sp, #32]
 8006996:	9a07      	ldr	r2, [sp, #28]
 8006998:	2101      	movs	r1, #1
 800699a:	441a      	add	r2, r3
 800699c:	4620      	mov	r0, r4
 800699e:	4498      	add	r8, r3
 80069a0:	9207      	str	r2, [sp, #28]
 80069a2:	f000 fdfd 	bl	80075a0 <__i2b>
 80069a6:	4607      	mov	r7, r0
 80069a8:	2d00      	cmp	r5, #0
 80069aa:	dd0b      	ble.n	80069c4 <_dtoa_r+0x744>
 80069ac:	9b07      	ldr	r3, [sp, #28]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	dd08      	ble.n	80069c4 <_dtoa_r+0x744>
 80069b2:	42ab      	cmp	r3, r5
 80069b4:	bfa8      	it	ge
 80069b6:	462b      	movge	r3, r5
 80069b8:	9a07      	ldr	r2, [sp, #28]
 80069ba:	eba8 0803 	sub.w	r8, r8, r3
 80069be:	1aed      	subs	r5, r5, r3
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	9307      	str	r3, [sp, #28]
 80069c4:	9b08      	ldr	r3, [sp, #32]
 80069c6:	b1fb      	cbz	r3, 8006a08 <_dtoa_r+0x788>
 80069c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f000 8104 	beq.w	8006bd8 <_dtoa_r+0x958>
 80069d0:	2e00      	cmp	r6, #0
 80069d2:	dd11      	ble.n	80069f8 <_dtoa_r+0x778>
 80069d4:	4639      	mov	r1, r7
 80069d6:	4632      	mov	r2, r6
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 fe77 	bl	80076cc <__pow5mult>
 80069de:	4652      	mov	r2, sl
 80069e0:	4601      	mov	r1, r0
 80069e2:	4607      	mov	r7, r0
 80069e4:	4620      	mov	r0, r4
 80069e6:	f000 fde4 	bl	80075b2 <__multiply>
 80069ea:	4651      	mov	r1, sl
 80069ec:	900a      	str	r0, [sp, #40]	; 0x28
 80069ee:	4620      	mov	r0, r4
 80069f0:	f000 fcf8 	bl	80073e4 <_Bfree>
 80069f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069f6:	469a      	mov	sl, r3
 80069f8:	9b08      	ldr	r3, [sp, #32]
 80069fa:	1b9a      	subs	r2, r3, r6
 80069fc:	d004      	beq.n	8006a08 <_dtoa_r+0x788>
 80069fe:	4651      	mov	r1, sl
 8006a00:	4620      	mov	r0, r4
 8006a02:	f000 fe63 	bl	80076cc <__pow5mult>
 8006a06:	4682      	mov	sl, r0
 8006a08:	2101      	movs	r1, #1
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	f000 fdc8 	bl	80075a0 <__i2b>
 8006a10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a12:	4606      	mov	r6, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f340 80e1 	ble.w	8006bdc <_dtoa_r+0x95c>
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	4601      	mov	r1, r0
 8006a1e:	4620      	mov	r0, r4
 8006a20:	f000 fe54 	bl	80076cc <__pow5mult>
 8006a24:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a26:	4606      	mov	r6, r0
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	f340 80da 	ble.w	8006be2 <_dtoa_r+0x962>
 8006a2e:	2300      	movs	r3, #0
 8006a30:	9308      	str	r3, [sp, #32]
 8006a32:	6933      	ldr	r3, [r6, #16]
 8006a34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a38:	6918      	ldr	r0, [r3, #16]
 8006a3a:	f000 fd63 	bl	8007504 <__hi0bits>
 8006a3e:	f1c0 0020 	rsb	r0, r0, #32
 8006a42:	9b07      	ldr	r3, [sp, #28]
 8006a44:	4418      	add	r0, r3
 8006a46:	f010 001f 	ands.w	r0, r0, #31
 8006a4a:	f000 80f0 	beq.w	8006c2e <_dtoa_r+0x9ae>
 8006a4e:	f1c0 0320 	rsb	r3, r0, #32
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	f340 80e2 	ble.w	8006c1c <_dtoa_r+0x99c>
 8006a58:	9b07      	ldr	r3, [sp, #28]
 8006a5a:	f1c0 001c 	rsb	r0, r0, #28
 8006a5e:	4480      	add	r8, r0
 8006a60:	4405      	add	r5, r0
 8006a62:	4403      	add	r3, r0
 8006a64:	9307      	str	r3, [sp, #28]
 8006a66:	f1b8 0f00 	cmp.w	r8, #0
 8006a6a:	dd05      	ble.n	8006a78 <_dtoa_r+0x7f8>
 8006a6c:	4651      	mov	r1, sl
 8006a6e:	4642      	mov	r2, r8
 8006a70:	4620      	mov	r0, r4
 8006a72:	f000 fe79 	bl	8007768 <__lshift>
 8006a76:	4682      	mov	sl, r0
 8006a78:	9b07      	ldr	r3, [sp, #28]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	dd05      	ble.n	8006a8a <_dtoa_r+0x80a>
 8006a7e:	4631      	mov	r1, r6
 8006a80:	461a      	mov	r2, r3
 8006a82:	4620      	mov	r0, r4
 8006a84:	f000 fe70 	bl	8007768 <__lshift>
 8006a88:	4606      	mov	r6, r0
 8006a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 80d3 	beq.w	8006c38 <_dtoa_r+0x9b8>
 8006a92:	4631      	mov	r1, r6
 8006a94:	4650      	mov	r0, sl
 8006a96:	f000 feb8 	bl	800780a <__mcmp>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	f280 80cc 	bge.w	8006c38 <_dtoa_r+0x9b8>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	4651      	mov	r1, sl
 8006aa4:	220a      	movs	r2, #10
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	f000 fcb3 	bl	8007412 <__multadd>
 8006aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ab2:	4682      	mov	sl, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f000 81a9 	beq.w	8006e0c <_dtoa_r+0xb8c>
 8006aba:	2300      	movs	r3, #0
 8006abc:	4639      	mov	r1, r7
 8006abe:	220a      	movs	r2, #10
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	f000 fca6 	bl	8007412 <__multadd>
 8006ac6:	9b04      	ldr	r3, [sp, #16]
 8006ac8:	4607      	mov	r7, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	dc03      	bgt.n	8006ad6 <_dtoa_r+0x856>
 8006ace:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	f300 80b9 	bgt.w	8006c48 <_dtoa_r+0x9c8>
 8006ad6:	2d00      	cmp	r5, #0
 8006ad8:	dd05      	ble.n	8006ae6 <_dtoa_r+0x866>
 8006ada:	4639      	mov	r1, r7
 8006adc:	462a      	mov	r2, r5
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f000 fe42 	bl	8007768 <__lshift>
 8006ae4:	4607      	mov	r7, r0
 8006ae6:	9b08      	ldr	r3, [sp, #32]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 8110 	beq.w	8006d0e <_dtoa_r+0xa8e>
 8006aee:	6879      	ldr	r1, [r7, #4]
 8006af0:	4620      	mov	r0, r4
 8006af2:	f000 fc43 	bl	800737c <_Balloc>
 8006af6:	4605      	mov	r5, r0
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	f107 010c 	add.w	r1, r7, #12
 8006afe:	3202      	adds	r2, #2
 8006b00:	0092      	lsls	r2, r2, #2
 8006b02:	300c      	adds	r0, #12
 8006b04:	f7fd fd3a 	bl	800457c <memcpy>
 8006b08:	2201      	movs	r2, #1
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	f000 fe2b 	bl	8007768 <__lshift>
 8006b12:	9707      	str	r7, [sp, #28]
 8006b14:	4607      	mov	r7, r0
 8006b16:	9b02      	ldr	r3, [sp, #8]
 8006b18:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006b1c:	f003 0301 	and.w	r3, r3, #1
 8006b20:	9308      	str	r3, [sp, #32]
 8006b22:	4631      	mov	r1, r6
 8006b24:	4650      	mov	r0, sl
 8006b26:	f7ff fb1d 	bl	8006164 <quorem>
 8006b2a:	9907      	ldr	r1, [sp, #28]
 8006b2c:	4605      	mov	r5, r0
 8006b2e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b32:	4650      	mov	r0, sl
 8006b34:	f000 fe69 	bl	800780a <__mcmp>
 8006b38:	463a      	mov	r2, r7
 8006b3a:	9002      	str	r0, [sp, #8]
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f000 fe7d 	bl	800783e <__mdiff>
 8006b44:	68c3      	ldr	r3, [r0, #12]
 8006b46:	4602      	mov	r2, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f040 80e2 	bne.w	8006d12 <_dtoa_r+0xa92>
 8006b4e:	4601      	mov	r1, r0
 8006b50:	9009      	str	r0, [sp, #36]	; 0x24
 8006b52:	4650      	mov	r0, sl
 8006b54:	f000 fe59 	bl	800780a <__mcmp>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b5c:	4611      	mov	r1, r2
 8006b5e:	4620      	mov	r0, r4
 8006b60:	9309      	str	r3, [sp, #36]	; 0x24
 8006b62:	f000 fc3f 	bl	80073e4 <_Bfree>
 8006b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f040 80d4 	bne.w	8006d16 <_dtoa_r+0xa96>
 8006b6e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b70:	2a00      	cmp	r2, #0
 8006b72:	f040 80d0 	bne.w	8006d16 <_dtoa_r+0xa96>
 8006b76:	9a08      	ldr	r2, [sp, #32]
 8006b78:	2a00      	cmp	r2, #0
 8006b7a:	f040 80cc 	bne.w	8006d16 <_dtoa_r+0xa96>
 8006b7e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006b82:	f000 80e8 	beq.w	8006d56 <_dtoa_r+0xad6>
 8006b86:	9b02      	ldr	r3, [sp, #8]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dd01      	ble.n	8006b90 <_dtoa_r+0x910>
 8006b8c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006b90:	f108 0501 	add.w	r5, r8, #1
 8006b94:	f888 9000 	strb.w	r9, [r8]
 8006b98:	e06b      	b.n	8006c72 <_dtoa_r+0x9f2>
 8006b9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b9c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ba0:	e6f7      	b.n	8006992 <_dtoa_r+0x712>
 8006ba2:	9b08      	ldr	r3, [sp, #32]
 8006ba4:	f109 36ff 	add.w	r6, r9, #4294967295
 8006ba8:	42b3      	cmp	r3, r6
 8006baa:	bfb7      	itett	lt
 8006bac:	9b08      	ldrlt	r3, [sp, #32]
 8006bae:	1b9e      	subge	r6, r3, r6
 8006bb0:	1af2      	sublt	r2, r6, r3
 8006bb2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006bb4:	bfbf      	itttt	lt
 8006bb6:	9608      	strlt	r6, [sp, #32]
 8006bb8:	189b      	addlt	r3, r3, r2
 8006bba:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006bbc:	2600      	movlt	r6, #0
 8006bbe:	f1b9 0f00 	cmp.w	r9, #0
 8006bc2:	bfb9      	ittee	lt
 8006bc4:	eba8 0509 	sublt.w	r5, r8, r9
 8006bc8:	2300      	movlt	r3, #0
 8006bca:	4645      	movge	r5, r8
 8006bcc:	464b      	movge	r3, r9
 8006bce:	e6e2      	b.n	8006996 <_dtoa_r+0x716>
 8006bd0:	9e08      	ldr	r6, [sp, #32]
 8006bd2:	4645      	mov	r5, r8
 8006bd4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006bd6:	e6e7      	b.n	80069a8 <_dtoa_r+0x728>
 8006bd8:	9a08      	ldr	r2, [sp, #32]
 8006bda:	e710      	b.n	80069fe <_dtoa_r+0x77e>
 8006bdc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	dc18      	bgt.n	8006c14 <_dtoa_r+0x994>
 8006be2:	9b02      	ldr	r3, [sp, #8]
 8006be4:	b9b3      	cbnz	r3, 8006c14 <_dtoa_r+0x994>
 8006be6:	9b03      	ldr	r3, [sp, #12]
 8006be8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bec:	b9a3      	cbnz	r3, 8006c18 <_dtoa_r+0x998>
 8006bee:	9b03      	ldr	r3, [sp, #12]
 8006bf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bf4:	0d1b      	lsrs	r3, r3, #20
 8006bf6:	051b      	lsls	r3, r3, #20
 8006bf8:	b12b      	cbz	r3, 8006c06 <_dtoa_r+0x986>
 8006bfa:	9b07      	ldr	r3, [sp, #28]
 8006bfc:	f108 0801 	add.w	r8, r8, #1
 8006c00:	3301      	adds	r3, #1
 8006c02:	9307      	str	r3, [sp, #28]
 8006c04:	2301      	movs	r3, #1
 8006c06:	9308      	str	r3, [sp, #32]
 8006c08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f47f af11 	bne.w	8006a32 <_dtoa_r+0x7b2>
 8006c10:	2001      	movs	r0, #1
 8006c12:	e716      	b.n	8006a42 <_dtoa_r+0x7c2>
 8006c14:	2300      	movs	r3, #0
 8006c16:	e7f6      	b.n	8006c06 <_dtoa_r+0x986>
 8006c18:	9b02      	ldr	r3, [sp, #8]
 8006c1a:	e7f4      	b.n	8006c06 <_dtoa_r+0x986>
 8006c1c:	f43f af23 	beq.w	8006a66 <_dtoa_r+0x7e6>
 8006c20:	9a07      	ldr	r2, [sp, #28]
 8006c22:	331c      	adds	r3, #28
 8006c24:	441a      	add	r2, r3
 8006c26:	4498      	add	r8, r3
 8006c28:	441d      	add	r5, r3
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	e71a      	b.n	8006a64 <_dtoa_r+0x7e4>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	e7f6      	b.n	8006c20 <_dtoa_r+0x9a0>
 8006c32:	bf00      	nop
 8006c34:	40240000 	.word	0x40240000
 8006c38:	f1b9 0f00 	cmp.w	r9, #0
 8006c3c:	dc33      	bgt.n	8006ca6 <_dtoa_r+0xa26>
 8006c3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	dd30      	ble.n	8006ca6 <_dtoa_r+0xa26>
 8006c44:	f8cd 9010 	str.w	r9, [sp, #16]
 8006c48:	9b04      	ldr	r3, [sp, #16]
 8006c4a:	b963      	cbnz	r3, 8006c66 <_dtoa_r+0x9e6>
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	2205      	movs	r2, #5
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 fbde 	bl	8007412 <__multadd>
 8006c56:	4601      	mov	r1, r0
 8006c58:	4606      	mov	r6, r0
 8006c5a:	4650      	mov	r0, sl
 8006c5c:	f000 fdd5 	bl	800780a <__mcmp>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	f73f ad5c 	bgt.w	800671e <_dtoa_r+0x49e>
 8006c66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c68:	9d06      	ldr	r5, [sp, #24]
 8006c6a:	ea6f 0b03 	mvn.w	fp, r3
 8006c6e:	2300      	movs	r3, #0
 8006c70:	9307      	str	r3, [sp, #28]
 8006c72:	4631      	mov	r1, r6
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fbb5 	bl	80073e4 <_Bfree>
 8006c7a:	2f00      	cmp	r7, #0
 8006c7c:	f43f ae4b 	beq.w	8006916 <_dtoa_r+0x696>
 8006c80:	9b07      	ldr	r3, [sp, #28]
 8006c82:	b12b      	cbz	r3, 8006c90 <_dtoa_r+0xa10>
 8006c84:	42bb      	cmp	r3, r7
 8006c86:	d003      	beq.n	8006c90 <_dtoa_r+0xa10>
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	f000 fbaa 	bl	80073e4 <_Bfree>
 8006c90:	4639      	mov	r1, r7
 8006c92:	4620      	mov	r0, r4
 8006c94:	f000 fba6 	bl	80073e4 <_Bfree>
 8006c98:	e63d      	b.n	8006916 <_dtoa_r+0x696>
 8006c9a:	2600      	movs	r6, #0
 8006c9c:	4637      	mov	r7, r6
 8006c9e:	e7e2      	b.n	8006c66 <_dtoa_r+0x9e6>
 8006ca0:	46bb      	mov	fp, r7
 8006ca2:	4637      	mov	r7, r6
 8006ca4:	e53b      	b.n	800671e <_dtoa_r+0x49e>
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	f8cd 9010 	str.w	r9, [sp, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f47f af12 	bne.w	8006ad6 <_dtoa_r+0x856>
 8006cb2:	9d06      	ldr	r5, [sp, #24]
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4650      	mov	r0, sl
 8006cb8:	f7ff fa54 	bl	8006164 <quorem>
 8006cbc:	9b06      	ldr	r3, [sp, #24]
 8006cbe:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006cc2:	f805 9b01 	strb.w	r9, [r5], #1
 8006cc6:	9a04      	ldr	r2, [sp, #16]
 8006cc8:	1aeb      	subs	r3, r5, r3
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	f300 8081 	bgt.w	8006dd2 <_dtoa_r+0xb52>
 8006cd0:	9b06      	ldr	r3, [sp, #24]
 8006cd2:	2a01      	cmp	r2, #1
 8006cd4:	bfac      	ite	ge
 8006cd6:	189b      	addge	r3, r3, r2
 8006cd8:	3301      	addlt	r3, #1
 8006cda:	4698      	mov	r8, r3
 8006cdc:	2300      	movs	r3, #0
 8006cde:	9307      	str	r3, [sp, #28]
 8006ce0:	4651      	mov	r1, sl
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 fd3f 	bl	8007768 <__lshift>
 8006cea:	4631      	mov	r1, r6
 8006cec:	4682      	mov	sl, r0
 8006cee:	f000 fd8c 	bl	800780a <__mcmp>
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	dc34      	bgt.n	8006d60 <_dtoa_r+0xae0>
 8006cf6:	d102      	bne.n	8006cfe <_dtoa_r+0xa7e>
 8006cf8:	f019 0f01 	tst.w	r9, #1
 8006cfc:	d130      	bne.n	8006d60 <_dtoa_r+0xae0>
 8006cfe:	4645      	mov	r5, r8
 8006d00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d04:	1e6a      	subs	r2, r5, #1
 8006d06:	2b30      	cmp	r3, #48	; 0x30
 8006d08:	d1b3      	bne.n	8006c72 <_dtoa_r+0x9f2>
 8006d0a:	4615      	mov	r5, r2
 8006d0c:	e7f8      	b.n	8006d00 <_dtoa_r+0xa80>
 8006d0e:	4638      	mov	r0, r7
 8006d10:	e6ff      	b.n	8006b12 <_dtoa_r+0x892>
 8006d12:	2301      	movs	r3, #1
 8006d14:	e722      	b.n	8006b5c <_dtoa_r+0x8dc>
 8006d16:	9a02      	ldr	r2, [sp, #8]
 8006d18:	2a00      	cmp	r2, #0
 8006d1a:	db04      	blt.n	8006d26 <_dtoa_r+0xaa6>
 8006d1c:	d128      	bne.n	8006d70 <_dtoa_r+0xaf0>
 8006d1e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006d20:	bb32      	cbnz	r2, 8006d70 <_dtoa_r+0xaf0>
 8006d22:	9a08      	ldr	r2, [sp, #32]
 8006d24:	bb22      	cbnz	r2, 8006d70 <_dtoa_r+0xaf0>
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f77f af32 	ble.w	8006b90 <_dtoa_r+0x910>
 8006d2c:	4651      	mov	r1, sl
 8006d2e:	2201      	movs	r2, #1
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fd19 	bl	8007768 <__lshift>
 8006d36:	4631      	mov	r1, r6
 8006d38:	4682      	mov	sl, r0
 8006d3a:	f000 fd66 	bl	800780a <__mcmp>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	dc05      	bgt.n	8006d4e <_dtoa_r+0xace>
 8006d42:	f47f af25 	bne.w	8006b90 <_dtoa_r+0x910>
 8006d46:	f019 0f01 	tst.w	r9, #1
 8006d4a:	f43f af21 	beq.w	8006b90 <_dtoa_r+0x910>
 8006d4e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d52:	f47f af1b 	bne.w	8006b8c <_dtoa_r+0x90c>
 8006d56:	2339      	movs	r3, #57	; 0x39
 8006d58:	f108 0801 	add.w	r8, r8, #1
 8006d5c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8006d60:	4645      	mov	r5, r8
 8006d62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d66:	1e6a      	subs	r2, r5, #1
 8006d68:	2b39      	cmp	r3, #57	; 0x39
 8006d6a:	d03a      	beq.n	8006de2 <_dtoa_r+0xb62>
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	e03f      	b.n	8006df0 <_dtoa_r+0xb70>
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f108 0501 	add.w	r5, r8, #1
 8006d76:	dd05      	ble.n	8006d84 <_dtoa_r+0xb04>
 8006d78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d7c:	d0eb      	beq.n	8006d56 <_dtoa_r+0xad6>
 8006d7e:	f109 0901 	add.w	r9, r9, #1
 8006d82:	e707      	b.n	8006b94 <_dtoa_r+0x914>
 8006d84:	9b06      	ldr	r3, [sp, #24]
 8006d86:	9a04      	ldr	r2, [sp, #16]
 8006d88:	1aeb      	subs	r3, r5, r3
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	46a8      	mov	r8, r5
 8006d8e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006d92:	d0a5      	beq.n	8006ce0 <_dtoa_r+0xa60>
 8006d94:	4651      	mov	r1, sl
 8006d96:	2300      	movs	r3, #0
 8006d98:	220a      	movs	r2, #10
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f000 fb39 	bl	8007412 <__multadd>
 8006da0:	9b07      	ldr	r3, [sp, #28]
 8006da2:	4682      	mov	sl, r0
 8006da4:	42bb      	cmp	r3, r7
 8006da6:	f04f 020a 	mov.w	r2, #10
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	9907      	ldr	r1, [sp, #28]
 8006db0:	4620      	mov	r0, r4
 8006db2:	d104      	bne.n	8006dbe <_dtoa_r+0xb3e>
 8006db4:	f000 fb2d 	bl	8007412 <__multadd>
 8006db8:	9007      	str	r0, [sp, #28]
 8006dba:	4607      	mov	r7, r0
 8006dbc:	e6b1      	b.n	8006b22 <_dtoa_r+0x8a2>
 8006dbe:	f000 fb28 	bl	8007412 <__multadd>
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	9007      	str	r0, [sp, #28]
 8006dc6:	220a      	movs	r2, #10
 8006dc8:	4639      	mov	r1, r7
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f000 fb21 	bl	8007412 <__multadd>
 8006dd0:	e7f3      	b.n	8006dba <_dtoa_r+0xb3a>
 8006dd2:	4651      	mov	r1, sl
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	220a      	movs	r2, #10
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f000 fb1a 	bl	8007412 <__multadd>
 8006dde:	4682      	mov	sl, r0
 8006de0:	e768      	b.n	8006cb4 <_dtoa_r+0xa34>
 8006de2:	9b06      	ldr	r3, [sp, #24]
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d105      	bne.n	8006df4 <_dtoa_r+0xb74>
 8006de8:	2331      	movs	r3, #49	; 0x31
 8006dea:	9a06      	ldr	r2, [sp, #24]
 8006dec:	f10b 0b01 	add.w	fp, fp, #1
 8006df0:	7013      	strb	r3, [r2, #0]
 8006df2:	e73e      	b.n	8006c72 <_dtoa_r+0x9f2>
 8006df4:	4615      	mov	r5, r2
 8006df6:	e7b4      	b.n	8006d62 <_dtoa_r+0xae2>
 8006df8:	4b09      	ldr	r3, [pc, #36]	; (8006e20 <_dtoa_r+0xba0>)
 8006dfa:	f7ff baa3 	b.w	8006344 <_dtoa_r+0xc4>
 8006dfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f47f aa7d 	bne.w	8006300 <_dtoa_r+0x80>
 8006e06:	4b07      	ldr	r3, [pc, #28]	; (8006e24 <_dtoa_r+0xba4>)
 8006e08:	f7ff ba9c 	b.w	8006344 <_dtoa_r+0xc4>
 8006e0c:	9b04      	ldr	r3, [sp, #16]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f73f af4f 	bgt.w	8006cb2 <_dtoa_r+0xa32>
 8006e14:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	f77f af4b 	ble.w	8006cb2 <_dtoa_r+0xa32>
 8006e1c:	e714      	b.n	8006c48 <_dtoa_r+0x9c8>
 8006e1e:	bf00      	nop
 8006e20:	0800a3f2 	.word	0x0800a3f2
 8006e24:	0800a43c 	.word	0x0800a43c

08006e28 <iswspace>:
 8006e28:	28ff      	cmp	r0, #255	; 0xff
 8006e2a:	b510      	push	{r4, lr}
 8006e2c:	4604      	mov	r4, r0
 8006e2e:	d806      	bhi.n	8006e3e <iswspace+0x16>
 8006e30:	f000 f81a 	bl	8006e68 <__locale_ctype_ptr>
 8006e34:	4420      	add	r0, r4
 8006e36:	7840      	ldrb	r0, [r0, #1]
 8006e38:	f000 0008 	and.w	r0, r0, #8
 8006e3c:	bd10      	pop	{r4, pc}
 8006e3e:	2000      	movs	r0, #0
 8006e40:	bd10      	pop	{r4, pc}
	...

08006e44 <__locale_mb_cur_max>:
 8006e44:	4b04      	ldr	r3, [pc, #16]	; (8006e58 <__locale_mb_cur_max+0x14>)
 8006e46:	4a05      	ldr	r2, [pc, #20]	; (8006e5c <__locale_mb_cur_max+0x18>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bf08      	it	eq
 8006e50:	4613      	moveq	r3, r2
 8006e52:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8006e56:	4770      	bx	lr
 8006e58:	20000028 	.word	0x20000028
 8006e5c:	2000011c 	.word	0x2000011c

08006e60 <__locale_ctype_ptr_l>:
 8006e60:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006e64:	4770      	bx	lr
	...

08006e68 <__locale_ctype_ptr>:
 8006e68:	4b04      	ldr	r3, [pc, #16]	; (8006e7c <__locale_ctype_ptr+0x14>)
 8006e6a:	4a05      	ldr	r2, [pc, #20]	; (8006e80 <__locale_ctype_ptr+0x18>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	6a1b      	ldr	r3, [r3, #32]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bf08      	it	eq
 8006e74:	4613      	moveq	r3, r2
 8006e76:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8006e7a:	4770      	bx	lr
 8006e7c:	20000028 	.word	0x20000028
 8006e80:	2000011c 	.word	0x2000011c

08006e84 <__localeconv_l>:
 8006e84:	30f0      	adds	r0, #240	; 0xf0
 8006e86:	4770      	bx	lr

08006e88 <_localeconv_r>:
 8006e88:	4b04      	ldr	r3, [pc, #16]	; (8006e9c <_localeconv_r+0x14>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6a18      	ldr	r0, [r3, #32]
 8006e8e:	4b04      	ldr	r3, [pc, #16]	; (8006ea0 <_localeconv_r+0x18>)
 8006e90:	2800      	cmp	r0, #0
 8006e92:	bf08      	it	eq
 8006e94:	4618      	moveq	r0, r3
 8006e96:	30f0      	adds	r0, #240	; 0xf0
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	20000028 	.word	0x20000028
 8006ea0:	2000011c 	.word	0x2000011c

08006ea4 <malloc>:
 8006ea4:	4b02      	ldr	r3, [pc, #8]	; (8006eb0 <malloc+0xc>)
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	f000 b803 	b.w	8006eb4 <_malloc_r>
 8006eae:	bf00      	nop
 8006eb0:	20000028 	.word	0x20000028

08006eb4 <_malloc_r>:
 8006eb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	f101 040b 	add.w	r4, r1, #11
 8006ebc:	2c16      	cmp	r4, #22
 8006ebe:	4681      	mov	r9, r0
 8006ec0:	d907      	bls.n	8006ed2 <_malloc_r+0x1e>
 8006ec2:	f034 0407 	bics.w	r4, r4, #7
 8006ec6:	d505      	bpl.n	8006ed4 <_malloc_r+0x20>
 8006ec8:	230c      	movs	r3, #12
 8006eca:	f8c9 3000 	str.w	r3, [r9]
 8006ece:	2600      	movs	r6, #0
 8006ed0:	e131      	b.n	8007136 <_malloc_r+0x282>
 8006ed2:	2410      	movs	r4, #16
 8006ed4:	428c      	cmp	r4, r1
 8006ed6:	d3f7      	bcc.n	8006ec8 <_malloc_r+0x14>
 8006ed8:	4648      	mov	r0, r9
 8006eda:	f000 fa43 	bl	8007364 <__malloc_lock>
 8006ede:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006ee2:	4d9b      	ldr	r5, [pc, #620]	; (8007150 <_malloc_r+0x29c>)
 8006ee4:	d236      	bcs.n	8006f54 <_malloc_r+0xa0>
 8006ee6:	f104 0208 	add.w	r2, r4, #8
 8006eea:	442a      	add	r2, r5
 8006eec:	6856      	ldr	r6, [r2, #4]
 8006eee:	f1a2 0108 	sub.w	r1, r2, #8
 8006ef2:	428e      	cmp	r6, r1
 8006ef4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8006ef8:	d102      	bne.n	8006f00 <_malloc_r+0x4c>
 8006efa:	68d6      	ldr	r6, [r2, #12]
 8006efc:	42b2      	cmp	r2, r6
 8006efe:	d010      	beq.n	8006f22 <_malloc_r+0x6e>
 8006f00:	6873      	ldr	r3, [r6, #4]
 8006f02:	68f2      	ldr	r2, [r6, #12]
 8006f04:	68b1      	ldr	r1, [r6, #8]
 8006f06:	f023 0303 	bic.w	r3, r3, #3
 8006f0a:	60ca      	str	r2, [r1, #12]
 8006f0c:	4433      	add	r3, r6
 8006f0e:	6091      	str	r1, [r2, #8]
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	f042 0201 	orr.w	r2, r2, #1
 8006f16:	605a      	str	r2, [r3, #4]
 8006f18:	4648      	mov	r0, r9
 8006f1a:	f000 fa29 	bl	8007370 <__malloc_unlock>
 8006f1e:	3608      	adds	r6, #8
 8006f20:	e109      	b.n	8007136 <_malloc_r+0x282>
 8006f22:	3302      	adds	r3, #2
 8006f24:	4a8b      	ldr	r2, [pc, #556]	; (8007154 <_malloc_r+0x2a0>)
 8006f26:	692e      	ldr	r6, [r5, #16]
 8006f28:	4611      	mov	r1, r2
 8006f2a:	4296      	cmp	r6, r2
 8006f2c:	d06d      	beq.n	800700a <_malloc_r+0x156>
 8006f2e:	6870      	ldr	r0, [r6, #4]
 8006f30:	f020 0003 	bic.w	r0, r0, #3
 8006f34:	1b07      	subs	r7, r0, r4
 8006f36:	2f0f      	cmp	r7, #15
 8006f38:	dd47      	ble.n	8006fca <_malloc_r+0x116>
 8006f3a:	1933      	adds	r3, r6, r4
 8006f3c:	f044 0401 	orr.w	r4, r4, #1
 8006f40:	6074      	str	r4, [r6, #4]
 8006f42:	616b      	str	r3, [r5, #20]
 8006f44:	612b      	str	r3, [r5, #16]
 8006f46:	60da      	str	r2, [r3, #12]
 8006f48:	609a      	str	r2, [r3, #8]
 8006f4a:	f047 0201 	orr.w	r2, r7, #1
 8006f4e:	605a      	str	r2, [r3, #4]
 8006f50:	5037      	str	r7, [r6, r0]
 8006f52:	e7e1      	b.n	8006f18 <_malloc_r+0x64>
 8006f54:	0a63      	lsrs	r3, r4, #9
 8006f56:	d02a      	beq.n	8006fae <_malloc_r+0xfa>
 8006f58:	2b04      	cmp	r3, #4
 8006f5a:	d812      	bhi.n	8006f82 <_malloc_r+0xce>
 8006f5c:	09a3      	lsrs	r3, r4, #6
 8006f5e:	3338      	adds	r3, #56	; 0x38
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8006f66:	6856      	ldr	r6, [r2, #4]
 8006f68:	f1a2 0008 	sub.w	r0, r2, #8
 8006f6c:	4286      	cmp	r6, r0
 8006f6e:	d006      	beq.n	8006f7e <_malloc_r+0xca>
 8006f70:	6872      	ldr	r2, [r6, #4]
 8006f72:	f022 0203 	bic.w	r2, r2, #3
 8006f76:	1b11      	subs	r1, r2, r4
 8006f78:	290f      	cmp	r1, #15
 8006f7a:	dd1c      	ble.n	8006fb6 <_malloc_r+0x102>
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	3301      	adds	r3, #1
 8006f80:	e7d0      	b.n	8006f24 <_malloc_r+0x70>
 8006f82:	2b14      	cmp	r3, #20
 8006f84:	d801      	bhi.n	8006f8a <_malloc_r+0xd6>
 8006f86:	335b      	adds	r3, #91	; 0x5b
 8006f88:	e7ea      	b.n	8006f60 <_malloc_r+0xac>
 8006f8a:	2b54      	cmp	r3, #84	; 0x54
 8006f8c:	d802      	bhi.n	8006f94 <_malloc_r+0xe0>
 8006f8e:	0b23      	lsrs	r3, r4, #12
 8006f90:	336e      	adds	r3, #110	; 0x6e
 8006f92:	e7e5      	b.n	8006f60 <_malloc_r+0xac>
 8006f94:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006f98:	d802      	bhi.n	8006fa0 <_malloc_r+0xec>
 8006f9a:	0be3      	lsrs	r3, r4, #15
 8006f9c:	3377      	adds	r3, #119	; 0x77
 8006f9e:	e7df      	b.n	8006f60 <_malloc_r+0xac>
 8006fa0:	f240 5254 	movw	r2, #1364	; 0x554
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d804      	bhi.n	8006fb2 <_malloc_r+0xfe>
 8006fa8:	0ca3      	lsrs	r3, r4, #18
 8006faa:	337c      	adds	r3, #124	; 0x7c
 8006fac:	e7d8      	b.n	8006f60 <_malloc_r+0xac>
 8006fae:	233f      	movs	r3, #63	; 0x3f
 8006fb0:	e7d6      	b.n	8006f60 <_malloc_r+0xac>
 8006fb2:	237e      	movs	r3, #126	; 0x7e
 8006fb4:	e7d4      	b.n	8006f60 <_malloc_r+0xac>
 8006fb6:	2900      	cmp	r1, #0
 8006fb8:	68f1      	ldr	r1, [r6, #12]
 8006fba:	db04      	blt.n	8006fc6 <_malloc_r+0x112>
 8006fbc:	68b3      	ldr	r3, [r6, #8]
 8006fbe:	60d9      	str	r1, [r3, #12]
 8006fc0:	608b      	str	r3, [r1, #8]
 8006fc2:	18b3      	adds	r3, r6, r2
 8006fc4:	e7a4      	b.n	8006f10 <_malloc_r+0x5c>
 8006fc6:	460e      	mov	r6, r1
 8006fc8:	e7d0      	b.n	8006f6c <_malloc_r+0xb8>
 8006fca:	2f00      	cmp	r7, #0
 8006fcc:	616a      	str	r2, [r5, #20]
 8006fce:	612a      	str	r2, [r5, #16]
 8006fd0:	db05      	blt.n	8006fde <_malloc_r+0x12a>
 8006fd2:	4430      	add	r0, r6
 8006fd4:	6843      	ldr	r3, [r0, #4]
 8006fd6:	f043 0301 	orr.w	r3, r3, #1
 8006fda:	6043      	str	r3, [r0, #4]
 8006fdc:	e79c      	b.n	8006f18 <_malloc_r+0x64>
 8006fde:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006fe2:	d244      	bcs.n	800706e <_malloc_r+0x1ba>
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	08c0      	lsrs	r0, r0, #3
 8006fe8:	1087      	asrs	r7, r0, #2
 8006fea:	fa02 f707 	lsl.w	r7, r2, r7
 8006fee:	686a      	ldr	r2, [r5, #4]
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	433a      	orrs	r2, r7
 8006ff4:	606a      	str	r2, [r5, #4]
 8006ff6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8006ffa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8006ffe:	3a08      	subs	r2, #8
 8007000:	60f2      	str	r2, [r6, #12]
 8007002:	60b7      	str	r7, [r6, #8]
 8007004:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007008:	60fe      	str	r6, [r7, #12]
 800700a:	2001      	movs	r0, #1
 800700c:	109a      	asrs	r2, r3, #2
 800700e:	fa00 f202 	lsl.w	r2, r0, r2
 8007012:	6868      	ldr	r0, [r5, #4]
 8007014:	4282      	cmp	r2, r0
 8007016:	f200 809f 	bhi.w	8007158 <_malloc_r+0x2a4>
 800701a:	4202      	tst	r2, r0
 800701c:	d106      	bne.n	800702c <_malloc_r+0x178>
 800701e:	f023 0303 	bic.w	r3, r3, #3
 8007022:	0052      	lsls	r2, r2, #1
 8007024:	4202      	tst	r2, r0
 8007026:	f103 0304 	add.w	r3, r3, #4
 800702a:	d0fa      	beq.n	8007022 <_malloc_r+0x16e>
 800702c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8007030:	46e0      	mov	r8, ip
 8007032:	469e      	mov	lr, r3
 8007034:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007038:	4546      	cmp	r6, r8
 800703a:	d153      	bne.n	80070e4 <_malloc_r+0x230>
 800703c:	f10e 0e01 	add.w	lr, lr, #1
 8007040:	f01e 0f03 	tst.w	lr, #3
 8007044:	f108 0808 	add.w	r8, r8, #8
 8007048:	d1f4      	bne.n	8007034 <_malloc_r+0x180>
 800704a:	0798      	lsls	r0, r3, #30
 800704c:	d179      	bne.n	8007142 <_malloc_r+0x28e>
 800704e:	686b      	ldr	r3, [r5, #4]
 8007050:	ea23 0302 	bic.w	r3, r3, r2
 8007054:	606b      	str	r3, [r5, #4]
 8007056:	6868      	ldr	r0, [r5, #4]
 8007058:	0052      	lsls	r2, r2, #1
 800705a:	4282      	cmp	r2, r0
 800705c:	d87c      	bhi.n	8007158 <_malloc_r+0x2a4>
 800705e:	2a00      	cmp	r2, #0
 8007060:	d07a      	beq.n	8007158 <_malloc_r+0x2a4>
 8007062:	4673      	mov	r3, lr
 8007064:	4202      	tst	r2, r0
 8007066:	d1e1      	bne.n	800702c <_malloc_r+0x178>
 8007068:	3304      	adds	r3, #4
 800706a:	0052      	lsls	r2, r2, #1
 800706c:	e7fa      	b.n	8007064 <_malloc_r+0x1b0>
 800706e:	0a42      	lsrs	r2, r0, #9
 8007070:	2a04      	cmp	r2, #4
 8007072:	d815      	bhi.n	80070a0 <_malloc_r+0x1ec>
 8007074:	0982      	lsrs	r2, r0, #6
 8007076:	3238      	adds	r2, #56	; 0x38
 8007078:	1c57      	adds	r7, r2, #1
 800707a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800707e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8007082:	45be      	cmp	lr, r7
 8007084:	d126      	bne.n	80070d4 <_malloc_r+0x220>
 8007086:	2001      	movs	r0, #1
 8007088:	1092      	asrs	r2, r2, #2
 800708a:	fa00 f202 	lsl.w	r2, r0, r2
 800708e:	6868      	ldr	r0, [r5, #4]
 8007090:	4310      	orrs	r0, r2
 8007092:	6068      	str	r0, [r5, #4]
 8007094:	f8c6 e00c 	str.w	lr, [r6, #12]
 8007098:	60b7      	str	r7, [r6, #8]
 800709a:	f8ce 6008 	str.w	r6, [lr, #8]
 800709e:	e7b3      	b.n	8007008 <_malloc_r+0x154>
 80070a0:	2a14      	cmp	r2, #20
 80070a2:	d801      	bhi.n	80070a8 <_malloc_r+0x1f4>
 80070a4:	325b      	adds	r2, #91	; 0x5b
 80070a6:	e7e7      	b.n	8007078 <_malloc_r+0x1c4>
 80070a8:	2a54      	cmp	r2, #84	; 0x54
 80070aa:	d802      	bhi.n	80070b2 <_malloc_r+0x1fe>
 80070ac:	0b02      	lsrs	r2, r0, #12
 80070ae:	326e      	adds	r2, #110	; 0x6e
 80070b0:	e7e2      	b.n	8007078 <_malloc_r+0x1c4>
 80070b2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80070b6:	d802      	bhi.n	80070be <_malloc_r+0x20a>
 80070b8:	0bc2      	lsrs	r2, r0, #15
 80070ba:	3277      	adds	r2, #119	; 0x77
 80070bc:	e7dc      	b.n	8007078 <_malloc_r+0x1c4>
 80070be:	f240 5754 	movw	r7, #1364	; 0x554
 80070c2:	42ba      	cmp	r2, r7
 80070c4:	bf9a      	itte	ls
 80070c6:	0c82      	lsrls	r2, r0, #18
 80070c8:	327c      	addls	r2, #124	; 0x7c
 80070ca:	227e      	movhi	r2, #126	; 0x7e
 80070cc:	e7d4      	b.n	8007078 <_malloc_r+0x1c4>
 80070ce:	68bf      	ldr	r7, [r7, #8]
 80070d0:	45be      	cmp	lr, r7
 80070d2:	d004      	beq.n	80070de <_malloc_r+0x22a>
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	f022 0203 	bic.w	r2, r2, #3
 80070da:	4290      	cmp	r0, r2
 80070dc:	d3f7      	bcc.n	80070ce <_malloc_r+0x21a>
 80070de:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80070e2:	e7d7      	b.n	8007094 <_malloc_r+0x1e0>
 80070e4:	6870      	ldr	r0, [r6, #4]
 80070e6:	68f7      	ldr	r7, [r6, #12]
 80070e8:	f020 0003 	bic.w	r0, r0, #3
 80070ec:	eba0 0a04 	sub.w	sl, r0, r4
 80070f0:	f1ba 0f0f 	cmp.w	sl, #15
 80070f4:	dd10      	ble.n	8007118 <_malloc_r+0x264>
 80070f6:	68b2      	ldr	r2, [r6, #8]
 80070f8:	1933      	adds	r3, r6, r4
 80070fa:	f044 0401 	orr.w	r4, r4, #1
 80070fe:	6074      	str	r4, [r6, #4]
 8007100:	60d7      	str	r7, [r2, #12]
 8007102:	60ba      	str	r2, [r7, #8]
 8007104:	f04a 0201 	orr.w	r2, sl, #1
 8007108:	616b      	str	r3, [r5, #20]
 800710a:	612b      	str	r3, [r5, #16]
 800710c:	60d9      	str	r1, [r3, #12]
 800710e:	6099      	str	r1, [r3, #8]
 8007110:	605a      	str	r2, [r3, #4]
 8007112:	f846 a000 	str.w	sl, [r6, r0]
 8007116:	e6ff      	b.n	8006f18 <_malloc_r+0x64>
 8007118:	f1ba 0f00 	cmp.w	sl, #0
 800711c:	db0f      	blt.n	800713e <_malloc_r+0x28a>
 800711e:	4430      	add	r0, r6
 8007120:	6843      	ldr	r3, [r0, #4]
 8007122:	f043 0301 	orr.w	r3, r3, #1
 8007126:	6043      	str	r3, [r0, #4]
 8007128:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800712c:	4648      	mov	r0, r9
 800712e:	60df      	str	r7, [r3, #12]
 8007130:	60bb      	str	r3, [r7, #8]
 8007132:	f000 f91d 	bl	8007370 <__malloc_unlock>
 8007136:	4630      	mov	r0, r6
 8007138:	b003      	add	sp, #12
 800713a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800713e:	463e      	mov	r6, r7
 8007140:	e77a      	b.n	8007038 <_malloc_r+0x184>
 8007142:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007146:	3b01      	subs	r3, #1
 8007148:	4584      	cmp	ip, r0
 800714a:	f43f af7e 	beq.w	800704a <_malloc_r+0x196>
 800714e:	e782      	b.n	8007056 <_malloc_r+0x1a2>
 8007150:	20000288 	.word	0x20000288
 8007154:	20000290 	.word	0x20000290
 8007158:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800715c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007160:	f026 0603 	bic.w	r6, r6, #3
 8007164:	42b4      	cmp	r4, r6
 8007166:	d803      	bhi.n	8007170 <_malloc_r+0x2bc>
 8007168:	1b33      	subs	r3, r6, r4
 800716a:	2b0f      	cmp	r3, #15
 800716c:	f300 8095 	bgt.w	800729a <_malloc_r+0x3e6>
 8007170:	4a4f      	ldr	r2, [pc, #316]	; (80072b0 <_malloc_r+0x3fc>)
 8007172:	eb0b 0306 	add.w	r3, fp, r6
 8007176:	6817      	ldr	r7, [r2, #0]
 8007178:	4a4e      	ldr	r2, [pc, #312]	; (80072b4 <_malloc_r+0x400>)
 800717a:	3710      	adds	r7, #16
 800717c:	6811      	ldr	r1, [r2, #0]
 800717e:	4427      	add	r7, r4
 8007180:	3101      	adds	r1, #1
 8007182:	d005      	beq.n	8007190 <_malloc_r+0x2dc>
 8007184:	494c      	ldr	r1, [pc, #304]	; (80072b8 <_malloc_r+0x404>)
 8007186:	3901      	subs	r1, #1
 8007188:	440f      	add	r7, r1
 800718a:	3101      	adds	r1, #1
 800718c:	4249      	negs	r1, r1
 800718e:	400f      	ands	r7, r1
 8007190:	4639      	mov	r1, r7
 8007192:	4648      	mov	r0, r9
 8007194:	9201      	str	r2, [sp, #4]
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	f000 fcd8 	bl	8007b4c <_sbrk_r>
 800719c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80071a0:	4680      	mov	r8, r0
 80071a2:	d055      	beq.n	8007250 <_malloc_r+0x39c>
 80071a4:	9b00      	ldr	r3, [sp, #0]
 80071a6:	9a01      	ldr	r2, [sp, #4]
 80071a8:	4283      	cmp	r3, r0
 80071aa:	d901      	bls.n	80071b0 <_malloc_r+0x2fc>
 80071ac:	45ab      	cmp	fp, r5
 80071ae:	d14f      	bne.n	8007250 <_malloc_r+0x39c>
 80071b0:	4842      	ldr	r0, [pc, #264]	; (80072bc <_malloc_r+0x408>)
 80071b2:	4543      	cmp	r3, r8
 80071b4:	6801      	ldr	r1, [r0, #0]
 80071b6:	4682      	mov	sl, r0
 80071b8:	eb07 0e01 	add.w	lr, r7, r1
 80071bc:	f8c0 e000 	str.w	lr, [r0]
 80071c0:	493f      	ldr	r1, [pc, #252]	; (80072c0 <_malloc_r+0x40c>)
 80071c2:	d113      	bne.n	80071ec <_malloc_r+0x338>
 80071c4:	420b      	tst	r3, r1
 80071c6:	d111      	bne.n	80071ec <_malloc_r+0x338>
 80071c8:	68ab      	ldr	r3, [r5, #8]
 80071ca:	443e      	add	r6, r7
 80071cc:	f046 0601 	orr.w	r6, r6, #1
 80071d0:	605e      	str	r6, [r3, #4]
 80071d2:	4a3c      	ldr	r2, [pc, #240]	; (80072c4 <_malloc_r+0x410>)
 80071d4:	f8da 3000 	ldr.w	r3, [sl]
 80071d8:	6811      	ldr	r1, [r2, #0]
 80071da:	428b      	cmp	r3, r1
 80071dc:	bf88      	it	hi
 80071de:	6013      	strhi	r3, [r2, #0]
 80071e0:	4a39      	ldr	r2, [pc, #228]	; (80072c8 <_malloc_r+0x414>)
 80071e2:	6811      	ldr	r1, [r2, #0]
 80071e4:	428b      	cmp	r3, r1
 80071e6:	bf88      	it	hi
 80071e8:	6013      	strhi	r3, [r2, #0]
 80071ea:	e031      	b.n	8007250 <_malloc_r+0x39c>
 80071ec:	6810      	ldr	r0, [r2, #0]
 80071ee:	3001      	adds	r0, #1
 80071f0:	bf1b      	ittet	ne
 80071f2:	eba8 0303 	subne.w	r3, r8, r3
 80071f6:	4473      	addne	r3, lr
 80071f8:	f8c2 8000 	streq.w	r8, [r2]
 80071fc:	f8ca 3000 	strne.w	r3, [sl]
 8007200:	f018 0007 	ands.w	r0, r8, #7
 8007204:	bf1c      	itt	ne
 8007206:	f1c0 0008 	rsbne	r0, r0, #8
 800720a:	4480      	addne	r8, r0
 800720c:	4b2a      	ldr	r3, [pc, #168]	; (80072b8 <_malloc_r+0x404>)
 800720e:	4447      	add	r7, r8
 8007210:	4418      	add	r0, r3
 8007212:	400f      	ands	r7, r1
 8007214:	1bc7      	subs	r7, r0, r7
 8007216:	4639      	mov	r1, r7
 8007218:	4648      	mov	r0, r9
 800721a:	f000 fc97 	bl	8007b4c <_sbrk_r>
 800721e:	1c43      	adds	r3, r0, #1
 8007220:	bf04      	itt	eq
 8007222:	4640      	moveq	r0, r8
 8007224:	2700      	moveq	r7, #0
 8007226:	f8da 3000 	ldr.w	r3, [sl]
 800722a:	eba0 0008 	sub.w	r0, r0, r8
 800722e:	443b      	add	r3, r7
 8007230:	4407      	add	r7, r0
 8007232:	f047 0701 	orr.w	r7, r7, #1
 8007236:	45ab      	cmp	fp, r5
 8007238:	f8c5 8008 	str.w	r8, [r5, #8]
 800723c:	f8ca 3000 	str.w	r3, [sl]
 8007240:	f8c8 7004 	str.w	r7, [r8, #4]
 8007244:	d0c5      	beq.n	80071d2 <_malloc_r+0x31e>
 8007246:	2e0f      	cmp	r6, #15
 8007248:	d810      	bhi.n	800726c <_malloc_r+0x3b8>
 800724a:	2301      	movs	r3, #1
 800724c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007250:	68ab      	ldr	r3, [r5, #8]
 8007252:	685a      	ldr	r2, [r3, #4]
 8007254:	f022 0203 	bic.w	r2, r2, #3
 8007258:	4294      	cmp	r4, r2
 800725a:	eba2 0304 	sub.w	r3, r2, r4
 800725e:	d801      	bhi.n	8007264 <_malloc_r+0x3b0>
 8007260:	2b0f      	cmp	r3, #15
 8007262:	dc1a      	bgt.n	800729a <_malloc_r+0x3e6>
 8007264:	4648      	mov	r0, r9
 8007266:	f000 f883 	bl	8007370 <__malloc_unlock>
 800726a:	e630      	b.n	8006ece <_malloc_r+0x1a>
 800726c:	2205      	movs	r2, #5
 800726e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007272:	3e0c      	subs	r6, #12
 8007274:	f026 0607 	bic.w	r6, r6, #7
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	4333      	orrs	r3, r6
 800727e:	f8cb 3004 	str.w	r3, [fp, #4]
 8007282:	2e0f      	cmp	r6, #15
 8007284:	eb0b 0306 	add.w	r3, fp, r6
 8007288:	605a      	str	r2, [r3, #4]
 800728a:	609a      	str	r2, [r3, #8]
 800728c:	d9a1      	bls.n	80071d2 <_malloc_r+0x31e>
 800728e:	f10b 0108 	add.w	r1, fp, #8
 8007292:	4648      	mov	r0, r9
 8007294:	f001 ff26 	bl	80090e4 <_free_r>
 8007298:	e79b      	b.n	80071d2 <_malloc_r+0x31e>
 800729a:	68ae      	ldr	r6, [r5, #8]
 800729c:	f044 0201 	orr.w	r2, r4, #1
 80072a0:	f043 0301 	orr.w	r3, r3, #1
 80072a4:	4434      	add	r4, r6
 80072a6:	6072      	str	r2, [r6, #4]
 80072a8:	60ac      	str	r4, [r5, #8]
 80072aa:	6063      	str	r3, [r4, #4]
 80072ac:	e634      	b.n	8006f18 <_malloc_r+0x64>
 80072ae:	bf00      	nop
 80072b0:	20000efc 	.word	0x20000efc
 80072b4:	20000690 	.word	0x20000690
 80072b8:	00000080 	.word	0x00000080
 80072bc:	20000ecc 	.word	0x20000ecc
 80072c0:	0000007f 	.word	0x0000007f
 80072c4:	20000ef4 	.word	0x20000ef4
 80072c8:	20000ef8 	.word	0x20000ef8

080072cc <_mbrtowc_r>:
 80072cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ce:	9d08      	ldr	r5, [sp, #32]
 80072d0:	4606      	mov	r6, r0
 80072d2:	4617      	mov	r7, r2
 80072d4:	4c10      	ldr	r4, [pc, #64]	; (8007318 <_mbrtowc_r+0x4c>)
 80072d6:	b9a2      	cbnz	r2, 8007302 <_mbrtowc_r+0x36>
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	4a10      	ldr	r2, [pc, #64]	; (800731c <_mbrtowc_r+0x50>)
 80072dc:	6a1b      	ldr	r3, [r3, #32]
 80072de:	9500      	str	r5, [sp, #0]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bf08      	it	eq
 80072e4:	4613      	moveq	r3, r2
 80072e6:	4639      	mov	r1, r7
 80072e8:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 80072ec:	2301      	movs	r3, #1
 80072ee:	4a0c      	ldr	r2, [pc, #48]	; (8007320 <_mbrtowc_r+0x54>)
 80072f0:	47a0      	blx	r4
 80072f2:	1c43      	adds	r3, r0, #1
 80072f4:	bf01      	itttt	eq
 80072f6:	2300      	moveq	r3, #0
 80072f8:	602b      	streq	r3, [r5, #0]
 80072fa:	238a      	moveq	r3, #138	; 0x8a
 80072fc:	6033      	streq	r3, [r6, #0]
 80072fe:	b003      	add	sp, #12
 8007300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007302:	6824      	ldr	r4, [r4, #0]
 8007304:	4f05      	ldr	r7, [pc, #20]	; (800731c <_mbrtowc_r+0x50>)
 8007306:	6a24      	ldr	r4, [r4, #32]
 8007308:	9500      	str	r5, [sp, #0]
 800730a:	2c00      	cmp	r4, #0
 800730c:	bf08      	it	eq
 800730e:	463c      	moveq	r4, r7
 8007310:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8007314:	e7ec      	b.n	80072f0 <_mbrtowc_r+0x24>
 8007316:	bf00      	nop
 8007318:	20000028 	.word	0x20000028
 800731c:	2000011c 	.word	0x2000011c
 8007320:	0800a452 	.word	0x0800a452

08007324 <__ascii_mbtowc>:
 8007324:	b082      	sub	sp, #8
 8007326:	b901      	cbnz	r1, 800732a <__ascii_mbtowc+0x6>
 8007328:	a901      	add	r1, sp, #4
 800732a:	b142      	cbz	r2, 800733e <__ascii_mbtowc+0x1a>
 800732c:	b14b      	cbz	r3, 8007342 <__ascii_mbtowc+0x1e>
 800732e:	7813      	ldrb	r3, [r2, #0]
 8007330:	600b      	str	r3, [r1, #0]
 8007332:	7812      	ldrb	r2, [r2, #0]
 8007334:	1c10      	adds	r0, r2, #0
 8007336:	bf18      	it	ne
 8007338:	2001      	movne	r0, #1
 800733a:	b002      	add	sp, #8
 800733c:	4770      	bx	lr
 800733e:	4610      	mov	r0, r2
 8007340:	e7fb      	b.n	800733a <__ascii_mbtowc+0x16>
 8007342:	f06f 0001 	mvn.w	r0, #1
 8007346:	e7f8      	b.n	800733a <__ascii_mbtowc+0x16>

08007348 <memchr>:
 8007348:	b510      	push	{r4, lr}
 800734a:	b2c9      	uxtb	r1, r1
 800734c:	4402      	add	r2, r0
 800734e:	4290      	cmp	r0, r2
 8007350:	4603      	mov	r3, r0
 8007352:	d101      	bne.n	8007358 <memchr+0x10>
 8007354:	2000      	movs	r0, #0
 8007356:	bd10      	pop	{r4, pc}
 8007358:	781c      	ldrb	r4, [r3, #0]
 800735a:	3001      	adds	r0, #1
 800735c:	428c      	cmp	r4, r1
 800735e:	d1f6      	bne.n	800734e <memchr+0x6>
 8007360:	4618      	mov	r0, r3
 8007362:	bd10      	pop	{r4, pc}

08007364 <__malloc_lock>:
 8007364:	4801      	ldr	r0, [pc, #4]	; (800736c <__malloc_lock+0x8>)
 8007366:	f002 ba97 	b.w	8009898 <__retarget_lock_acquire_recursive>
 800736a:	bf00      	nop
 800736c:	20001644 	.word	0x20001644

08007370 <__malloc_unlock>:
 8007370:	4801      	ldr	r0, [pc, #4]	; (8007378 <__malloc_unlock+0x8>)
 8007372:	f002 ba92 	b.w	800989a <__retarget_lock_release_recursive>
 8007376:	bf00      	nop
 8007378:	20001644 	.word	0x20001644

0800737c <_Balloc>:
 800737c:	b570      	push	{r4, r5, r6, lr}
 800737e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007380:	4604      	mov	r4, r0
 8007382:	460e      	mov	r6, r1
 8007384:	b93d      	cbnz	r5, 8007396 <_Balloc+0x1a>
 8007386:	2010      	movs	r0, #16
 8007388:	f7ff fd8c 	bl	8006ea4 <malloc>
 800738c:	6260      	str	r0, [r4, #36]	; 0x24
 800738e:	6045      	str	r5, [r0, #4]
 8007390:	6085      	str	r5, [r0, #8]
 8007392:	6005      	str	r5, [r0, #0]
 8007394:	60c5      	str	r5, [r0, #12]
 8007396:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007398:	68eb      	ldr	r3, [r5, #12]
 800739a:	b183      	cbz	r3, 80073be <_Balloc+0x42>
 800739c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80073a4:	b9b8      	cbnz	r0, 80073d6 <_Balloc+0x5a>
 80073a6:	2101      	movs	r1, #1
 80073a8:	fa01 f506 	lsl.w	r5, r1, r6
 80073ac:	1d6a      	adds	r2, r5, #5
 80073ae:	0092      	lsls	r2, r2, #2
 80073b0:	4620      	mov	r0, r4
 80073b2:	f001 fe14 	bl	8008fde <_calloc_r>
 80073b6:	b160      	cbz	r0, 80073d2 <_Balloc+0x56>
 80073b8:	6046      	str	r6, [r0, #4]
 80073ba:	6085      	str	r5, [r0, #8]
 80073bc:	e00e      	b.n	80073dc <_Balloc+0x60>
 80073be:	2221      	movs	r2, #33	; 0x21
 80073c0:	2104      	movs	r1, #4
 80073c2:	4620      	mov	r0, r4
 80073c4:	f001 fe0b 	bl	8008fde <_calloc_r>
 80073c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ca:	60e8      	str	r0, [r5, #12]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e4      	bne.n	800739c <_Balloc+0x20>
 80073d2:	2000      	movs	r0, #0
 80073d4:	bd70      	pop	{r4, r5, r6, pc}
 80073d6:	6802      	ldr	r2, [r0, #0]
 80073d8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80073dc:	2300      	movs	r3, #0
 80073de:	6103      	str	r3, [r0, #16]
 80073e0:	60c3      	str	r3, [r0, #12]
 80073e2:	bd70      	pop	{r4, r5, r6, pc}

080073e4 <_Bfree>:
 80073e4:	b570      	push	{r4, r5, r6, lr}
 80073e6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80073e8:	4606      	mov	r6, r0
 80073ea:	460d      	mov	r5, r1
 80073ec:	b93c      	cbnz	r4, 80073fe <_Bfree+0x1a>
 80073ee:	2010      	movs	r0, #16
 80073f0:	f7ff fd58 	bl	8006ea4 <malloc>
 80073f4:	6270      	str	r0, [r6, #36]	; 0x24
 80073f6:	6044      	str	r4, [r0, #4]
 80073f8:	6084      	str	r4, [r0, #8]
 80073fa:	6004      	str	r4, [r0, #0]
 80073fc:	60c4      	str	r4, [r0, #12]
 80073fe:	b13d      	cbz	r5, 8007410 <_Bfree+0x2c>
 8007400:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007402:	686a      	ldr	r2, [r5, #4]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800740a:	6029      	str	r1, [r5, #0]
 800740c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007410:	bd70      	pop	{r4, r5, r6, pc}

08007412 <__multadd>:
 8007412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007416:	461f      	mov	r7, r3
 8007418:	4606      	mov	r6, r0
 800741a:	460c      	mov	r4, r1
 800741c:	2300      	movs	r3, #0
 800741e:	690d      	ldr	r5, [r1, #16]
 8007420:	f101 0e14 	add.w	lr, r1, #20
 8007424:	f8de 0000 	ldr.w	r0, [lr]
 8007428:	3301      	adds	r3, #1
 800742a:	b281      	uxth	r1, r0
 800742c:	fb02 7101 	mla	r1, r2, r1, r7
 8007430:	0c00      	lsrs	r0, r0, #16
 8007432:	0c0f      	lsrs	r7, r1, #16
 8007434:	fb02 7000 	mla	r0, r2, r0, r7
 8007438:	b289      	uxth	r1, r1
 800743a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800743e:	429d      	cmp	r5, r3
 8007440:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007444:	f84e 1b04 	str.w	r1, [lr], #4
 8007448:	dcec      	bgt.n	8007424 <__multadd+0x12>
 800744a:	b1d7      	cbz	r7, 8007482 <__multadd+0x70>
 800744c:	68a3      	ldr	r3, [r4, #8]
 800744e:	429d      	cmp	r5, r3
 8007450:	db12      	blt.n	8007478 <__multadd+0x66>
 8007452:	6861      	ldr	r1, [r4, #4]
 8007454:	4630      	mov	r0, r6
 8007456:	3101      	adds	r1, #1
 8007458:	f7ff ff90 	bl	800737c <_Balloc>
 800745c:	4680      	mov	r8, r0
 800745e:	6922      	ldr	r2, [r4, #16]
 8007460:	f104 010c 	add.w	r1, r4, #12
 8007464:	3202      	adds	r2, #2
 8007466:	0092      	lsls	r2, r2, #2
 8007468:	300c      	adds	r0, #12
 800746a:	f7fd f887 	bl	800457c <memcpy>
 800746e:	4621      	mov	r1, r4
 8007470:	4630      	mov	r0, r6
 8007472:	f7ff ffb7 	bl	80073e4 <_Bfree>
 8007476:	4644      	mov	r4, r8
 8007478:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800747c:	3501      	adds	r5, #1
 800747e:	615f      	str	r7, [r3, #20]
 8007480:	6125      	str	r5, [r4, #16]
 8007482:	4620      	mov	r0, r4
 8007484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007488 <__s2b>:
 8007488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800748c:	4615      	mov	r5, r2
 800748e:	2209      	movs	r2, #9
 8007490:	461f      	mov	r7, r3
 8007492:	3308      	adds	r3, #8
 8007494:	460c      	mov	r4, r1
 8007496:	fb93 f3f2 	sdiv	r3, r3, r2
 800749a:	4606      	mov	r6, r0
 800749c:	2201      	movs	r2, #1
 800749e:	2100      	movs	r1, #0
 80074a0:	429a      	cmp	r2, r3
 80074a2:	db20      	blt.n	80074e6 <__s2b+0x5e>
 80074a4:	4630      	mov	r0, r6
 80074a6:	f7ff ff69 	bl	800737c <_Balloc>
 80074aa:	9b08      	ldr	r3, [sp, #32]
 80074ac:	2d09      	cmp	r5, #9
 80074ae:	6143      	str	r3, [r0, #20]
 80074b0:	f04f 0301 	mov.w	r3, #1
 80074b4:	6103      	str	r3, [r0, #16]
 80074b6:	dd19      	ble.n	80074ec <__s2b+0x64>
 80074b8:	f104 0909 	add.w	r9, r4, #9
 80074bc:	46c8      	mov	r8, r9
 80074be:	442c      	add	r4, r5
 80074c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80074c4:	4601      	mov	r1, r0
 80074c6:	3b30      	subs	r3, #48	; 0x30
 80074c8:	220a      	movs	r2, #10
 80074ca:	4630      	mov	r0, r6
 80074cc:	f7ff ffa1 	bl	8007412 <__multadd>
 80074d0:	45a0      	cmp	r8, r4
 80074d2:	d1f5      	bne.n	80074c0 <__s2b+0x38>
 80074d4:	f1a5 0408 	sub.w	r4, r5, #8
 80074d8:	444c      	add	r4, r9
 80074da:	1b2d      	subs	r5, r5, r4
 80074dc:	1963      	adds	r3, r4, r5
 80074de:	42bb      	cmp	r3, r7
 80074e0:	db07      	blt.n	80074f2 <__s2b+0x6a>
 80074e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074e6:	0052      	lsls	r2, r2, #1
 80074e8:	3101      	adds	r1, #1
 80074ea:	e7d9      	b.n	80074a0 <__s2b+0x18>
 80074ec:	340a      	adds	r4, #10
 80074ee:	2509      	movs	r5, #9
 80074f0:	e7f3      	b.n	80074da <__s2b+0x52>
 80074f2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80074f6:	4601      	mov	r1, r0
 80074f8:	3b30      	subs	r3, #48	; 0x30
 80074fa:	220a      	movs	r2, #10
 80074fc:	4630      	mov	r0, r6
 80074fe:	f7ff ff88 	bl	8007412 <__multadd>
 8007502:	e7eb      	b.n	80074dc <__s2b+0x54>

08007504 <__hi0bits>:
 8007504:	0c02      	lsrs	r2, r0, #16
 8007506:	0412      	lsls	r2, r2, #16
 8007508:	4603      	mov	r3, r0
 800750a:	b9b2      	cbnz	r2, 800753a <__hi0bits+0x36>
 800750c:	0403      	lsls	r3, r0, #16
 800750e:	2010      	movs	r0, #16
 8007510:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007514:	bf04      	itt	eq
 8007516:	021b      	lsleq	r3, r3, #8
 8007518:	3008      	addeq	r0, #8
 800751a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800751e:	bf04      	itt	eq
 8007520:	011b      	lsleq	r3, r3, #4
 8007522:	3004      	addeq	r0, #4
 8007524:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007528:	bf04      	itt	eq
 800752a:	009b      	lsleq	r3, r3, #2
 800752c:	3002      	addeq	r0, #2
 800752e:	2b00      	cmp	r3, #0
 8007530:	db06      	blt.n	8007540 <__hi0bits+0x3c>
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	d503      	bpl.n	800753e <__hi0bits+0x3a>
 8007536:	3001      	adds	r0, #1
 8007538:	4770      	bx	lr
 800753a:	2000      	movs	r0, #0
 800753c:	e7e8      	b.n	8007510 <__hi0bits+0xc>
 800753e:	2020      	movs	r0, #32
 8007540:	4770      	bx	lr

08007542 <__lo0bits>:
 8007542:	6803      	ldr	r3, [r0, #0]
 8007544:	4601      	mov	r1, r0
 8007546:	f013 0207 	ands.w	r2, r3, #7
 800754a:	d00b      	beq.n	8007564 <__lo0bits+0x22>
 800754c:	07da      	lsls	r2, r3, #31
 800754e:	d423      	bmi.n	8007598 <__lo0bits+0x56>
 8007550:	0798      	lsls	r0, r3, #30
 8007552:	bf49      	itett	mi
 8007554:	085b      	lsrmi	r3, r3, #1
 8007556:	089b      	lsrpl	r3, r3, #2
 8007558:	2001      	movmi	r0, #1
 800755a:	600b      	strmi	r3, [r1, #0]
 800755c:	bf5c      	itt	pl
 800755e:	600b      	strpl	r3, [r1, #0]
 8007560:	2002      	movpl	r0, #2
 8007562:	4770      	bx	lr
 8007564:	b298      	uxth	r0, r3
 8007566:	b9a8      	cbnz	r0, 8007594 <__lo0bits+0x52>
 8007568:	2010      	movs	r0, #16
 800756a:	0c1b      	lsrs	r3, r3, #16
 800756c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007570:	bf04      	itt	eq
 8007572:	0a1b      	lsreq	r3, r3, #8
 8007574:	3008      	addeq	r0, #8
 8007576:	071a      	lsls	r2, r3, #28
 8007578:	bf04      	itt	eq
 800757a:	091b      	lsreq	r3, r3, #4
 800757c:	3004      	addeq	r0, #4
 800757e:	079a      	lsls	r2, r3, #30
 8007580:	bf04      	itt	eq
 8007582:	089b      	lsreq	r3, r3, #2
 8007584:	3002      	addeq	r0, #2
 8007586:	07da      	lsls	r2, r3, #31
 8007588:	d402      	bmi.n	8007590 <__lo0bits+0x4e>
 800758a:	085b      	lsrs	r3, r3, #1
 800758c:	d006      	beq.n	800759c <__lo0bits+0x5a>
 800758e:	3001      	adds	r0, #1
 8007590:	600b      	str	r3, [r1, #0]
 8007592:	4770      	bx	lr
 8007594:	4610      	mov	r0, r2
 8007596:	e7e9      	b.n	800756c <__lo0bits+0x2a>
 8007598:	2000      	movs	r0, #0
 800759a:	4770      	bx	lr
 800759c:	2020      	movs	r0, #32
 800759e:	4770      	bx	lr

080075a0 <__i2b>:
 80075a0:	b510      	push	{r4, lr}
 80075a2:	460c      	mov	r4, r1
 80075a4:	2101      	movs	r1, #1
 80075a6:	f7ff fee9 	bl	800737c <_Balloc>
 80075aa:	2201      	movs	r2, #1
 80075ac:	6144      	str	r4, [r0, #20]
 80075ae:	6102      	str	r2, [r0, #16]
 80075b0:	bd10      	pop	{r4, pc}

080075b2 <__multiply>:
 80075b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b6:	4614      	mov	r4, r2
 80075b8:	690a      	ldr	r2, [r1, #16]
 80075ba:	6923      	ldr	r3, [r4, #16]
 80075bc:	4689      	mov	r9, r1
 80075be:	429a      	cmp	r2, r3
 80075c0:	bfbe      	ittt	lt
 80075c2:	460b      	movlt	r3, r1
 80075c4:	46a1      	movlt	r9, r4
 80075c6:	461c      	movlt	r4, r3
 80075c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80075cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80075d0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80075d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80075d8:	eb07 060a 	add.w	r6, r7, sl
 80075dc:	429e      	cmp	r6, r3
 80075de:	bfc8      	it	gt
 80075e0:	3101      	addgt	r1, #1
 80075e2:	f7ff fecb 	bl	800737c <_Balloc>
 80075e6:	f100 0514 	add.w	r5, r0, #20
 80075ea:	462b      	mov	r3, r5
 80075ec:	2200      	movs	r2, #0
 80075ee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075f2:	4543      	cmp	r3, r8
 80075f4:	d316      	bcc.n	8007624 <__multiply+0x72>
 80075f6:	f104 0214 	add.w	r2, r4, #20
 80075fa:	f109 0114 	add.w	r1, r9, #20
 80075fe:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007602:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007606:	9301      	str	r3, [sp, #4]
 8007608:	9c01      	ldr	r4, [sp, #4]
 800760a:	4613      	mov	r3, r2
 800760c:	4294      	cmp	r4, r2
 800760e:	d80c      	bhi.n	800762a <__multiply+0x78>
 8007610:	2e00      	cmp	r6, #0
 8007612:	dd03      	ble.n	800761c <__multiply+0x6a>
 8007614:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007618:	2b00      	cmp	r3, #0
 800761a:	d054      	beq.n	80076c6 <__multiply+0x114>
 800761c:	6106      	str	r6, [r0, #16]
 800761e:	b003      	add	sp, #12
 8007620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007624:	f843 2b04 	str.w	r2, [r3], #4
 8007628:	e7e3      	b.n	80075f2 <__multiply+0x40>
 800762a:	f8b3 a000 	ldrh.w	sl, [r3]
 800762e:	3204      	adds	r2, #4
 8007630:	f1ba 0f00 	cmp.w	sl, #0
 8007634:	d020      	beq.n	8007678 <__multiply+0xc6>
 8007636:	46ae      	mov	lr, r5
 8007638:	4689      	mov	r9, r1
 800763a:	f04f 0c00 	mov.w	ip, #0
 800763e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007642:	f8be b000 	ldrh.w	fp, [lr]
 8007646:	b2a3      	uxth	r3, r4
 8007648:	fb0a b303 	mla	r3, sl, r3, fp
 800764c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007650:	f8de 4000 	ldr.w	r4, [lr]
 8007654:	4463      	add	r3, ip
 8007656:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800765a:	fb0a c40b 	mla	r4, sl, fp, ip
 800765e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007662:	b29b      	uxth	r3, r3
 8007664:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007668:	454f      	cmp	r7, r9
 800766a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800766e:	f84e 3b04 	str.w	r3, [lr], #4
 8007672:	d8e4      	bhi.n	800763e <__multiply+0x8c>
 8007674:	f8ce c000 	str.w	ip, [lr]
 8007678:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800767c:	f1b9 0f00 	cmp.w	r9, #0
 8007680:	d01f      	beq.n	80076c2 <__multiply+0x110>
 8007682:	46ae      	mov	lr, r5
 8007684:	468c      	mov	ip, r1
 8007686:	f04f 0a00 	mov.w	sl, #0
 800768a:	682b      	ldr	r3, [r5, #0]
 800768c:	f8bc 4000 	ldrh.w	r4, [ip]
 8007690:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007694:	b29b      	uxth	r3, r3
 8007696:	fb09 b404 	mla	r4, r9, r4, fp
 800769a:	44a2      	add	sl, r4
 800769c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80076a0:	f84e 3b04 	str.w	r3, [lr], #4
 80076a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076a8:	f8be 4000 	ldrh.w	r4, [lr]
 80076ac:	0c1b      	lsrs	r3, r3, #16
 80076ae:	fb09 4303 	mla	r3, r9, r3, r4
 80076b2:	4567      	cmp	r7, ip
 80076b4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80076b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076bc:	d8e6      	bhi.n	800768c <__multiply+0xda>
 80076be:	f8ce 3000 	str.w	r3, [lr]
 80076c2:	3504      	adds	r5, #4
 80076c4:	e7a0      	b.n	8007608 <__multiply+0x56>
 80076c6:	3e01      	subs	r6, #1
 80076c8:	e7a2      	b.n	8007610 <__multiply+0x5e>
	...

080076cc <__pow5mult>:
 80076cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d0:	4615      	mov	r5, r2
 80076d2:	f012 0203 	ands.w	r2, r2, #3
 80076d6:	4606      	mov	r6, r0
 80076d8:	460f      	mov	r7, r1
 80076da:	d007      	beq.n	80076ec <__pow5mult+0x20>
 80076dc:	4c21      	ldr	r4, [pc, #132]	; (8007764 <__pow5mult+0x98>)
 80076de:	3a01      	subs	r2, #1
 80076e0:	2300      	movs	r3, #0
 80076e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076e6:	f7ff fe94 	bl	8007412 <__multadd>
 80076ea:	4607      	mov	r7, r0
 80076ec:	10ad      	asrs	r5, r5, #2
 80076ee:	d035      	beq.n	800775c <__pow5mult+0x90>
 80076f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80076f2:	b93c      	cbnz	r4, 8007704 <__pow5mult+0x38>
 80076f4:	2010      	movs	r0, #16
 80076f6:	f7ff fbd5 	bl	8006ea4 <malloc>
 80076fa:	6270      	str	r0, [r6, #36]	; 0x24
 80076fc:	6044      	str	r4, [r0, #4]
 80076fe:	6084      	str	r4, [r0, #8]
 8007700:	6004      	str	r4, [r0, #0]
 8007702:	60c4      	str	r4, [r0, #12]
 8007704:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007708:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800770c:	b94c      	cbnz	r4, 8007722 <__pow5mult+0x56>
 800770e:	f240 2171 	movw	r1, #625	; 0x271
 8007712:	4630      	mov	r0, r6
 8007714:	f7ff ff44 	bl	80075a0 <__i2b>
 8007718:	2300      	movs	r3, #0
 800771a:	4604      	mov	r4, r0
 800771c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007720:	6003      	str	r3, [r0, #0]
 8007722:	f04f 0800 	mov.w	r8, #0
 8007726:	07eb      	lsls	r3, r5, #31
 8007728:	d50a      	bpl.n	8007740 <__pow5mult+0x74>
 800772a:	4639      	mov	r1, r7
 800772c:	4622      	mov	r2, r4
 800772e:	4630      	mov	r0, r6
 8007730:	f7ff ff3f 	bl	80075b2 <__multiply>
 8007734:	4681      	mov	r9, r0
 8007736:	4639      	mov	r1, r7
 8007738:	4630      	mov	r0, r6
 800773a:	f7ff fe53 	bl	80073e4 <_Bfree>
 800773e:	464f      	mov	r7, r9
 8007740:	106d      	asrs	r5, r5, #1
 8007742:	d00b      	beq.n	800775c <__pow5mult+0x90>
 8007744:	6820      	ldr	r0, [r4, #0]
 8007746:	b938      	cbnz	r0, 8007758 <__pow5mult+0x8c>
 8007748:	4622      	mov	r2, r4
 800774a:	4621      	mov	r1, r4
 800774c:	4630      	mov	r0, r6
 800774e:	f7ff ff30 	bl	80075b2 <__multiply>
 8007752:	6020      	str	r0, [r4, #0]
 8007754:	f8c0 8000 	str.w	r8, [r0]
 8007758:	4604      	mov	r4, r0
 800775a:	e7e4      	b.n	8007726 <__pow5mult+0x5a>
 800775c:	4638      	mov	r0, r7
 800775e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007762:	bf00      	nop
 8007764:	0800a548 	.word	0x0800a548

08007768 <__lshift>:
 8007768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800776c:	460c      	mov	r4, r1
 800776e:	4607      	mov	r7, r0
 8007770:	4616      	mov	r6, r2
 8007772:	6923      	ldr	r3, [r4, #16]
 8007774:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007778:	eb0a 0903 	add.w	r9, sl, r3
 800777c:	6849      	ldr	r1, [r1, #4]
 800777e:	68a3      	ldr	r3, [r4, #8]
 8007780:	f109 0501 	add.w	r5, r9, #1
 8007784:	42ab      	cmp	r3, r5
 8007786:	db31      	blt.n	80077ec <__lshift+0x84>
 8007788:	4638      	mov	r0, r7
 800778a:	f7ff fdf7 	bl	800737c <_Balloc>
 800778e:	2200      	movs	r2, #0
 8007790:	4680      	mov	r8, r0
 8007792:	4611      	mov	r1, r2
 8007794:	f100 0314 	add.w	r3, r0, #20
 8007798:	4552      	cmp	r2, sl
 800779a:	db2a      	blt.n	80077f2 <__lshift+0x8a>
 800779c:	6920      	ldr	r0, [r4, #16]
 800779e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077a2:	f104 0114 	add.w	r1, r4, #20
 80077a6:	f016 021f 	ands.w	r2, r6, #31
 80077aa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80077ae:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80077b2:	d022      	beq.n	80077fa <__lshift+0x92>
 80077b4:	2000      	movs	r0, #0
 80077b6:	f1c2 0c20 	rsb	ip, r2, #32
 80077ba:	680e      	ldr	r6, [r1, #0]
 80077bc:	4096      	lsls	r6, r2
 80077be:	4330      	orrs	r0, r6
 80077c0:	f843 0b04 	str.w	r0, [r3], #4
 80077c4:	f851 0b04 	ldr.w	r0, [r1], #4
 80077c8:	458e      	cmp	lr, r1
 80077ca:	fa20 f00c 	lsr.w	r0, r0, ip
 80077ce:	d8f4      	bhi.n	80077ba <__lshift+0x52>
 80077d0:	6018      	str	r0, [r3, #0]
 80077d2:	b108      	cbz	r0, 80077d8 <__lshift+0x70>
 80077d4:	f109 0502 	add.w	r5, r9, #2
 80077d8:	3d01      	subs	r5, #1
 80077da:	4638      	mov	r0, r7
 80077dc:	f8c8 5010 	str.w	r5, [r8, #16]
 80077e0:	4621      	mov	r1, r4
 80077e2:	f7ff fdff 	bl	80073e4 <_Bfree>
 80077e6:	4640      	mov	r0, r8
 80077e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ec:	3101      	adds	r1, #1
 80077ee:	005b      	lsls	r3, r3, #1
 80077f0:	e7c8      	b.n	8007784 <__lshift+0x1c>
 80077f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80077f6:	3201      	adds	r2, #1
 80077f8:	e7ce      	b.n	8007798 <__lshift+0x30>
 80077fa:	3b04      	subs	r3, #4
 80077fc:	f851 2b04 	ldr.w	r2, [r1], #4
 8007800:	458e      	cmp	lr, r1
 8007802:	f843 2f04 	str.w	r2, [r3, #4]!
 8007806:	d8f9      	bhi.n	80077fc <__lshift+0x94>
 8007808:	e7e6      	b.n	80077d8 <__lshift+0x70>

0800780a <__mcmp>:
 800780a:	6903      	ldr	r3, [r0, #16]
 800780c:	690a      	ldr	r2, [r1, #16]
 800780e:	b530      	push	{r4, r5, lr}
 8007810:	1a9b      	subs	r3, r3, r2
 8007812:	d10c      	bne.n	800782e <__mcmp+0x24>
 8007814:	0092      	lsls	r2, r2, #2
 8007816:	3014      	adds	r0, #20
 8007818:	3114      	adds	r1, #20
 800781a:	1884      	adds	r4, r0, r2
 800781c:	4411      	add	r1, r2
 800781e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007822:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007826:	4295      	cmp	r5, r2
 8007828:	d003      	beq.n	8007832 <__mcmp+0x28>
 800782a:	d305      	bcc.n	8007838 <__mcmp+0x2e>
 800782c:	2301      	movs	r3, #1
 800782e:	4618      	mov	r0, r3
 8007830:	bd30      	pop	{r4, r5, pc}
 8007832:	42a0      	cmp	r0, r4
 8007834:	d3f3      	bcc.n	800781e <__mcmp+0x14>
 8007836:	e7fa      	b.n	800782e <__mcmp+0x24>
 8007838:	f04f 33ff 	mov.w	r3, #4294967295
 800783c:	e7f7      	b.n	800782e <__mcmp+0x24>

0800783e <__mdiff>:
 800783e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007842:	460d      	mov	r5, r1
 8007844:	4607      	mov	r7, r0
 8007846:	4611      	mov	r1, r2
 8007848:	4628      	mov	r0, r5
 800784a:	4614      	mov	r4, r2
 800784c:	f7ff ffdd 	bl	800780a <__mcmp>
 8007850:	1e06      	subs	r6, r0, #0
 8007852:	d108      	bne.n	8007866 <__mdiff+0x28>
 8007854:	4631      	mov	r1, r6
 8007856:	4638      	mov	r0, r7
 8007858:	f7ff fd90 	bl	800737c <_Balloc>
 800785c:	2301      	movs	r3, #1
 800785e:	6146      	str	r6, [r0, #20]
 8007860:	6103      	str	r3, [r0, #16]
 8007862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007866:	bfa4      	itt	ge
 8007868:	4623      	movge	r3, r4
 800786a:	462c      	movge	r4, r5
 800786c:	4638      	mov	r0, r7
 800786e:	6861      	ldr	r1, [r4, #4]
 8007870:	bfa6      	itte	ge
 8007872:	461d      	movge	r5, r3
 8007874:	2600      	movge	r6, #0
 8007876:	2601      	movlt	r6, #1
 8007878:	f7ff fd80 	bl	800737c <_Balloc>
 800787c:	f04f 0c00 	mov.w	ip, #0
 8007880:	60c6      	str	r6, [r0, #12]
 8007882:	692b      	ldr	r3, [r5, #16]
 8007884:	6926      	ldr	r6, [r4, #16]
 8007886:	f104 0214 	add.w	r2, r4, #20
 800788a:	f105 0914 	add.w	r9, r5, #20
 800788e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007892:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007896:	f100 0114 	add.w	r1, r0, #20
 800789a:	f852 ab04 	ldr.w	sl, [r2], #4
 800789e:	f859 5b04 	ldr.w	r5, [r9], #4
 80078a2:	fa1f f38a 	uxth.w	r3, sl
 80078a6:	4463      	add	r3, ip
 80078a8:	b2ac      	uxth	r4, r5
 80078aa:	1b1b      	subs	r3, r3, r4
 80078ac:	0c2c      	lsrs	r4, r5, #16
 80078ae:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80078b2:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80078bc:	45c8      	cmp	r8, r9
 80078be:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80078c2:	4696      	mov	lr, r2
 80078c4:	f841 4b04 	str.w	r4, [r1], #4
 80078c8:	d8e7      	bhi.n	800789a <__mdiff+0x5c>
 80078ca:	45be      	cmp	lr, r7
 80078cc:	d305      	bcc.n	80078da <__mdiff+0x9c>
 80078ce:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80078d2:	b18b      	cbz	r3, 80078f8 <__mdiff+0xba>
 80078d4:	6106      	str	r6, [r0, #16]
 80078d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078da:	f85e 4b04 	ldr.w	r4, [lr], #4
 80078de:	b2a2      	uxth	r2, r4
 80078e0:	4462      	add	r2, ip
 80078e2:	1413      	asrs	r3, r2, #16
 80078e4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80078e8:	b292      	uxth	r2, r2
 80078ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80078ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80078f2:	f841 2b04 	str.w	r2, [r1], #4
 80078f6:	e7e8      	b.n	80078ca <__mdiff+0x8c>
 80078f8:	3e01      	subs	r6, #1
 80078fa:	e7e8      	b.n	80078ce <__mdiff+0x90>

080078fc <__ulp>:
 80078fc:	4b10      	ldr	r3, [pc, #64]	; (8007940 <__ulp+0x44>)
 80078fe:	400b      	ands	r3, r1
 8007900:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007904:	2b00      	cmp	r3, #0
 8007906:	dd02      	ble.n	800790e <__ulp+0x12>
 8007908:	2000      	movs	r0, #0
 800790a:	4619      	mov	r1, r3
 800790c:	4770      	bx	lr
 800790e:	425b      	negs	r3, r3
 8007910:	151b      	asrs	r3, r3, #20
 8007912:	2b13      	cmp	r3, #19
 8007914:	f04f 0000 	mov.w	r0, #0
 8007918:	f04f 0100 	mov.w	r1, #0
 800791c:	dc04      	bgt.n	8007928 <__ulp+0x2c>
 800791e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007922:	fa42 f103 	asr.w	r1, r2, r3
 8007926:	4770      	bx	lr
 8007928:	2201      	movs	r2, #1
 800792a:	3b14      	subs	r3, #20
 800792c:	2b1e      	cmp	r3, #30
 800792e:	bfce      	itee	gt
 8007930:	4613      	movgt	r3, r2
 8007932:	f1c3 031f 	rsble	r3, r3, #31
 8007936:	fa02 f303 	lslle.w	r3, r2, r3
 800793a:	4618      	mov	r0, r3
 800793c:	4770      	bx	lr
 800793e:	bf00      	nop
 8007940:	7ff00000 	.word	0x7ff00000

08007944 <__b2d>:
 8007944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007948:	6907      	ldr	r7, [r0, #16]
 800794a:	f100 0914 	add.w	r9, r0, #20
 800794e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007952:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007956:	f1a7 0804 	sub.w	r8, r7, #4
 800795a:	4630      	mov	r0, r6
 800795c:	f7ff fdd2 	bl	8007504 <__hi0bits>
 8007960:	f1c0 0320 	rsb	r3, r0, #32
 8007964:	280a      	cmp	r0, #10
 8007966:	600b      	str	r3, [r1, #0]
 8007968:	491e      	ldr	r1, [pc, #120]	; (80079e4 <__b2d+0xa0>)
 800796a:	dc17      	bgt.n	800799c <__b2d+0x58>
 800796c:	45c1      	cmp	r9, r8
 800796e:	bf28      	it	cs
 8007970:	2200      	movcs	r2, #0
 8007972:	f1c0 0e0b 	rsb	lr, r0, #11
 8007976:	fa26 f30e 	lsr.w	r3, r6, lr
 800797a:	bf38      	it	cc
 800797c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007980:	ea43 0501 	orr.w	r5, r3, r1
 8007984:	f100 0315 	add.w	r3, r0, #21
 8007988:	fa06 f303 	lsl.w	r3, r6, r3
 800798c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007990:	ea43 0402 	orr.w	r4, r3, r2
 8007994:	4620      	mov	r0, r4
 8007996:	4629      	mov	r1, r5
 8007998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800799c:	45c1      	cmp	r9, r8
 800799e:	bf3a      	itte	cc
 80079a0:	f1a7 0808 	subcc.w	r8, r7, #8
 80079a4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80079a8:	2200      	movcs	r2, #0
 80079aa:	f1b0 030b 	subs.w	r3, r0, #11
 80079ae:	d015      	beq.n	80079dc <__b2d+0x98>
 80079b0:	409e      	lsls	r6, r3
 80079b2:	f1c3 0720 	rsb	r7, r3, #32
 80079b6:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80079ba:	fa22 f107 	lsr.w	r1, r2, r7
 80079be:	45c8      	cmp	r8, r9
 80079c0:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80079c4:	ea46 0501 	orr.w	r5, r6, r1
 80079c8:	bf94      	ite	ls
 80079ca:	2100      	movls	r1, #0
 80079cc:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80079d0:	fa02 f003 	lsl.w	r0, r2, r3
 80079d4:	40f9      	lsrs	r1, r7
 80079d6:	ea40 0401 	orr.w	r4, r0, r1
 80079da:	e7db      	b.n	8007994 <__b2d+0x50>
 80079dc:	ea46 0501 	orr.w	r5, r6, r1
 80079e0:	4614      	mov	r4, r2
 80079e2:	e7d7      	b.n	8007994 <__b2d+0x50>
 80079e4:	3ff00000 	.word	0x3ff00000

080079e8 <__d2b>:
 80079e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80079ec:	461c      	mov	r4, r3
 80079ee:	2101      	movs	r1, #1
 80079f0:	4690      	mov	r8, r2
 80079f2:	9e08      	ldr	r6, [sp, #32]
 80079f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80079f6:	f7ff fcc1 	bl	800737c <_Balloc>
 80079fa:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80079fe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007a02:	4607      	mov	r7, r0
 8007a04:	bb34      	cbnz	r4, 8007a54 <__d2b+0x6c>
 8007a06:	9201      	str	r2, [sp, #4]
 8007a08:	f1b8 0f00 	cmp.w	r8, #0
 8007a0c:	d027      	beq.n	8007a5e <__d2b+0x76>
 8007a0e:	a802      	add	r0, sp, #8
 8007a10:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007a14:	f7ff fd95 	bl	8007542 <__lo0bits>
 8007a18:	9900      	ldr	r1, [sp, #0]
 8007a1a:	b1f0      	cbz	r0, 8007a5a <__d2b+0x72>
 8007a1c:	9a01      	ldr	r2, [sp, #4]
 8007a1e:	f1c0 0320 	rsb	r3, r0, #32
 8007a22:	fa02 f303 	lsl.w	r3, r2, r3
 8007a26:	430b      	orrs	r3, r1
 8007a28:	40c2      	lsrs	r2, r0
 8007a2a:	617b      	str	r3, [r7, #20]
 8007a2c:	9201      	str	r2, [sp, #4]
 8007a2e:	9b01      	ldr	r3, [sp, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bf14      	ite	ne
 8007a34:	2102      	movne	r1, #2
 8007a36:	2101      	moveq	r1, #1
 8007a38:	61bb      	str	r3, [r7, #24]
 8007a3a:	6139      	str	r1, [r7, #16]
 8007a3c:	b1c4      	cbz	r4, 8007a70 <__d2b+0x88>
 8007a3e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007a42:	4404      	add	r4, r0
 8007a44:	6034      	str	r4, [r6, #0]
 8007a46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a4a:	6028      	str	r0, [r5, #0]
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	b002      	add	sp, #8
 8007a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a54:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007a58:	e7d5      	b.n	8007a06 <__d2b+0x1e>
 8007a5a:	6179      	str	r1, [r7, #20]
 8007a5c:	e7e7      	b.n	8007a2e <__d2b+0x46>
 8007a5e:	a801      	add	r0, sp, #4
 8007a60:	f7ff fd6f 	bl	8007542 <__lo0bits>
 8007a64:	2101      	movs	r1, #1
 8007a66:	9b01      	ldr	r3, [sp, #4]
 8007a68:	6139      	str	r1, [r7, #16]
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	3020      	adds	r0, #32
 8007a6e:	e7e5      	b.n	8007a3c <__d2b+0x54>
 8007a70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a74:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007a78:	6030      	str	r0, [r6, #0]
 8007a7a:	6918      	ldr	r0, [r3, #16]
 8007a7c:	f7ff fd42 	bl	8007504 <__hi0bits>
 8007a80:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007a84:	e7e1      	b.n	8007a4a <__d2b+0x62>

08007a86 <__ratio>:
 8007a86:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007a8a:	4688      	mov	r8, r1
 8007a8c:	4669      	mov	r1, sp
 8007a8e:	4681      	mov	r9, r0
 8007a90:	f7ff ff58 	bl	8007944 <__b2d>
 8007a94:	460d      	mov	r5, r1
 8007a96:	4604      	mov	r4, r0
 8007a98:	a901      	add	r1, sp, #4
 8007a9a:	4640      	mov	r0, r8
 8007a9c:	f7ff ff52 	bl	8007944 <__b2d>
 8007aa0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007aa4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007aa8:	9e00      	ldr	r6, [sp, #0]
 8007aaa:	1a9a      	subs	r2, r3, r2
 8007aac:	9b01      	ldr	r3, [sp, #4]
 8007aae:	1af3      	subs	r3, r6, r3
 8007ab0:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bfd6      	itet	le
 8007ab8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007abc:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8007ac0:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	4620      	mov	r0, r4
 8007aca:	4629      	mov	r1, r5
 8007acc:	f7f8 fe2a 	bl	8000724 <__aeabi_ddiv>
 8007ad0:	b002      	add	sp, #8
 8007ad2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08007ad6 <__copybits>:
 8007ad6:	3901      	subs	r1, #1
 8007ad8:	b510      	push	{r4, lr}
 8007ada:	1149      	asrs	r1, r1, #5
 8007adc:	6914      	ldr	r4, [r2, #16]
 8007ade:	3101      	adds	r1, #1
 8007ae0:	f102 0314 	add.w	r3, r2, #20
 8007ae4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ae8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	4602      	mov	r2, r0
 8007af0:	d303      	bcc.n	8007afa <__copybits+0x24>
 8007af2:	2300      	movs	r3, #0
 8007af4:	428a      	cmp	r2, r1
 8007af6:	d305      	bcc.n	8007b04 <__copybits+0x2e>
 8007af8:	bd10      	pop	{r4, pc}
 8007afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afe:	f840 2b04 	str.w	r2, [r0], #4
 8007b02:	e7f3      	b.n	8007aec <__copybits+0x16>
 8007b04:	f842 3b04 	str.w	r3, [r2], #4
 8007b08:	e7f4      	b.n	8007af4 <__copybits+0x1e>

08007b0a <__any_on>:
 8007b0a:	f100 0214 	add.w	r2, r0, #20
 8007b0e:	6900      	ldr	r0, [r0, #16]
 8007b10:	114b      	asrs	r3, r1, #5
 8007b12:	4298      	cmp	r0, r3
 8007b14:	b510      	push	{r4, lr}
 8007b16:	db11      	blt.n	8007b3c <__any_on+0x32>
 8007b18:	dd0a      	ble.n	8007b30 <__any_on+0x26>
 8007b1a:	f011 011f 	ands.w	r1, r1, #31
 8007b1e:	d007      	beq.n	8007b30 <__any_on+0x26>
 8007b20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b24:	fa24 f001 	lsr.w	r0, r4, r1
 8007b28:	fa00 f101 	lsl.w	r1, r0, r1
 8007b2c:	428c      	cmp	r4, r1
 8007b2e:	d10b      	bne.n	8007b48 <__any_on+0x3e>
 8007b30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d803      	bhi.n	8007b40 <__any_on+0x36>
 8007b38:	2000      	movs	r0, #0
 8007b3a:	bd10      	pop	{r4, pc}
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	e7f7      	b.n	8007b30 <__any_on+0x26>
 8007b40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b44:	2900      	cmp	r1, #0
 8007b46:	d0f5      	beq.n	8007b34 <__any_on+0x2a>
 8007b48:	2001      	movs	r0, #1
 8007b4a:	bd10      	pop	{r4, pc}

08007b4c <_sbrk_r>:
 8007b4c:	b538      	push	{r3, r4, r5, lr}
 8007b4e:	2300      	movs	r3, #0
 8007b50:	4c05      	ldr	r4, [pc, #20]	; (8007b68 <_sbrk_r+0x1c>)
 8007b52:	4605      	mov	r5, r0
 8007b54:	4608      	mov	r0, r1
 8007b56:	6023      	str	r3, [r4, #0]
 8007b58:	f002 f83c 	bl	8009bd4 <_sbrk>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_sbrk_r+0x1a>
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_sbrk_r+0x1a>
 8007b64:	602b      	str	r3, [r5, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	2000163c 	.word	0x2000163c

08007b6c <__sccl>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	780b      	ldrb	r3, [r1, #0]
 8007b70:	1e44      	subs	r4, r0, #1
 8007b72:	2b5e      	cmp	r3, #94	; 0x5e
 8007b74:	bf13      	iteet	ne
 8007b76:	1c4a      	addne	r2, r1, #1
 8007b78:	1c8a      	addeq	r2, r1, #2
 8007b7a:	784b      	ldrbeq	r3, [r1, #1]
 8007b7c:	2100      	movne	r1, #0
 8007b7e:	bf08      	it	eq
 8007b80:	2101      	moveq	r1, #1
 8007b82:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8007b86:	f804 1f01 	strb.w	r1, [r4, #1]!
 8007b8a:	42a5      	cmp	r5, r4
 8007b8c:	d1fb      	bne.n	8007b86 <__sccl+0x1a>
 8007b8e:	b913      	cbnz	r3, 8007b96 <__sccl+0x2a>
 8007b90:	3a01      	subs	r2, #1
 8007b92:	4610      	mov	r0, r2
 8007b94:	bd70      	pop	{r4, r5, r6, pc}
 8007b96:	f081 0401 	eor.w	r4, r1, #1
 8007b9a:	4611      	mov	r1, r2
 8007b9c:	54c4      	strb	r4, [r0, r3]
 8007b9e:	780d      	ldrb	r5, [r1, #0]
 8007ba0:	1c4a      	adds	r2, r1, #1
 8007ba2:	2d2d      	cmp	r5, #45	; 0x2d
 8007ba4:	d006      	beq.n	8007bb4 <__sccl+0x48>
 8007ba6:	2d5d      	cmp	r5, #93	; 0x5d
 8007ba8:	d0f3      	beq.n	8007b92 <__sccl+0x26>
 8007baa:	b90d      	cbnz	r5, 8007bb0 <__sccl+0x44>
 8007bac:	460a      	mov	r2, r1
 8007bae:	e7f0      	b.n	8007b92 <__sccl+0x26>
 8007bb0:	462b      	mov	r3, r5
 8007bb2:	e7f2      	b.n	8007b9a <__sccl+0x2e>
 8007bb4:	784e      	ldrb	r6, [r1, #1]
 8007bb6:	2e5d      	cmp	r6, #93	; 0x5d
 8007bb8:	d0fa      	beq.n	8007bb0 <__sccl+0x44>
 8007bba:	42b3      	cmp	r3, r6
 8007bbc:	dcf8      	bgt.n	8007bb0 <__sccl+0x44>
 8007bbe:	3102      	adds	r1, #2
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	429e      	cmp	r6, r3
 8007bc4:	54c4      	strb	r4, [r0, r3]
 8007bc6:	dcfb      	bgt.n	8007bc0 <__sccl+0x54>
 8007bc8:	e7e9      	b.n	8007b9e <__sccl+0x32>
	...

08007bcc <nanf>:
 8007bcc:	4800      	ldr	r0, [pc, #0]	; (8007bd0 <nanf+0x4>)
 8007bce:	4770      	bx	lr
 8007bd0:	7fc00000 	.word	0x7fc00000

08007bd4 <sulp>:
 8007bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd8:	460f      	mov	r7, r1
 8007bda:	4690      	mov	r8, r2
 8007bdc:	f7ff fe8e 	bl	80078fc <__ulp>
 8007be0:	4604      	mov	r4, r0
 8007be2:	460d      	mov	r5, r1
 8007be4:	f1b8 0f00 	cmp.w	r8, #0
 8007be8:	d011      	beq.n	8007c0e <sulp+0x3a>
 8007bea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007bee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	dd0b      	ble.n	8007c0e <sulp+0x3a>
 8007bf6:	2400      	movs	r4, #0
 8007bf8:	051b      	lsls	r3, r3, #20
 8007bfa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007bfe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007c02:	4622      	mov	r2, r4
 8007c04:	462b      	mov	r3, r5
 8007c06:	f7f8 fc63 	bl	80004d0 <__aeabi_dmul>
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	460d      	mov	r5, r1
 8007c0e:	4620      	mov	r0, r4
 8007c10:	4629      	mov	r1, r5
 8007c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007c18 <_strtod_l>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	4699      	mov	r9, r3
 8007c1e:	2300      	movs	r3, #0
 8007c20:	b09f      	sub	sp, #124	; 0x7c
 8007c22:	4680      	mov	r8, r0
 8007c24:	4648      	mov	r0, r9
 8007c26:	460c      	mov	r4, r1
 8007c28:	9215      	str	r2, [sp, #84]	; 0x54
 8007c2a:	931a      	str	r3, [sp, #104]	; 0x68
 8007c2c:	f7ff f92a 	bl	8006e84 <__localeconv_l>
 8007c30:	4607      	mov	r7, r0
 8007c32:	6800      	ldr	r0, [r0, #0]
 8007c34:	f7f8 fa8c 	bl	8000150 <strlen>
 8007c38:	f04f 0a00 	mov.w	sl, #0
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	f04f 0b00 	mov.w	fp, #0
 8007c42:	9419      	str	r4, [sp, #100]	; 0x64
 8007c44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c46:	781a      	ldrb	r2, [r3, #0]
 8007c48:	2a0d      	cmp	r2, #13
 8007c4a:	d833      	bhi.n	8007cb4 <_strtod_l+0x9c>
 8007c4c:	2a09      	cmp	r2, #9
 8007c4e:	d237      	bcs.n	8007cc0 <_strtod_l+0xa8>
 8007c50:	2a00      	cmp	r2, #0
 8007c52:	d03f      	beq.n	8007cd4 <_strtod_l+0xbc>
 8007c54:	2300      	movs	r3, #0
 8007c56:	9309      	str	r3, [sp, #36]	; 0x24
 8007c58:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007c5a:	7833      	ldrb	r3, [r6, #0]
 8007c5c:	2b30      	cmp	r3, #48	; 0x30
 8007c5e:	f040 8101 	bne.w	8007e64 <_strtod_l+0x24c>
 8007c62:	7873      	ldrb	r3, [r6, #1]
 8007c64:	2b58      	cmp	r3, #88	; 0x58
 8007c66:	d001      	beq.n	8007c6c <_strtod_l+0x54>
 8007c68:	2b78      	cmp	r3, #120	; 0x78
 8007c6a:	d16b      	bne.n	8007d44 <_strtod_l+0x12c>
 8007c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007c72:	9301      	str	r3, [sp, #4]
 8007c74:	ab1a      	add	r3, sp, #104	; 0x68
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	4aaa      	ldr	r2, [pc, #680]	; (8007f24 <_strtod_l+0x30c>)
 8007c7a:	ab1b      	add	r3, sp, #108	; 0x6c
 8007c7c:	a919      	add	r1, sp, #100	; 0x64
 8007c7e:	4640      	mov	r0, r8
 8007c80:	f001 fb36 	bl	80092f0 <__gethex>
 8007c84:	f010 0407 	ands.w	r4, r0, #7
 8007c88:	4605      	mov	r5, r0
 8007c8a:	d005      	beq.n	8007c98 <_strtod_l+0x80>
 8007c8c:	2c06      	cmp	r4, #6
 8007c8e:	d12b      	bne.n	8007ce8 <_strtod_l+0xd0>
 8007c90:	2300      	movs	r3, #0
 8007c92:	3601      	adds	r6, #1
 8007c94:	9619      	str	r6, [sp, #100]	; 0x64
 8007c96:	9309      	str	r3, [sp, #36]	; 0x24
 8007c98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f040 859d 	bne.w	80087da <_strtod_l+0xbc2>
 8007ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca2:	b1e3      	cbz	r3, 8007cde <_strtod_l+0xc6>
 8007ca4:	4652      	mov	r2, sl
 8007ca6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007caa:	4610      	mov	r0, r2
 8007cac:	4619      	mov	r1, r3
 8007cae:	b01f      	add	sp, #124	; 0x7c
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	2a2b      	cmp	r2, #43	; 0x2b
 8007cb6:	d006      	beq.n	8007cc6 <_strtod_l+0xae>
 8007cb8:	2a2d      	cmp	r2, #45	; 0x2d
 8007cba:	d013      	beq.n	8007ce4 <_strtod_l+0xcc>
 8007cbc:	2a20      	cmp	r2, #32
 8007cbe:	d1c9      	bne.n	8007c54 <_strtod_l+0x3c>
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	9319      	str	r3, [sp, #100]	; 0x64
 8007cc4:	e7be      	b.n	8007c44 <_strtod_l+0x2c>
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	9209      	str	r2, [sp, #36]	; 0x24
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	9219      	str	r2, [sp, #100]	; 0x64
 8007cce:	785b      	ldrb	r3, [r3, #1]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1c1      	bne.n	8007c58 <_strtod_l+0x40>
 8007cd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cd6:	9419      	str	r4, [sp, #100]	; 0x64
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f040 857c 	bne.w	80087d6 <_strtod_l+0xbbe>
 8007cde:	4652      	mov	r2, sl
 8007ce0:	465b      	mov	r3, fp
 8007ce2:	e7e2      	b.n	8007caa <_strtod_l+0x92>
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	e7ef      	b.n	8007cc8 <_strtod_l+0xb0>
 8007ce8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007cea:	b13a      	cbz	r2, 8007cfc <_strtod_l+0xe4>
 8007cec:	2135      	movs	r1, #53	; 0x35
 8007cee:	a81c      	add	r0, sp, #112	; 0x70
 8007cf0:	f7ff fef1 	bl	8007ad6 <__copybits>
 8007cf4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007cf6:	4640      	mov	r0, r8
 8007cf8:	f7ff fb74 	bl	80073e4 <_Bfree>
 8007cfc:	3c01      	subs	r4, #1
 8007cfe:	2c04      	cmp	r4, #4
 8007d00:	d808      	bhi.n	8007d14 <_strtod_l+0xfc>
 8007d02:	e8df f004 	tbb	[pc, r4]
 8007d06:	030c      	.short	0x030c
 8007d08:	1a17      	.short	0x1a17
 8007d0a:	0c          	.byte	0x0c
 8007d0b:	00          	.byte	0x00
 8007d0c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007d10:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8007d14:	0729      	lsls	r1, r5, #28
 8007d16:	d5bf      	bpl.n	8007c98 <_strtod_l+0x80>
 8007d18:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007d1c:	e7bc      	b.n	8007c98 <_strtod_l+0x80>
 8007d1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d20:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007d22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007d26:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007d2a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007d2e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007d32:	e7ef      	b.n	8007d14 <_strtod_l+0xfc>
 8007d34:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8007f30 <_strtod_l+0x318>
 8007d38:	e7ec      	b.n	8007d14 <_strtod_l+0xfc>
 8007d3a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007d3e:	f04f 3aff 	mov.w	sl, #4294967295
 8007d42:	e7e7      	b.n	8007d14 <_strtod_l+0xfc>
 8007d44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d46:	1c5a      	adds	r2, r3, #1
 8007d48:	9219      	str	r2, [sp, #100]	; 0x64
 8007d4a:	785b      	ldrb	r3, [r3, #1]
 8007d4c:	2b30      	cmp	r3, #48	; 0x30
 8007d4e:	d0f9      	beq.n	8007d44 <_strtod_l+0x12c>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0a1      	beq.n	8007c98 <_strtod_l+0x80>
 8007d54:	2301      	movs	r3, #1
 8007d56:	9308      	str	r3, [sp, #32]
 8007d58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d5a:	220a      	movs	r2, #10
 8007d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8007d5e:	2300      	movs	r3, #0
 8007d60:	9305      	str	r3, [sp, #20]
 8007d62:	9306      	str	r3, [sp, #24]
 8007d64:	9304      	str	r3, [sp, #16]
 8007d66:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007d68:	7806      	ldrb	r6, [r0, #0]
 8007d6a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007d6e:	b2d9      	uxtb	r1, r3
 8007d70:	2909      	cmp	r1, #9
 8007d72:	d979      	bls.n	8007e68 <_strtod_l+0x250>
 8007d74:	462a      	mov	r2, r5
 8007d76:	6839      	ldr	r1, [r7, #0]
 8007d78:	f7fc fc74 	bl	8004664 <strncmp>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f000 8085 	beq.w	8007e8c <_strtod_l+0x274>
 8007d82:	2000      	movs	r0, #0
 8007d84:	4633      	mov	r3, r6
 8007d86:	4602      	mov	r2, r0
 8007d88:	4601      	mov	r1, r0
 8007d8a:	9d04      	ldr	r5, [sp, #16]
 8007d8c:	2b65      	cmp	r3, #101	; 0x65
 8007d8e:	d002      	beq.n	8007d96 <_strtod_l+0x17e>
 8007d90:	2b45      	cmp	r3, #69	; 0x45
 8007d92:	f040 80ef 	bne.w	8007f74 <_strtod_l+0x35c>
 8007d96:	b925      	cbnz	r5, 8007da2 <_strtod_l+0x18a>
 8007d98:	b910      	cbnz	r0, 8007da0 <_strtod_l+0x188>
 8007d9a:	9b08      	ldr	r3, [sp, #32]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d099      	beq.n	8007cd4 <_strtod_l+0xbc>
 8007da0:	2500      	movs	r5, #0
 8007da2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8007da4:	1c63      	adds	r3, r4, #1
 8007da6:	9319      	str	r3, [sp, #100]	; 0x64
 8007da8:	7863      	ldrb	r3, [r4, #1]
 8007daa:	2b2b      	cmp	r3, #43	; 0x2b
 8007dac:	f000 80cf 	beq.w	8007f4e <_strtod_l+0x336>
 8007db0:	2b2d      	cmp	r3, #45	; 0x2d
 8007db2:	f000 80d2 	beq.w	8007f5a <_strtod_l+0x342>
 8007db6:	2600      	movs	r6, #0
 8007db8:	9607      	str	r6, [sp, #28]
 8007dba:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007dbe:	2e09      	cmp	r6, #9
 8007dc0:	f200 80d7 	bhi.w	8007f72 <_strtod_l+0x35a>
 8007dc4:	2b30      	cmp	r3, #48	; 0x30
 8007dc6:	f000 80ca 	beq.w	8007f5e <_strtod_l+0x346>
 8007dca:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8007dce:	2e08      	cmp	r6, #8
 8007dd0:	f200 80d0 	bhi.w	8007f74 <_strtod_l+0x35c>
 8007dd4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007dd8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007dda:	f04f 0c0a 	mov.w	ip, #10
 8007dde:	461f      	mov	r7, r3
 8007de0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007de2:	1c5e      	adds	r6, r3, #1
 8007de4:	9619      	str	r6, [sp, #100]	; 0x64
 8007de6:	785b      	ldrb	r3, [r3, #1]
 8007de8:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 8007dec:	f1b9 0f09 	cmp.w	r9, #9
 8007df0:	f240 80ba 	bls.w	8007f68 <_strtod_l+0x350>
 8007df4:	1bf6      	subs	r6, r6, r7
 8007df6:	2e08      	cmp	r6, #8
 8007df8:	f644 691f 	movw	r9, #19999	; 0x4e1f
 8007dfc:	dc02      	bgt.n	8007e04 <_strtod_l+0x1ec>
 8007dfe:	45f1      	cmp	r9, lr
 8007e00:	bfa8      	it	ge
 8007e02:	46f1      	movge	r9, lr
 8007e04:	9e07      	ldr	r6, [sp, #28]
 8007e06:	b10e      	cbz	r6, 8007e0c <_strtod_l+0x1f4>
 8007e08:	f1c9 0900 	rsb	r9, r9, #0
 8007e0c:	2d00      	cmp	r5, #0
 8007e0e:	f040 80d7 	bne.w	8007fc0 <_strtod_l+0x3a8>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	f47f af40 	bne.w	8007c98 <_strtod_l+0x80>
 8007e18:	9a08      	ldr	r2, [sp, #32]
 8007e1a:	2a00      	cmp	r2, #0
 8007e1c:	f47f af3c 	bne.w	8007c98 <_strtod_l+0x80>
 8007e20:	2900      	cmp	r1, #0
 8007e22:	f47f af57 	bne.w	8007cd4 <_strtod_l+0xbc>
 8007e26:	2b4e      	cmp	r3, #78	; 0x4e
 8007e28:	f000 80ad 	beq.w	8007f86 <_strtod_l+0x36e>
 8007e2c:	f300 80a5 	bgt.w	8007f7a <_strtod_l+0x362>
 8007e30:	2b49      	cmp	r3, #73	; 0x49
 8007e32:	f47f af4f 	bne.w	8007cd4 <_strtod_l+0xbc>
 8007e36:	493c      	ldr	r1, [pc, #240]	; (8007f28 <_strtod_l+0x310>)
 8007e38:	a819      	add	r0, sp, #100	; 0x64
 8007e3a:	f001 fc8a 	bl	8009752 <__match>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	f43f af48 	beq.w	8007cd4 <_strtod_l+0xbc>
 8007e44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e46:	4939      	ldr	r1, [pc, #228]	; (8007f2c <_strtod_l+0x314>)
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	a819      	add	r0, sp, #100	; 0x64
 8007e4c:	9319      	str	r3, [sp, #100]	; 0x64
 8007e4e:	f001 fc80 	bl	8009752 <__match>
 8007e52:	b910      	cbnz	r0, 8007e5a <_strtod_l+0x242>
 8007e54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e56:	3301      	adds	r3, #1
 8007e58:	9319      	str	r3, [sp, #100]	; 0x64
 8007e5a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8007f30 <_strtod_l+0x318>
 8007e5e:	f04f 0a00 	mov.w	sl, #0
 8007e62:	e719      	b.n	8007c98 <_strtod_l+0x80>
 8007e64:	2300      	movs	r3, #0
 8007e66:	e776      	b.n	8007d56 <_strtod_l+0x13e>
 8007e68:	9904      	ldr	r1, [sp, #16]
 8007e6a:	3001      	adds	r0, #1
 8007e6c:	2908      	cmp	r1, #8
 8007e6e:	bfd5      	itete	le
 8007e70:	9906      	ldrle	r1, [sp, #24]
 8007e72:	9905      	ldrgt	r1, [sp, #20]
 8007e74:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e78:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007e7c:	bfd4      	ite	le
 8007e7e:	9306      	strle	r3, [sp, #24]
 8007e80:	9305      	strgt	r3, [sp, #20]
 8007e82:	9b04      	ldr	r3, [sp, #16]
 8007e84:	9019      	str	r0, [sp, #100]	; 0x64
 8007e86:	3301      	adds	r3, #1
 8007e88:	9304      	str	r3, [sp, #16]
 8007e8a:	e76c      	b.n	8007d66 <_strtod_l+0x14e>
 8007e8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e8e:	195a      	adds	r2, r3, r5
 8007e90:	9219      	str	r2, [sp, #100]	; 0x64
 8007e92:	9a04      	ldr	r2, [sp, #16]
 8007e94:	5d5b      	ldrb	r3, [r3, r5]
 8007e96:	2a00      	cmp	r2, #0
 8007e98:	d154      	bne.n	8007f44 <_strtod_l+0x32c>
 8007e9a:	4610      	mov	r0, r2
 8007e9c:	2b30      	cmp	r3, #48	; 0x30
 8007e9e:	d02a      	beq.n	8007ef6 <_strtod_l+0x2de>
 8007ea0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007ea4:	2a08      	cmp	r2, #8
 8007ea6:	f200 849d 	bhi.w	80087e4 <_strtod_l+0xbcc>
 8007eaa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007eac:	920a      	str	r2, [sp, #40]	; 0x28
 8007eae:	4602      	mov	r2, r0
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	4605      	mov	r5, r0
 8007eb4:	3b30      	subs	r3, #48	; 0x30
 8007eb6:	f100 0101 	add.w	r1, r0, #1
 8007eba:	d011      	beq.n	8007ee0 <_strtod_l+0x2c8>
 8007ebc:	440a      	add	r2, r1
 8007ebe:	260a      	movs	r6, #10
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	eb00 0c05 	add.w	ip, r0, r5
 8007ec6:	4561      	cmp	r1, ip
 8007ec8:	d11b      	bne.n	8007f02 <_strtod_l+0x2ea>
 8007eca:	4428      	add	r0, r5
 8007ecc:	2808      	cmp	r0, #8
 8007ece:	f100 0501 	add.w	r5, r0, #1
 8007ed2:	dc2f      	bgt.n	8007f34 <_strtod_l+0x31c>
 8007ed4:	210a      	movs	r1, #10
 8007ed6:	9806      	ldr	r0, [sp, #24]
 8007ed8:	fb01 3300 	mla	r3, r1, r0, r3
 8007edc:	9306      	str	r3, [sp, #24]
 8007ede:	2100      	movs	r1, #0
 8007ee0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ee2:	1c58      	adds	r0, r3, #1
 8007ee4:	9019      	str	r0, [sp, #100]	; 0x64
 8007ee6:	4608      	mov	r0, r1
 8007ee8:	785b      	ldrb	r3, [r3, #1]
 8007eea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007eee:	2909      	cmp	r1, #9
 8007ef0:	d9e0      	bls.n	8007eb4 <_strtod_l+0x29c>
 8007ef2:	2101      	movs	r1, #1
 8007ef4:	e74a      	b.n	8007d8c <_strtod_l+0x174>
 8007ef6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ef8:	3001      	adds	r0, #1
 8007efa:	1c5a      	adds	r2, r3, #1
 8007efc:	9219      	str	r2, [sp, #100]	; 0x64
 8007efe:	785b      	ldrb	r3, [r3, #1]
 8007f00:	e7cc      	b.n	8007e9c <_strtod_l+0x284>
 8007f02:	3101      	adds	r1, #1
 8007f04:	f101 3eff 	add.w	lr, r1, #4294967295
 8007f08:	f1be 0f08 	cmp.w	lr, #8
 8007f0c:	dc03      	bgt.n	8007f16 <_strtod_l+0x2fe>
 8007f0e:	9f06      	ldr	r7, [sp, #24]
 8007f10:	4377      	muls	r7, r6
 8007f12:	9706      	str	r7, [sp, #24]
 8007f14:	e7d7      	b.n	8007ec6 <_strtod_l+0x2ae>
 8007f16:	2910      	cmp	r1, #16
 8007f18:	bfde      	ittt	le
 8007f1a:	9f05      	ldrle	r7, [sp, #20]
 8007f1c:	4377      	mulle	r7, r6
 8007f1e:	9705      	strle	r7, [sp, #20]
 8007f20:	e7d1      	b.n	8007ec6 <_strtod_l+0x2ae>
 8007f22:	bf00      	nop
 8007f24:	0800a554 	.word	0x0800a554
 8007f28:	0800a3c5 	.word	0x0800a3c5
 8007f2c:	0800a43f 	.word	0x0800a43f
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	2d10      	cmp	r5, #16
 8007f36:	bfdf      	itttt	le
 8007f38:	210a      	movle	r1, #10
 8007f3a:	9805      	ldrle	r0, [sp, #20]
 8007f3c:	fb01 3300 	mlale	r3, r1, r0, r3
 8007f40:	9305      	strle	r3, [sp, #20]
 8007f42:	e7cc      	b.n	8007ede <_strtod_l+0x2c6>
 8007f44:	4602      	mov	r2, r0
 8007f46:	9d04      	ldr	r5, [sp, #16]
 8007f48:	e7cf      	b.n	8007eea <_strtod_l+0x2d2>
 8007f4a:	2101      	movs	r1, #1
 8007f4c:	e724      	b.n	8007d98 <_strtod_l+0x180>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	9307      	str	r3, [sp, #28]
 8007f52:	1ca3      	adds	r3, r4, #2
 8007f54:	9319      	str	r3, [sp, #100]	; 0x64
 8007f56:	78a3      	ldrb	r3, [r4, #2]
 8007f58:	e72f      	b.n	8007dba <_strtod_l+0x1a2>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e7f8      	b.n	8007f50 <_strtod_l+0x338>
 8007f5e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f60:	1c5e      	adds	r6, r3, #1
 8007f62:	9619      	str	r6, [sp, #100]	; 0x64
 8007f64:	785b      	ldrb	r3, [r3, #1]
 8007f66:	e72d      	b.n	8007dc4 <_strtod_l+0x1ac>
 8007f68:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8007f6c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007f70:	e736      	b.n	8007de0 <_strtod_l+0x1c8>
 8007f72:	9419      	str	r4, [sp, #100]	; 0x64
 8007f74:	f04f 0900 	mov.w	r9, #0
 8007f78:	e748      	b.n	8007e0c <_strtod_l+0x1f4>
 8007f7a:	2b69      	cmp	r3, #105	; 0x69
 8007f7c:	f43f af5b 	beq.w	8007e36 <_strtod_l+0x21e>
 8007f80:	2b6e      	cmp	r3, #110	; 0x6e
 8007f82:	f47f aea7 	bne.w	8007cd4 <_strtod_l+0xbc>
 8007f86:	498c      	ldr	r1, [pc, #560]	; (80081b8 <_strtod_l+0x5a0>)
 8007f88:	a819      	add	r0, sp, #100	; 0x64
 8007f8a:	f001 fbe2 	bl	8009752 <__match>
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	f43f aea0 	beq.w	8007cd4 <_strtod_l+0xbc>
 8007f94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	2b28      	cmp	r3, #40	; 0x28
 8007f9a:	d10e      	bne.n	8007fba <_strtod_l+0x3a2>
 8007f9c:	aa1c      	add	r2, sp, #112	; 0x70
 8007f9e:	4987      	ldr	r1, [pc, #540]	; (80081bc <_strtod_l+0x5a4>)
 8007fa0:	a819      	add	r0, sp, #100	; 0x64
 8007fa2:	f001 fbe9 	bl	8009778 <__hexnan>
 8007fa6:	2805      	cmp	r0, #5
 8007fa8:	d107      	bne.n	8007fba <_strtod_l+0x3a2>
 8007faa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fac:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007fb0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007fb4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007fb8:	e66e      	b.n	8007c98 <_strtod_l+0x80>
 8007fba:	f8df b210 	ldr.w	fp, [pc, #528]	; 80081cc <_strtod_l+0x5b4>
 8007fbe:	e74e      	b.n	8007e5e <_strtod_l+0x246>
 8007fc0:	9b04      	ldr	r3, [sp, #16]
 8007fc2:	462c      	mov	r4, r5
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	bf08      	it	eq
 8007fc8:	462b      	moveq	r3, r5
 8007fca:	2d10      	cmp	r5, #16
 8007fcc:	bfa8      	it	ge
 8007fce:	2410      	movge	r4, #16
 8007fd0:	9806      	ldr	r0, [sp, #24]
 8007fd2:	eba9 0902 	sub.w	r9, r9, r2
 8007fd6:	9304      	str	r3, [sp, #16]
 8007fd8:	f7f8 fa04 	bl	80003e4 <__aeabi_ui2d>
 8007fdc:	2c09      	cmp	r4, #9
 8007fde:	4682      	mov	sl, r0
 8007fe0:	468b      	mov	fp, r1
 8007fe2:	dd13      	ble.n	800800c <_strtod_l+0x3f4>
 8007fe4:	4b76      	ldr	r3, [pc, #472]	; (80081c0 <_strtod_l+0x5a8>)
 8007fe6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007fee:	f7f8 fa6f 	bl	80004d0 <__aeabi_dmul>
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	9805      	ldr	r0, [sp, #20]
 8007ff6:	460f      	mov	r7, r1
 8007ff8:	f7f8 f9f4 	bl	80003e4 <__aeabi_ui2d>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	460b      	mov	r3, r1
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 f8b2 	bl	800016c <__adddf3>
 8008008:	4682      	mov	sl, r0
 800800a:	468b      	mov	fp, r1
 800800c:	2d0f      	cmp	r5, #15
 800800e:	dc36      	bgt.n	800807e <_strtod_l+0x466>
 8008010:	f1b9 0f00 	cmp.w	r9, #0
 8008014:	f43f ae40 	beq.w	8007c98 <_strtod_l+0x80>
 8008018:	dd24      	ble.n	8008064 <_strtod_l+0x44c>
 800801a:	f1b9 0f16 	cmp.w	r9, #22
 800801e:	dc0b      	bgt.n	8008038 <_strtod_l+0x420>
 8008020:	4652      	mov	r2, sl
 8008022:	465b      	mov	r3, fp
 8008024:	4d66      	ldr	r5, [pc, #408]	; (80081c0 <_strtod_l+0x5a8>)
 8008026:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800802a:	e9d9 0100 	ldrd	r0, r1, [r9]
 800802e:	f7f8 fa4f 	bl	80004d0 <__aeabi_dmul>
 8008032:	4682      	mov	sl, r0
 8008034:	468b      	mov	fp, r1
 8008036:	e62f      	b.n	8007c98 <_strtod_l+0x80>
 8008038:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800803c:	4599      	cmp	r9, r3
 800803e:	dc1e      	bgt.n	800807e <_strtod_l+0x466>
 8008040:	4c5f      	ldr	r4, [pc, #380]	; (80081c0 <_strtod_l+0x5a8>)
 8008042:	f1c5 050f 	rsb	r5, r5, #15
 8008046:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800804a:	eba9 0505 	sub.w	r5, r9, r5
 800804e:	4652      	mov	r2, sl
 8008050:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008054:	465b      	mov	r3, fp
 8008056:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800805a:	f7f8 fa39 	bl	80004d0 <__aeabi_dmul>
 800805e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008062:	e7e4      	b.n	800802e <_strtod_l+0x416>
 8008064:	f119 0f16 	cmn.w	r9, #22
 8008068:	db09      	blt.n	800807e <_strtod_l+0x466>
 800806a:	4d55      	ldr	r5, [pc, #340]	; (80081c0 <_strtod_l+0x5a8>)
 800806c:	4650      	mov	r0, sl
 800806e:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 8008072:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008076:	4659      	mov	r1, fp
 8008078:	f7f8 fb54 	bl	8000724 <__aeabi_ddiv>
 800807c:	e7d9      	b.n	8008032 <_strtod_l+0x41a>
 800807e:	1b2c      	subs	r4, r5, r4
 8008080:	444c      	add	r4, r9
 8008082:	2c00      	cmp	r4, #0
 8008084:	dd73      	ble.n	800816e <_strtod_l+0x556>
 8008086:	f014 030f 	ands.w	r3, r4, #15
 800808a:	d00a      	beq.n	80080a2 <_strtod_l+0x48a>
 800808c:	494c      	ldr	r1, [pc, #304]	; (80081c0 <_strtod_l+0x5a8>)
 800808e:	4652      	mov	r2, sl
 8008090:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008094:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008098:	465b      	mov	r3, fp
 800809a:	f7f8 fa19 	bl	80004d0 <__aeabi_dmul>
 800809e:	4682      	mov	sl, r0
 80080a0:	468b      	mov	fp, r1
 80080a2:	f034 040f 	bics.w	r4, r4, #15
 80080a6:	d054      	beq.n	8008152 <_strtod_l+0x53a>
 80080a8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 80080ac:	dd27      	ble.n	80080fe <_strtod_l+0x4e6>
 80080ae:	f04f 0900 	mov.w	r9, #0
 80080b2:	f8cd 9010 	str.w	r9, [sp, #16]
 80080b6:	f8cd 901c 	str.w	r9, [sp, #28]
 80080ba:	f8cd 9018 	str.w	r9, [sp, #24]
 80080be:	2322      	movs	r3, #34	; 0x22
 80080c0:	f04f 0a00 	mov.w	sl, #0
 80080c4:	f8df b108 	ldr.w	fp, [pc, #264]	; 80081d0 <_strtod_l+0x5b8>
 80080c8:	f8c8 3000 	str.w	r3, [r8]
 80080cc:	9b07      	ldr	r3, [sp, #28]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f43f ade2 	beq.w	8007c98 <_strtod_l+0x80>
 80080d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80080d6:	4640      	mov	r0, r8
 80080d8:	f7ff f984 	bl	80073e4 <_Bfree>
 80080dc:	9906      	ldr	r1, [sp, #24]
 80080de:	4640      	mov	r0, r8
 80080e0:	f7ff f980 	bl	80073e4 <_Bfree>
 80080e4:	9904      	ldr	r1, [sp, #16]
 80080e6:	4640      	mov	r0, r8
 80080e8:	f7ff f97c 	bl	80073e4 <_Bfree>
 80080ec:	9907      	ldr	r1, [sp, #28]
 80080ee:	4640      	mov	r0, r8
 80080f0:	f7ff f978 	bl	80073e4 <_Bfree>
 80080f4:	4649      	mov	r1, r9
 80080f6:	4640      	mov	r0, r8
 80080f8:	f7ff f974 	bl	80073e4 <_Bfree>
 80080fc:	e5cc      	b.n	8007c98 <_strtod_l+0x80>
 80080fe:	2300      	movs	r3, #0
 8008100:	4650      	mov	r0, sl
 8008102:	4659      	mov	r1, fp
 8008104:	461f      	mov	r7, r3
 8008106:	4e2f      	ldr	r6, [pc, #188]	; (80081c4 <_strtod_l+0x5ac>)
 8008108:	1124      	asrs	r4, r4, #4
 800810a:	2c01      	cmp	r4, #1
 800810c:	dc24      	bgt.n	8008158 <_strtod_l+0x540>
 800810e:	b10b      	cbz	r3, 8008114 <_strtod_l+0x4fc>
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
 8008114:	4b2b      	ldr	r3, [pc, #172]	; (80081c4 <_strtod_l+0x5ac>)
 8008116:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800811a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800811e:	4652      	mov	r2, sl
 8008120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008124:	465b      	mov	r3, fp
 8008126:	f7f8 f9d3 	bl	80004d0 <__aeabi_dmul>
 800812a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800812e:	468b      	mov	fp, r1
 8008130:	460a      	mov	r2, r1
 8008132:	0d1b      	lsrs	r3, r3, #20
 8008134:	4924      	ldr	r1, [pc, #144]	; (80081c8 <_strtod_l+0x5b0>)
 8008136:	051b      	lsls	r3, r3, #20
 8008138:	428b      	cmp	r3, r1
 800813a:	4682      	mov	sl, r0
 800813c:	d8b7      	bhi.n	80080ae <_strtod_l+0x496>
 800813e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008142:	428b      	cmp	r3, r1
 8008144:	bf86      	itte	hi
 8008146:	f04f 3aff 	movhi.w	sl, #4294967295
 800814a:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 80081d4 <_strtod_l+0x5bc>
 800814e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008152:	2300      	movs	r3, #0
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	e070      	b.n	800823a <_strtod_l+0x622>
 8008158:	07e2      	lsls	r2, r4, #31
 800815a:	d504      	bpl.n	8008166 <_strtod_l+0x54e>
 800815c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008160:	f7f8 f9b6 	bl	80004d0 <__aeabi_dmul>
 8008164:	2301      	movs	r3, #1
 8008166:	3701      	adds	r7, #1
 8008168:	1064      	asrs	r4, r4, #1
 800816a:	3608      	adds	r6, #8
 800816c:	e7cd      	b.n	800810a <_strtod_l+0x4f2>
 800816e:	d0f0      	beq.n	8008152 <_strtod_l+0x53a>
 8008170:	4264      	negs	r4, r4
 8008172:	f014 020f 	ands.w	r2, r4, #15
 8008176:	d00a      	beq.n	800818e <_strtod_l+0x576>
 8008178:	4b11      	ldr	r3, [pc, #68]	; (80081c0 <_strtod_l+0x5a8>)
 800817a:	4650      	mov	r0, sl
 800817c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008180:	4659      	mov	r1, fp
 8008182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008186:	f7f8 facd 	bl	8000724 <__aeabi_ddiv>
 800818a:	4682      	mov	sl, r0
 800818c:	468b      	mov	fp, r1
 800818e:	1124      	asrs	r4, r4, #4
 8008190:	d0df      	beq.n	8008152 <_strtod_l+0x53a>
 8008192:	2c1f      	cmp	r4, #31
 8008194:	dd20      	ble.n	80081d8 <_strtod_l+0x5c0>
 8008196:	f04f 0900 	mov.w	r9, #0
 800819a:	f8cd 9010 	str.w	r9, [sp, #16]
 800819e:	f8cd 901c 	str.w	r9, [sp, #28]
 80081a2:	f8cd 9018 	str.w	r9, [sp, #24]
 80081a6:	2322      	movs	r3, #34	; 0x22
 80081a8:	f04f 0a00 	mov.w	sl, #0
 80081ac:	f04f 0b00 	mov.w	fp, #0
 80081b0:	f8c8 3000 	str.w	r3, [r8]
 80081b4:	e78a      	b.n	80080cc <_strtod_l+0x4b4>
 80081b6:	bf00      	nop
 80081b8:	0800a3cd 	.word	0x0800a3cd
 80081bc:	0800a568 	.word	0x0800a568
 80081c0:	0800a480 	.word	0x0800a480
 80081c4:	0800a458 	.word	0x0800a458
 80081c8:	7ca00000 	.word	0x7ca00000
 80081cc:	fff80000 	.word	0xfff80000
 80081d0:	7ff00000 	.word	0x7ff00000
 80081d4:	7fefffff 	.word	0x7fefffff
 80081d8:	f014 0310 	ands.w	r3, r4, #16
 80081dc:	bf18      	it	ne
 80081de:	236a      	movne	r3, #106	; 0x6a
 80081e0:	4650      	mov	r0, sl
 80081e2:	9305      	str	r3, [sp, #20]
 80081e4:	4659      	mov	r1, fp
 80081e6:	2300      	movs	r3, #0
 80081e8:	4e9f      	ldr	r6, [pc, #636]	; (8008468 <_strtod_l+0x850>)
 80081ea:	2c00      	cmp	r4, #0
 80081ec:	f300 8109 	bgt.w	8008402 <_strtod_l+0x7ea>
 80081f0:	b10b      	cbz	r3, 80081f6 <_strtod_l+0x5de>
 80081f2:	4682      	mov	sl, r0
 80081f4:	468b      	mov	fp, r1
 80081f6:	9b05      	ldr	r3, [sp, #20]
 80081f8:	b1bb      	cbz	r3, 800822a <_strtod_l+0x612>
 80081fa:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80081fe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008202:	2b00      	cmp	r3, #0
 8008204:	4659      	mov	r1, fp
 8008206:	dd10      	ble.n	800822a <_strtod_l+0x612>
 8008208:	2b1f      	cmp	r3, #31
 800820a:	f340 8104 	ble.w	8008416 <_strtod_l+0x7fe>
 800820e:	2b34      	cmp	r3, #52	; 0x34
 8008210:	bfd8      	it	le
 8008212:	f04f 32ff 	movle.w	r2, #4294967295
 8008216:	f04f 0a00 	mov.w	sl, #0
 800821a:	bfcf      	iteee	gt
 800821c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008220:	3b20      	suble	r3, #32
 8008222:	fa02 f303 	lslle.w	r3, r2, r3
 8008226:	ea03 0b01 	andle.w	fp, r3, r1
 800822a:	2200      	movs	r2, #0
 800822c:	2300      	movs	r3, #0
 800822e:	4650      	mov	r0, sl
 8008230:	4659      	mov	r1, fp
 8008232:	f7f8 fbb5 	bl	80009a0 <__aeabi_dcmpeq>
 8008236:	2800      	cmp	r0, #0
 8008238:	d1ad      	bne.n	8008196 <_strtod_l+0x57e>
 800823a:	9b06      	ldr	r3, [sp, #24]
 800823c:	9a04      	ldr	r2, [sp, #16]
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008242:	462b      	mov	r3, r5
 8008244:	4640      	mov	r0, r8
 8008246:	f7ff f91f 	bl	8007488 <__s2b>
 800824a:	9007      	str	r0, [sp, #28]
 800824c:	2800      	cmp	r0, #0
 800824e:	f43f af2e 	beq.w	80080ae <_strtod_l+0x496>
 8008252:	f1b9 0f00 	cmp.w	r9, #0
 8008256:	f1c9 0300 	rsb	r3, r9, #0
 800825a:	bfa8      	it	ge
 800825c:	2300      	movge	r3, #0
 800825e:	930e      	str	r3, [sp, #56]	; 0x38
 8008260:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 8008264:	f04f 0900 	mov.w	r9, #0
 8008268:	930f      	str	r3, [sp, #60]	; 0x3c
 800826a:	f8cd 9010 	str.w	r9, [sp, #16]
 800826e:	9b07      	ldr	r3, [sp, #28]
 8008270:	4640      	mov	r0, r8
 8008272:	6859      	ldr	r1, [r3, #4]
 8008274:	f7ff f882 	bl	800737c <_Balloc>
 8008278:	9006      	str	r0, [sp, #24]
 800827a:	2800      	cmp	r0, #0
 800827c:	f43f af1f 	beq.w	80080be <_strtod_l+0x4a6>
 8008280:	9b07      	ldr	r3, [sp, #28]
 8008282:	300c      	adds	r0, #12
 8008284:	691a      	ldr	r2, [r3, #16]
 8008286:	f103 010c 	add.w	r1, r3, #12
 800828a:	3202      	adds	r2, #2
 800828c:	0092      	lsls	r2, r2, #2
 800828e:	f7fc f975 	bl	800457c <memcpy>
 8008292:	ab1c      	add	r3, sp, #112	; 0x70
 8008294:	9301      	str	r3, [sp, #4]
 8008296:	ab1b      	add	r3, sp, #108	; 0x6c
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	4652      	mov	r2, sl
 800829c:	465b      	mov	r3, fp
 800829e:	4640      	mov	r0, r8
 80082a0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80082a4:	f7ff fba0 	bl	80079e8 <__d2b>
 80082a8:	901a      	str	r0, [sp, #104]	; 0x68
 80082aa:	2800      	cmp	r0, #0
 80082ac:	f43f af07 	beq.w	80080be <_strtod_l+0x4a6>
 80082b0:	2101      	movs	r1, #1
 80082b2:	4640      	mov	r0, r8
 80082b4:	f7ff f974 	bl	80075a0 <__i2b>
 80082b8:	9004      	str	r0, [sp, #16]
 80082ba:	4603      	mov	r3, r0
 80082bc:	2800      	cmp	r0, #0
 80082be:	f43f aefe 	beq.w	80080be <_strtod_l+0x4a6>
 80082c2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80082c4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80082c6:	2d00      	cmp	r5, #0
 80082c8:	bfab      	itete	ge
 80082ca:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80082cc:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 80082ce:	195e      	addge	r6, r3, r5
 80082d0:	1b5c      	sublt	r4, r3, r5
 80082d2:	9b05      	ldr	r3, [sp, #20]
 80082d4:	bfa8      	it	ge
 80082d6:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 80082d8:	eba5 0503 	sub.w	r5, r5, r3
 80082dc:	4415      	add	r5, r2
 80082de:	4b63      	ldr	r3, [pc, #396]	; (800846c <_strtod_l+0x854>)
 80082e0:	f105 35ff 	add.w	r5, r5, #4294967295
 80082e4:	bfb8      	it	lt
 80082e6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80082e8:	429d      	cmp	r5, r3
 80082ea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80082ee:	f280 80a4 	bge.w	800843a <_strtod_l+0x822>
 80082f2:	1b5b      	subs	r3, r3, r5
 80082f4:	2b1f      	cmp	r3, #31
 80082f6:	eba2 0203 	sub.w	r2, r2, r3
 80082fa:	f04f 0701 	mov.w	r7, #1
 80082fe:	f300 8091 	bgt.w	8008424 <_strtod_l+0x80c>
 8008302:	2500      	movs	r5, #0
 8008304:	fa07 f303 	lsl.w	r3, r7, r3
 8008308:	9314      	str	r3, [sp, #80]	; 0x50
 800830a:	18b7      	adds	r7, r6, r2
 800830c:	9b05      	ldr	r3, [sp, #20]
 800830e:	42be      	cmp	r6, r7
 8008310:	4414      	add	r4, r2
 8008312:	441c      	add	r4, r3
 8008314:	4633      	mov	r3, r6
 8008316:	bfa8      	it	ge
 8008318:	463b      	movge	r3, r7
 800831a:	42a3      	cmp	r3, r4
 800831c:	bfa8      	it	ge
 800831e:	4623      	movge	r3, r4
 8008320:	2b00      	cmp	r3, #0
 8008322:	bfc2      	ittt	gt
 8008324:	1aff      	subgt	r7, r7, r3
 8008326:	1ae4      	subgt	r4, r4, r3
 8008328:	1af6      	subgt	r6, r6, r3
 800832a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800832c:	b1bb      	cbz	r3, 800835e <_strtod_l+0x746>
 800832e:	461a      	mov	r2, r3
 8008330:	9904      	ldr	r1, [sp, #16]
 8008332:	4640      	mov	r0, r8
 8008334:	f7ff f9ca 	bl	80076cc <__pow5mult>
 8008338:	9004      	str	r0, [sp, #16]
 800833a:	2800      	cmp	r0, #0
 800833c:	f43f aebf 	beq.w	80080be <_strtod_l+0x4a6>
 8008340:	4601      	mov	r1, r0
 8008342:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008344:	4640      	mov	r0, r8
 8008346:	f7ff f934 	bl	80075b2 <__multiply>
 800834a:	9008      	str	r0, [sp, #32]
 800834c:	2800      	cmp	r0, #0
 800834e:	f43f aeb6 	beq.w	80080be <_strtod_l+0x4a6>
 8008352:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008354:	4640      	mov	r0, r8
 8008356:	f7ff f845 	bl	80073e4 <_Bfree>
 800835a:	9b08      	ldr	r3, [sp, #32]
 800835c:	931a      	str	r3, [sp, #104]	; 0x68
 800835e:	2f00      	cmp	r7, #0
 8008360:	dc6f      	bgt.n	8008442 <_strtod_l+0x82a>
 8008362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008364:	2b00      	cmp	r3, #0
 8008366:	d175      	bne.n	8008454 <_strtod_l+0x83c>
 8008368:	2c00      	cmp	r4, #0
 800836a:	dd08      	ble.n	800837e <_strtod_l+0x766>
 800836c:	4622      	mov	r2, r4
 800836e:	9906      	ldr	r1, [sp, #24]
 8008370:	4640      	mov	r0, r8
 8008372:	f7ff f9f9 	bl	8007768 <__lshift>
 8008376:	9006      	str	r0, [sp, #24]
 8008378:	2800      	cmp	r0, #0
 800837a:	f43f aea0 	beq.w	80080be <_strtod_l+0x4a6>
 800837e:	2e00      	cmp	r6, #0
 8008380:	dd08      	ble.n	8008394 <_strtod_l+0x77c>
 8008382:	4632      	mov	r2, r6
 8008384:	9904      	ldr	r1, [sp, #16]
 8008386:	4640      	mov	r0, r8
 8008388:	f7ff f9ee 	bl	8007768 <__lshift>
 800838c:	9004      	str	r0, [sp, #16]
 800838e:	2800      	cmp	r0, #0
 8008390:	f43f ae95 	beq.w	80080be <_strtod_l+0x4a6>
 8008394:	9a06      	ldr	r2, [sp, #24]
 8008396:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008398:	4640      	mov	r0, r8
 800839a:	f7ff fa50 	bl	800783e <__mdiff>
 800839e:	4681      	mov	r9, r0
 80083a0:	2800      	cmp	r0, #0
 80083a2:	f43f ae8c 	beq.w	80080be <_strtod_l+0x4a6>
 80083a6:	2400      	movs	r4, #0
 80083a8:	68c3      	ldr	r3, [r0, #12]
 80083aa:	9904      	ldr	r1, [sp, #16]
 80083ac:	60c4      	str	r4, [r0, #12]
 80083ae:	9308      	str	r3, [sp, #32]
 80083b0:	f7ff fa2b 	bl	800780a <__mcmp>
 80083b4:	42a0      	cmp	r0, r4
 80083b6:	da5b      	bge.n	8008470 <_strtod_l+0x858>
 80083b8:	9b08      	ldr	r3, [sp, #32]
 80083ba:	b9f3      	cbnz	r3, 80083fa <_strtod_l+0x7e2>
 80083bc:	f1ba 0f00 	cmp.w	sl, #0
 80083c0:	d11b      	bne.n	80083fa <_strtod_l+0x7e2>
 80083c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083c6:	b9c3      	cbnz	r3, 80083fa <_strtod_l+0x7e2>
 80083c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083cc:	0d1b      	lsrs	r3, r3, #20
 80083ce:	051b      	lsls	r3, r3, #20
 80083d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80083d4:	d911      	bls.n	80083fa <_strtod_l+0x7e2>
 80083d6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80083da:	b91b      	cbnz	r3, 80083e4 <_strtod_l+0x7cc>
 80083dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	dd0a      	ble.n	80083fa <_strtod_l+0x7e2>
 80083e4:	4649      	mov	r1, r9
 80083e6:	2201      	movs	r2, #1
 80083e8:	4640      	mov	r0, r8
 80083ea:	f7ff f9bd 	bl	8007768 <__lshift>
 80083ee:	9904      	ldr	r1, [sp, #16]
 80083f0:	4681      	mov	r9, r0
 80083f2:	f7ff fa0a 	bl	800780a <__mcmp>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	dc6b      	bgt.n	80084d2 <_strtod_l+0x8ba>
 80083fa:	9b05      	ldr	r3, [sp, #20]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d175      	bne.n	80084ec <_strtod_l+0x8d4>
 8008400:	e668      	b.n	80080d4 <_strtod_l+0x4bc>
 8008402:	07e2      	lsls	r2, r4, #31
 8008404:	d504      	bpl.n	8008410 <_strtod_l+0x7f8>
 8008406:	e9d6 2300 	ldrd	r2, r3, [r6]
 800840a:	f7f8 f861 	bl	80004d0 <__aeabi_dmul>
 800840e:	2301      	movs	r3, #1
 8008410:	1064      	asrs	r4, r4, #1
 8008412:	3608      	adds	r6, #8
 8008414:	e6e9      	b.n	80081ea <_strtod_l+0x5d2>
 8008416:	f04f 32ff 	mov.w	r2, #4294967295
 800841a:	fa02 f303 	lsl.w	r3, r2, r3
 800841e:	ea03 0a0a 	and.w	sl, r3, sl
 8008422:	e702      	b.n	800822a <_strtod_l+0x612>
 8008424:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008428:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800842c:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008430:	35e2      	adds	r5, #226	; 0xe2
 8008432:	fa07 f505 	lsl.w	r5, r7, r5
 8008436:	9714      	str	r7, [sp, #80]	; 0x50
 8008438:	e767      	b.n	800830a <_strtod_l+0x6f2>
 800843a:	2301      	movs	r3, #1
 800843c:	2500      	movs	r5, #0
 800843e:	9314      	str	r3, [sp, #80]	; 0x50
 8008440:	e763      	b.n	800830a <_strtod_l+0x6f2>
 8008442:	463a      	mov	r2, r7
 8008444:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008446:	4640      	mov	r0, r8
 8008448:	f7ff f98e 	bl	8007768 <__lshift>
 800844c:	901a      	str	r0, [sp, #104]	; 0x68
 800844e:	2800      	cmp	r0, #0
 8008450:	d187      	bne.n	8008362 <_strtod_l+0x74a>
 8008452:	e634      	b.n	80080be <_strtod_l+0x4a6>
 8008454:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008456:	9906      	ldr	r1, [sp, #24]
 8008458:	4640      	mov	r0, r8
 800845a:	f7ff f937 	bl	80076cc <__pow5mult>
 800845e:	9006      	str	r0, [sp, #24]
 8008460:	2800      	cmp	r0, #0
 8008462:	d181      	bne.n	8008368 <_strtod_l+0x750>
 8008464:	e62b      	b.n	80080be <_strtod_l+0x4a6>
 8008466:	bf00      	nop
 8008468:	0800a580 	.word	0x0800a580
 800846c:	fffffc02 	.word	0xfffffc02
 8008470:	f040 8086 	bne.w	8008580 <_strtod_l+0x968>
 8008474:	9a08      	ldr	r2, [sp, #32]
 8008476:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800847a:	b332      	cbz	r2, 80084ca <_strtod_l+0x8b2>
 800847c:	4aac      	ldr	r2, [pc, #688]	; (8008730 <_strtod_l+0xb18>)
 800847e:	4659      	mov	r1, fp
 8008480:	4293      	cmp	r3, r2
 8008482:	d152      	bne.n	800852a <_strtod_l+0x912>
 8008484:	9b05      	ldr	r3, [sp, #20]
 8008486:	4650      	mov	r0, sl
 8008488:	b1d3      	cbz	r3, 80084c0 <_strtod_l+0x8a8>
 800848a:	4aaa      	ldr	r2, [pc, #680]	; (8008734 <_strtod_l+0xb1c>)
 800848c:	f04f 34ff 	mov.w	r4, #4294967295
 8008490:	400a      	ands	r2, r1
 8008492:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008496:	d816      	bhi.n	80084c6 <_strtod_l+0x8ae>
 8008498:	0d12      	lsrs	r2, r2, #20
 800849a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800849e:	fa04 f303 	lsl.w	r3, r4, r3
 80084a2:	4283      	cmp	r3, r0
 80084a4:	d141      	bne.n	800852a <_strtod_l+0x912>
 80084a6:	4aa4      	ldr	r2, [pc, #656]	; (8008738 <_strtod_l+0xb20>)
 80084a8:	4291      	cmp	r1, r2
 80084aa:	d102      	bne.n	80084b2 <_strtod_l+0x89a>
 80084ac:	3301      	adds	r3, #1
 80084ae:	f43f ae06 	beq.w	80080be <_strtod_l+0x4a6>
 80084b2:	4ba0      	ldr	r3, [pc, #640]	; (8008734 <_strtod_l+0xb1c>)
 80084b4:	f04f 0a00 	mov.w	sl, #0
 80084b8:	400b      	ands	r3, r1
 80084ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80084be:	e79c      	b.n	80083fa <_strtod_l+0x7e2>
 80084c0:	f04f 33ff 	mov.w	r3, #4294967295
 80084c4:	e7ed      	b.n	80084a2 <_strtod_l+0x88a>
 80084c6:	4623      	mov	r3, r4
 80084c8:	e7eb      	b.n	80084a2 <_strtod_l+0x88a>
 80084ca:	bb73      	cbnz	r3, 800852a <_strtod_l+0x912>
 80084cc:	f1ba 0f00 	cmp.w	sl, #0
 80084d0:	d12b      	bne.n	800852a <_strtod_l+0x912>
 80084d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80084d6:	9a05      	ldr	r2, [sp, #20]
 80084d8:	0d1b      	lsrs	r3, r3, #20
 80084da:	051b      	lsls	r3, r3, #20
 80084dc:	b1e2      	cbz	r2, 8008518 <_strtod_l+0x900>
 80084de:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80084e2:	dc19      	bgt.n	8008518 <_strtod_l+0x900>
 80084e4:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 80084e8:	f77f ae5d 	ble.w	80081a6 <_strtod_l+0x58e>
 80084ec:	4b93      	ldr	r3, [pc, #588]	; (800873c <_strtod_l+0xb24>)
 80084ee:	4650      	mov	r0, sl
 80084f0:	930d      	str	r3, [sp, #52]	; 0x34
 80084f2:	2300      	movs	r3, #0
 80084f4:	930c      	str	r3, [sp, #48]	; 0x30
 80084f6:	4659      	mov	r1, fp
 80084f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084fc:	f7f7 ffe8 	bl	80004d0 <__aeabi_dmul>
 8008500:	4682      	mov	sl, r0
 8008502:	468b      	mov	fp, r1
 8008504:	2900      	cmp	r1, #0
 8008506:	f47f ade5 	bne.w	80080d4 <_strtod_l+0x4bc>
 800850a:	2800      	cmp	r0, #0
 800850c:	f47f ade2 	bne.w	80080d4 <_strtod_l+0x4bc>
 8008510:	2322      	movs	r3, #34	; 0x22
 8008512:	f8c8 3000 	str.w	r3, [r8]
 8008516:	e5dd      	b.n	80080d4 <_strtod_l+0x4bc>
 8008518:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800851c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008520:	f04f 3aff 	mov.w	sl, #4294967295
 8008524:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008528:	e767      	b.n	80083fa <_strtod_l+0x7e2>
 800852a:	b19d      	cbz	r5, 8008554 <_strtod_l+0x93c>
 800852c:	ea15 0f0b 	tst.w	r5, fp
 8008530:	f43f af63 	beq.w	80083fa <_strtod_l+0x7e2>
 8008534:	9b08      	ldr	r3, [sp, #32]
 8008536:	9a05      	ldr	r2, [sp, #20]
 8008538:	4650      	mov	r0, sl
 800853a:	4659      	mov	r1, fp
 800853c:	b173      	cbz	r3, 800855c <_strtod_l+0x944>
 800853e:	f7ff fb49 	bl	8007bd4 <sulp>
 8008542:	4602      	mov	r2, r0
 8008544:	460b      	mov	r3, r1
 8008546:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800854a:	f7f7 fe0f 	bl	800016c <__adddf3>
 800854e:	4682      	mov	sl, r0
 8008550:	468b      	mov	fp, r1
 8008552:	e752      	b.n	80083fa <_strtod_l+0x7e2>
 8008554:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008556:	ea13 0f0a 	tst.w	r3, sl
 800855a:	e7e9      	b.n	8008530 <_strtod_l+0x918>
 800855c:	f7ff fb3a 	bl	8007bd4 <sulp>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008568:	f7f7 fdfe 	bl	8000168 <__aeabi_dsub>
 800856c:	2200      	movs	r2, #0
 800856e:	2300      	movs	r3, #0
 8008570:	4682      	mov	sl, r0
 8008572:	468b      	mov	fp, r1
 8008574:	f7f8 fa14 	bl	80009a0 <__aeabi_dcmpeq>
 8008578:	2800      	cmp	r0, #0
 800857a:	f47f ae14 	bne.w	80081a6 <_strtod_l+0x58e>
 800857e:	e73c      	b.n	80083fa <_strtod_l+0x7e2>
 8008580:	9904      	ldr	r1, [sp, #16]
 8008582:	4648      	mov	r0, r9
 8008584:	f7ff fa7f 	bl	8007a86 <__ratio>
 8008588:	2200      	movs	r2, #0
 800858a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800858e:	4606      	mov	r6, r0
 8008590:	460f      	mov	r7, r1
 8008592:	f7f8 fa19 	bl	80009c8 <__aeabi_dcmple>
 8008596:	2800      	cmp	r0, #0
 8008598:	d070      	beq.n	800867c <_strtod_l+0xa64>
 800859a:	9b08      	ldr	r3, [sp, #32]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d043      	beq.n	8008628 <_strtod_l+0xa10>
 80085a0:	2600      	movs	r6, #0
 80085a2:	4f67      	ldr	r7, [pc, #412]	; (8008740 <_strtod_l+0xb28>)
 80085a4:	4d66      	ldr	r5, [pc, #408]	; (8008740 <_strtod_l+0xb28>)
 80085a6:	4b63      	ldr	r3, [pc, #396]	; (8008734 <_strtod_l+0xb1c>)
 80085a8:	ea0b 0303 	and.w	r3, fp, r3
 80085ac:	9314      	str	r3, [sp, #80]	; 0x50
 80085ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80085b0:	4b64      	ldr	r3, [pc, #400]	; (8008744 <_strtod_l+0xb2c>)
 80085b2:	429a      	cmp	r2, r3
 80085b4:	f040 80ce 	bne.w	8008754 <_strtod_l+0xb3c>
 80085b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80085bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80085c0:	4650      	mov	r0, sl
 80085c2:	4659      	mov	r1, fp
 80085c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80085c8:	f7ff f998 	bl	80078fc <__ulp>
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4630      	mov	r0, r6
 80085d2:	4639      	mov	r1, r7
 80085d4:	f7f7 ff7c 	bl	80004d0 <__aeabi_dmul>
 80085d8:	4652      	mov	r2, sl
 80085da:	465b      	mov	r3, fp
 80085dc:	f7f7 fdc6 	bl	800016c <__adddf3>
 80085e0:	4a54      	ldr	r2, [pc, #336]	; (8008734 <_strtod_l+0xb1c>)
 80085e2:	4b59      	ldr	r3, [pc, #356]	; (8008748 <_strtod_l+0xb30>)
 80085e4:	400a      	ands	r2, r1
 80085e6:	429a      	cmp	r2, r3
 80085e8:	4682      	mov	sl, r0
 80085ea:	d95d      	bls.n	80086a8 <_strtod_l+0xa90>
 80085ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085ee:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d103      	bne.n	80085fe <_strtod_l+0x9e6>
 80085f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085f8:	3301      	adds	r3, #1
 80085fa:	f43f ad60 	beq.w	80080be <_strtod_l+0x4a6>
 80085fe:	f04f 3aff 	mov.w	sl, #4294967295
 8008602:	f8df b134 	ldr.w	fp, [pc, #308]	; 8008738 <_strtod_l+0xb20>
 8008606:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008608:	4640      	mov	r0, r8
 800860a:	f7fe feeb 	bl	80073e4 <_Bfree>
 800860e:	9906      	ldr	r1, [sp, #24]
 8008610:	4640      	mov	r0, r8
 8008612:	f7fe fee7 	bl	80073e4 <_Bfree>
 8008616:	9904      	ldr	r1, [sp, #16]
 8008618:	4640      	mov	r0, r8
 800861a:	f7fe fee3 	bl	80073e4 <_Bfree>
 800861e:	4649      	mov	r1, r9
 8008620:	4640      	mov	r0, r8
 8008622:	f7fe fedf 	bl	80073e4 <_Bfree>
 8008626:	e622      	b.n	800826e <_strtod_l+0x656>
 8008628:	f1ba 0f00 	cmp.w	sl, #0
 800862c:	d118      	bne.n	8008660 <_strtod_l+0xa48>
 800862e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008632:	b9e3      	cbnz	r3, 800866e <_strtod_l+0xa56>
 8008634:	2200      	movs	r2, #0
 8008636:	4b42      	ldr	r3, [pc, #264]	; (8008740 <_strtod_l+0xb28>)
 8008638:	4630      	mov	r0, r6
 800863a:	4639      	mov	r1, r7
 800863c:	f7f8 f9ba 	bl	80009b4 <__aeabi_dcmplt>
 8008640:	b9c8      	cbnz	r0, 8008676 <_strtod_l+0xa5e>
 8008642:	2200      	movs	r2, #0
 8008644:	4b41      	ldr	r3, [pc, #260]	; (800874c <_strtod_l+0xb34>)
 8008646:	4630      	mov	r0, r6
 8008648:	4639      	mov	r1, r7
 800864a:	f7f7 ff41 	bl	80004d0 <__aeabi_dmul>
 800864e:	4604      	mov	r4, r0
 8008650:	460d      	mov	r5, r1
 8008652:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008656:	9416      	str	r4, [sp, #88]	; 0x58
 8008658:	9317      	str	r3, [sp, #92]	; 0x5c
 800865a:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800865e:	e7a2      	b.n	80085a6 <_strtod_l+0x98e>
 8008660:	f1ba 0f01 	cmp.w	sl, #1
 8008664:	d103      	bne.n	800866e <_strtod_l+0xa56>
 8008666:	f1bb 0f00 	cmp.w	fp, #0
 800866a:	f43f ad9c 	beq.w	80081a6 <_strtod_l+0x58e>
 800866e:	2600      	movs	r6, #0
 8008670:	4f37      	ldr	r7, [pc, #220]	; (8008750 <_strtod_l+0xb38>)
 8008672:	2400      	movs	r4, #0
 8008674:	e796      	b.n	80085a4 <_strtod_l+0x98c>
 8008676:	9c08      	ldr	r4, [sp, #32]
 8008678:	4d34      	ldr	r5, [pc, #208]	; (800874c <_strtod_l+0xb34>)
 800867a:	e7ea      	b.n	8008652 <_strtod_l+0xa3a>
 800867c:	4b33      	ldr	r3, [pc, #204]	; (800874c <_strtod_l+0xb34>)
 800867e:	2200      	movs	r2, #0
 8008680:	4630      	mov	r0, r6
 8008682:	4639      	mov	r1, r7
 8008684:	f7f7 ff24 	bl	80004d0 <__aeabi_dmul>
 8008688:	9b08      	ldr	r3, [sp, #32]
 800868a:	4604      	mov	r4, r0
 800868c:	460d      	mov	r5, r1
 800868e:	b933      	cbnz	r3, 800869e <_strtod_l+0xa86>
 8008690:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008694:	9010      	str	r0, [sp, #64]	; 0x40
 8008696:	9311      	str	r3, [sp, #68]	; 0x44
 8008698:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800869c:	e783      	b.n	80085a6 <_strtod_l+0x98e>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80086a6:	e7f7      	b.n	8008698 <_strtod_l+0xa80>
 80086a8:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 80086ac:	9b05      	ldr	r3, [sp, #20]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1a9      	bne.n	8008606 <_strtod_l+0x9ee>
 80086b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086b6:	0d1b      	lsrs	r3, r3, #20
 80086b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80086ba:	051b      	lsls	r3, r3, #20
 80086bc:	429a      	cmp	r2, r3
 80086be:	465e      	mov	r6, fp
 80086c0:	d1a1      	bne.n	8008606 <_strtod_l+0x9ee>
 80086c2:	4629      	mov	r1, r5
 80086c4:	4620      	mov	r0, r4
 80086c6:	f7f8 f9b3 	bl	8000a30 <__aeabi_d2iz>
 80086ca:	f7f7 fe9b 	bl	8000404 <__aeabi_i2d>
 80086ce:	460b      	mov	r3, r1
 80086d0:	4602      	mov	r2, r0
 80086d2:	4629      	mov	r1, r5
 80086d4:	4620      	mov	r0, r4
 80086d6:	f7f7 fd47 	bl	8000168 <__aeabi_dsub>
 80086da:	9b08      	ldr	r3, [sp, #32]
 80086dc:	4604      	mov	r4, r0
 80086de:	460d      	mov	r5, r1
 80086e0:	b933      	cbnz	r3, 80086f0 <_strtod_l+0xad8>
 80086e2:	f1ba 0f00 	cmp.w	sl, #0
 80086e6:	d103      	bne.n	80086f0 <_strtod_l+0xad8>
 80086e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80086ec:	2e00      	cmp	r6, #0
 80086ee:	d06c      	beq.n	80087ca <_strtod_l+0xbb2>
 80086f0:	a30b      	add	r3, pc, #44	; (adr r3, 8008720 <_strtod_l+0xb08>)
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	4620      	mov	r0, r4
 80086f8:	4629      	mov	r1, r5
 80086fa:	f7f8 f95b 	bl	80009b4 <__aeabi_dcmplt>
 80086fe:	2800      	cmp	r0, #0
 8008700:	f47f ace8 	bne.w	80080d4 <_strtod_l+0x4bc>
 8008704:	a308      	add	r3, pc, #32	; (adr r3, 8008728 <_strtod_l+0xb10>)
 8008706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870a:	4620      	mov	r0, r4
 800870c:	4629      	mov	r1, r5
 800870e:	f7f8 f96f 	bl	80009f0 <__aeabi_dcmpgt>
 8008712:	2800      	cmp	r0, #0
 8008714:	f43f af77 	beq.w	8008606 <_strtod_l+0x9ee>
 8008718:	e4dc      	b.n	80080d4 <_strtod_l+0x4bc>
 800871a:	bf00      	nop
 800871c:	f3af 8000 	nop.w
 8008720:	94a03595 	.word	0x94a03595
 8008724:	3fdfffff 	.word	0x3fdfffff
 8008728:	35afe535 	.word	0x35afe535
 800872c:	3fe00000 	.word	0x3fe00000
 8008730:	000fffff 	.word	0x000fffff
 8008734:	7ff00000 	.word	0x7ff00000
 8008738:	7fefffff 	.word	0x7fefffff
 800873c:	39500000 	.word	0x39500000
 8008740:	3ff00000 	.word	0x3ff00000
 8008744:	7fe00000 	.word	0x7fe00000
 8008748:	7c9fffff 	.word	0x7c9fffff
 800874c:	3fe00000 	.word	0x3fe00000
 8008750:	bff00000 	.word	0xbff00000
 8008754:	9b05      	ldr	r3, [sp, #20]
 8008756:	b313      	cbz	r3, 800879e <_strtod_l+0xb86>
 8008758:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800875a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800875e:	d81e      	bhi.n	800879e <_strtod_l+0xb86>
 8008760:	a325      	add	r3, pc, #148	; (adr r3, 80087f8 <_strtod_l+0xbe0>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	4620      	mov	r0, r4
 8008768:	4629      	mov	r1, r5
 800876a:	f7f8 f92d 	bl	80009c8 <__aeabi_dcmple>
 800876e:	b190      	cbz	r0, 8008796 <_strtod_l+0xb7e>
 8008770:	4629      	mov	r1, r5
 8008772:	4620      	mov	r0, r4
 8008774:	f7f8 f984 	bl	8000a80 <__aeabi_d2uiz>
 8008778:	2800      	cmp	r0, #0
 800877a:	bf08      	it	eq
 800877c:	2001      	moveq	r0, #1
 800877e:	f7f7 fe31 	bl	80003e4 <__aeabi_ui2d>
 8008782:	9b08      	ldr	r3, [sp, #32]
 8008784:	4604      	mov	r4, r0
 8008786:	460d      	mov	r5, r1
 8008788:	b9d3      	cbnz	r3, 80087c0 <_strtod_l+0xba8>
 800878a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800878e:	9012      	str	r0, [sp, #72]	; 0x48
 8008790:	9313      	str	r3, [sp, #76]	; 0x4c
 8008792:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008796:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008798:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800879c:	1a9f      	subs	r7, r3, r2
 800879e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80087a2:	f7ff f8ab 	bl	80078fc <__ulp>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	4630      	mov	r0, r6
 80087ac:	4639      	mov	r1, r7
 80087ae:	f7f7 fe8f 	bl	80004d0 <__aeabi_dmul>
 80087b2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80087b6:	f7f7 fcd9 	bl	800016c <__adddf3>
 80087ba:	4682      	mov	sl, r0
 80087bc:	468b      	mov	fp, r1
 80087be:	e775      	b.n	80086ac <_strtod_l+0xa94>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80087c8:	e7e3      	b.n	8008792 <_strtod_l+0xb7a>
 80087ca:	a30d      	add	r3, pc, #52	; (adr r3, 8008800 <_strtod_l+0xbe8>)
 80087cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d0:	f7f8 f8f0 	bl	80009b4 <__aeabi_dcmplt>
 80087d4:	e79d      	b.n	8008712 <_strtod_l+0xafa>
 80087d6:	2300      	movs	r3, #0
 80087d8:	9309      	str	r3, [sp, #36]	; 0x24
 80087da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80087de:	6013      	str	r3, [r2, #0]
 80087e0:	f7ff ba5e 	b.w	8007ca0 <_strtod_l+0x88>
 80087e4:	2b65      	cmp	r3, #101	; 0x65
 80087e6:	f04f 0200 	mov.w	r2, #0
 80087ea:	f43f abae 	beq.w	8007f4a <_strtod_l+0x332>
 80087ee:	4615      	mov	r5, r2
 80087f0:	2101      	movs	r1, #1
 80087f2:	f7ff bacd 	b.w	8007d90 <_strtod_l+0x178>
 80087f6:	bf00      	nop
 80087f8:	ffc00000 	.word	0xffc00000
 80087fc:	41dfffff 	.word	0x41dfffff
 8008800:	94a03595 	.word	0x94a03595
 8008804:	3fcfffff 	.word	0x3fcfffff

08008808 <_strtod_r>:
 8008808:	4b05      	ldr	r3, [pc, #20]	; (8008820 <_strtod_r+0x18>)
 800880a:	b410      	push	{r4}
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4c05      	ldr	r4, [pc, #20]	; (8008824 <_strtod_r+0x1c>)
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	2b00      	cmp	r3, #0
 8008814:	bf08      	it	eq
 8008816:	4623      	moveq	r3, r4
 8008818:	bc10      	pop	{r4}
 800881a:	f7ff b9fd 	b.w	8007c18 <_strtod_l>
 800881e:	bf00      	nop
 8008820:	20000028 	.word	0x20000028
 8008824:	2000011c 	.word	0x2000011c

08008828 <_strtol_l.isra.0>:
 8008828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	4680      	mov	r8, r0
 800882e:	4689      	mov	r9, r1
 8008830:	4692      	mov	sl, r2
 8008832:	461f      	mov	r7, r3
 8008834:	468b      	mov	fp, r1
 8008836:	465d      	mov	r5, fp
 8008838:	980a      	ldr	r0, [sp, #40]	; 0x28
 800883a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800883e:	f7fe fb0f 	bl	8006e60 <__locale_ctype_ptr_l>
 8008842:	4420      	add	r0, r4
 8008844:	7846      	ldrb	r6, [r0, #1]
 8008846:	f016 0608 	ands.w	r6, r6, #8
 800884a:	d10b      	bne.n	8008864 <_strtol_l.isra.0+0x3c>
 800884c:	2c2d      	cmp	r4, #45	; 0x2d
 800884e:	d10b      	bne.n	8008868 <_strtol_l.isra.0+0x40>
 8008850:	2601      	movs	r6, #1
 8008852:	782c      	ldrb	r4, [r5, #0]
 8008854:	f10b 0502 	add.w	r5, fp, #2
 8008858:	b167      	cbz	r7, 8008874 <_strtol_l.isra.0+0x4c>
 800885a:	2f10      	cmp	r7, #16
 800885c:	d114      	bne.n	8008888 <_strtol_l.isra.0+0x60>
 800885e:	2c30      	cmp	r4, #48	; 0x30
 8008860:	d00a      	beq.n	8008878 <_strtol_l.isra.0+0x50>
 8008862:	e011      	b.n	8008888 <_strtol_l.isra.0+0x60>
 8008864:	46ab      	mov	fp, r5
 8008866:	e7e6      	b.n	8008836 <_strtol_l.isra.0+0xe>
 8008868:	2c2b      	cmp	r4, #43	; 0x2b
 800886a:	bf04      	itt	eq
 800886c:	782c      	ldrbeq	r4, [r5, #0]
 800886e:	f10b 0502 	addeq.w	r5, fp, #2
 8008872:	e7f1      	b.n	8008858 <_strtol_l.isra.0+0x30>
 8008874:	2c30      	cmp	r4, #48	; 0x30
 8008876:	d127      	bne.n	80088c8 <_strtol_l.isra.0+0xa0>
 8008878:	782b      	ldrb	r3, [r5, #0]
 800887a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800887e:	2b58      	cmp	r3, #88	; 0x58
 8008880:	d14b      	bne.n	800891a <_strtol_l.isra.0+0xf2>
 8008882:	2710      	movs	r7, #16
 8008884:	786c      	ldrb	r4, [r5, #1]
 8008886:	3502      	adds	r5, #2
 8008888:	2e00      	cmp	r6, #0
 800888a:	bf0c      	ite	eq
 800888c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008890:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008894:	2200      	movs	r2, #0
 8008896:	fbb1 fef7 	udiv	lr, r1, r7
 800889a:	4610      	mov	r0, r2
 800889c:	fb07 1c1e 	mls	ip, r7, lr, r1
 80088a0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80088a4:	2b09      	cmp	r3, #9
 80088a6:	d811      	bhi.n	80088cc <_strtol_l.isra.0+0xa4>
 80088a8:	461c      	mov	r4, r3
 80088aa:	42a7      	cmp	r7, r4
 80088ac:	dd1d      	ble.n	80088ea <_strtol_l.isra.0+0xc2>
 80088ae:	1c53      	adds	r3, r2, #1
 80088b0:	d007      	beq.n	80088c2 <_strtol_l.isra.0+0x9a>
 80088b2:	4586      	cmp	lr, r0
 80088b4:	d316      	bcc.n	80088e4 <_strtol_l.isra.0+0xbc>
 80088b6:	d101      	bne.n	80088bc <_strtol_l.isra.0+0x94>
 80088b8:	45a4      	cmp	ip, r4
 80088ba:	db13      	blt.n	80088e4 <_strtol_l.isra.0+0xbc>
 80088bc:	2201      	movs	r2, #1
 80088be:	fb00 4007 	mla	r0, r0, r7, r4
 80088c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088c6:	e7eb      	b.n	80088a0 <_strtol_l.isra.0+0x78>
 80088c8:	270a      	movs	r7, #10
 80088ca:	e7dd      	b.n	8008888 <_strtol_l.isra.0+0x60>
 80088cc:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80088d0:	2b19      	cmp	r3, #25
 80088d2:	d801      	bhi.n	80088d8 <_strtol_l.isra.0+0xb0>
 80088d4:	3c37      	subs	r4, #55	; 0x37
 80088d6:	e7e8      	b.n	80088aa <_strtol_l.isra.0+0x82>
 80088d8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80088dc:	2b19      	cmp	r3, #25
 80088de:	d804      	bhi.n	80088ea <_strtol_l.isra.0+0xc2>
 80088e0:	3c57      	subs	r4, #87	; 0x57
 80088e2:	e7e2      	b.n	80088aa <_strtol_l.isra.0+0x82>
 80088e4:	f04f 32ff 	mov.w	r2, #4294967295
 80088e8:	e7eb      	b.n	80088c2 <_strtol_l.isra.0+0x9a>
 80088ea:	1c53      	adds	r3, r2, #1
 80088ec:	d108      	bne.n	8008900 <_strtol_l.isra.0+0xd8>
 80088ee:	2322      	movs	r3, #34	; 0x22
 80088f0:	4608      	mov	r0, r1
 80088f2:	f8c8 3000 	str.w	r3, [r8]
 80088f6:	f1ba 0f00 	cmp.w	sl, #0
 80088fa:	d107      	bne.n	800890c <_strtol_l.isra.0+0xe4>
 80088fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008900:	b106      	cbz	r6, 8008904 <_strtol_l.isra.0+0xdc>
 8008902:	4240      	negs	r0, r0
 8008904:	f1ba 0f00 	cmp.w	sl, #0
 8008908:	d00c      	beq.n	8008924 <_strtol_l.isra.0+0xfc>
 800890a:	b122      	cbz	r2, 8008916 <_strtol_l.isra.0+0xee>
 800890c:	3d01      	subs	r5, #1
 800890e:	f8ca 5000 	str.w	r5, [sl]
 8008912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008916:	464d      	mov	r5, r9
 8008918:	e7f9      	b.n	800890e <_strtol_l.isra.0+0xe6>
 800891a:	2430      	movs	r4, #48	; 0x30
 800891c:	2f00      	cmp	r7, #0
 800891e:	d1b3      	bne.n	8008888 <_strtol_l.isra.0+0x60>
 8008920:	2708      	movs	r7, #8
 8008922:	e7b1      	b.n	8008888 <_strtol_l.isra.0+0x60>
 8008924:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008928 <_strtol_r>:
 8008928:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800892a:	4c06      	ldr	r4, [pc, #24]	; (8008944 <_strtol_r+0x1c>)
 800892c:	4d06      	ldr	r5, [pc, #24]	; (8008948 <_strtol_r+0x20>)
 800892e:	6824      	ldr	r4, [r4, #0]
 8008930:	6a24      	ldr	r4, [r4, #32]
 8008932:	2c00      	cmp	r4, #0
 8008934:	bf08      	it	eq
 8008936:	462c      	moveq	r4, r5
 8008938:	9400      	str	r4, [sp, #0]
 800893a:	f7ff ff75 	bl	8008828 <_strtol_l.isra.0>
 800893e:	b003      	add	sp, #12
 8008940:	bd30      	pop	{r4, r5, pc}
 8008942:	bf00      	nop
 8008944:	20000028 	.word	0x20000028
 8008948:	2000011c 	.word	0x2000011c

0800894c <_strtoll_l.isra.0>:
 800894c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008950:	4688      	mov	r8, r1
 8008952:	4693      	mov	fp, r2
 8008954:	461f      	mov	r7, r3
 8008956:	4689      	mov	r9, r1
 8008958:	b087      	sub	sp, #28
 800895a:	9005      	str	r0, [sp, #20]
 800895c:	464d      	mov	r5, r9
 800895e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008960:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008964:	f7fe fa7c 	bl	8006e60 <__locale_ctype_ptr_l>
 8008968:	4420      	add	r0, r4
 800896a:	7846      	ldrb	r6, [r0, #1]
 800896c:	f016 0608 	ands.w	r6, r6, #8
 8008970:	d10b      	bne.n	800898a <_strtoll_l.isra.0+0x3e>
 8008972:	2c2d      	cmp	r4, #45	; 0x2d
 8008974:	d10b      	bne.n	800898e <_strtoll_l.isra.0+0x42>
 8008976:	2601      	movs	r6, #1
 8008978:	782c      	ldrb	r4, [r5, #0]
 800897a:	f109 0502 	add.w	r5, r9, #2
 800897e:	b167      	cbz	r7, 800899a <_strtoll_l.isra.0+0x4e>
 8008980:	2f10      	cmp	r7, #16
 8008982:	d114      	bne.n	80089ae <_strtoll_l.isra.0+0x62>
 8008984:	2c30      	cmp	r4, #48	; 0x30
 8008986:	d00a      	beq.n	800899e <_strtoll_l.isra.0+0x52>
 8008988:	e011      	b.n	80089ae <_strtoll_l.isra.0+0x62>
 800898a:	46a9      	mov	r9, r5
 800898c:	e7e6      	b.n	800895c <_strtoll_l.isra.0+0x10>
 800898e:	2c2b      	cmp	r4, #43	; 0x2b
 8008990:	bf04      	itt	eq
 8008992:	782c      	ldrbeq	r4, [r5, #0]
 8008994:	f109 0502 	addeq.w	r5, r9, #2
 8008998:	e7f1      	b.n	800897e <_strtoll_l.isra.0+0x32>
 800899a:	2c30      	cmp	r4, #48	; 0x30
 800899c:	d144      	bne.n	8008a28 <_strtoll_l.isra.0+0xdc>
 800899e:	782b      	ldrb	r3, [r5, #0]
 80089a0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80089a4:	2b58      	cmp	r3, #88	; 0x58
 80089a6:	d170      	bne.n	8008a8a <_strtoll_l.isra.0+0x13e>
 80089a8:	2710      	movs	r7, #16
 80089aa:	786c      	ldrb	r4, [r5, #1]
 80089ac:	3502      	adds	r5, #2
 80089ae:	2e00      	cmp	r6, #0
 80089b0:	d03c      	beq.n	8008a2c <_strtoll_l.isra.0+0xe0>
 80089b2:	f04f 0a00 	mov.w	sl, #0
 80089b6:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80089ba:	463a      	mov	r2, r7
 80089bc:	17fb      	asrs	r3, r7, #31
 80089be:	4650      	mov	r0, sl
 80089c0:	4649      	mov	r1, r9
 80089c2:	e9cd 2300 	strd	r2, r3, [sp]
 80089c6:	f7f8 f8cb 	bl	8000b60 <__aeabi_uldivmod>
 80089ca:	17fb      	asrs	r3, r7, #31
 80089cc:	9204      	str	r2, [sp, #16]
 80089ce:	4650      	mov	r0, sl
 80089d0:	463a      	mov	r2, r7
 80089d2:	4649      	mov	r1, r9
 80089d4:	f7f8 f8c4 	bl	8000b60 <__aeabi_uldivmod>
 80089d8:	2300      	movs	r3, #0
 80089da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089de:	2000      	movs	r0, #0
 80089e0:	2100      	movs	r1, #0
 80089e2:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80089e6:	2a09      	cmp	r2, #9
 80089e8:	d825      	bhi.n	8008a36 <_strtoll_l.isra.0+0xea>
 80089ea:	4614      	mov	r4, r2
 80089ec:	42a7      	cmp	r7, r4
 80089ee:	dd31      	ble.n	8008a54 <_strtoll_l.isra.0+0x108>
 80089f0:	1c5a      	adds	r2, r3, #1
 80089f2:	d016      	beq.n	8008a22 <_strtoll_l.isra.0+0xd6>
 80089f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089f8:	428b      	cmp	r3, r1
 80089fa:	bf08      	it	eq
 80089fc:	4282      	cmpeq	r2, r0
 80089fe:	d326      	bcc.n	8008a4e <_strtoll_l.isra.0+0x102>
 8008a00:	d102      	bne.n	8008a08 <_strtoll_l.isra.0+0xbc>
 8008a02:	9b04      	ldr	r3, [sp, #16]
 8008a04:	42a3      	cmp	r3, r4
 8008a06:	db22      	blt.n	8008a4e <_strtoll_l.isra.0+0x102>
 8008a08:	9b00      	ldr	r3, [sp, #0]
 8008a0a:	9a01      	ldr	r2, [sp, #4]
 8008a0c:	434b      	muls	r3, r1
 8008a0e:	fb00 3302 	mla	r3, r0, r2, r3
 8008a12:	9a00      	ldr	r2, [sp, #0]
 8008a14:	fba2 0100 	umull	r0, r1, r2, r0
 8008a18:	4419      	add	r1, r3
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	1900      	adds	r0, r0, r4
 8008a1e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8008a22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a26:	e7dc      	b.n	80089e2 <_strtoll_l.isra.0+0x96>
 8008a28:	270a      	movs	r7, #10
 8008a2a:	e7c0      	b.n	80089ae <_strtoll_l.isra.0+0x62>
 8008a2c:	f04f 3aff 	mov.w	sl, #4294967295
 8008a30:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008a34:	e7c1      	b.n	80089ba <_strtoll_l.isra.0+0x6e>
 8008a36:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8008a3a:	2a19      	cmp	r2, #25
 8008a3c:	d801      	bhi.n	8008a42 <_strtoll_l.isra.0+0xf6>
 8008a3e:	3c37      	subs	r4, #55	; 0x37
 8008a40:	e7d4      	b.n	80089ec <_strtoll_l.isra.0+0xa0>
 8008a42:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8008a46:	2a19      	cmp	r2, #25
 8008a48:	d804      	bhi.n	8008a54 <_strtoll_l.isra.0+0x108>
 8008a4a:	3c57      	subs	r4, #87	; 0x57
 8008a4c:	e7ce      	b.n	80089ec <_strtoll_l.isra.0+0xa0>
 8008a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a52:	e7e6      	b.n	8008a22 <_strtoll_l.isra.0+0xd6>
 8008a54:	1c5a      	adds	r2, r3, #1
 8008a56:	d10a      	bne.n	8008a6e <_strtoll_l.isra.0+0x122>
 8008a58:	2322      	movs	r3, #34	; 0x22
 8008a5a:	9a05      	ldr	r2, [sp, #20]
 8008a5c:	4650      	mov	r0, sl
 8008a5e:	6013      	str	r3, [r2, #0]
 8008a60:	4649      	mov	r1, r9
 8008a62:	f1bb 0f00 	cmp.w	fp, #0
 8008a66:	d10a      	bne.n	8008a7e <_strtoll_l.isra.0+0x132>
 8008a68:	b007      	add	sp, #28
 8008a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6e:	b116      	cbz	r6, 8008a76 <_strtoll_l.isra.0+0x12a>
 8008a70:	4240      	negs	r0, r0
 8008a72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008a76:	f1bb 0f00 	cmp.w	fp, #0
 8008a7a:	d0f5      	beq.n	8008a68 <_strtoll_l.isra.0+0x11c>
 8008a7c:	b11b      	cbz	r3, 8008a86 <_strtoll_l.isra.0+0x13a>
 8008a7e:	3d01      	subs	r5, #1
 8008a80:	f8cb 5000 	str.w	r5, [fp]
 8008a84:	e7f0      	b.n	8008a68 <_strtoll_l.isra.0+0x11c>
 8008a86:	4645      	mov	r5, r8
 8008a88:	e7fa      	b.n	8008a80 <_strtoll_l.isra.0+0x134>
 8008a8a:	2430      	movs	r4, #48	; 0x30
 8008a8c:	2f00      	cmp	r7, #0
 8008a8e:	d18e      	bne.n	80089ae <_strtoll_l.isra.0+0x62>
 8008a90:	2708      	movs	r7, #8
 8008a92:	e78c      	b.n	80089ae <_strtoll_l.isra.0+0x62>

08008a94 <_strtoll_r>:
 8008a94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a96:	4c06      	ldr	r4, [pc, #24]	; (8008ab0 <_strtoll_r+0x1c>)
 8008a98:	4d06      	ldr	r5, [pc, #24]	; (8008ab4 <_strtoll_r+0x20>)
 8008a9a:	6824      	ldr	r4, [r4, #0]
 8008a9c:	6a24      	ldr	r4, [r4, #32]
 8008a9e:	2c00      	cmp	r4, #0
 8008aa0:	bf08      	it	eq
 8008aa2:	462c      	moveq	r4, r5
 8008aa4:	9400      	str	r4, [sp, #0]
 8008aa6:	f7ff ff51 	bl	800894c <_strtoll_l.isra.0>
 8008aaa:	b003      	add	sp, #12
 8008aac:	bd30      	pop	{r4, r5, pc}
 8008aae:	bf00      	nop
 8008ab0:	20000028 	.word	0x20000028
 8008ab4:	2000011c 	.word	0x2000011c

08008ab8 <_strtoul_l.isra.0>:
 8008ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008abc:	4680      	mov	r8, r0
 8008abe:	4689      	mov	r9, r1
 8008ac0:	4692      	mov	sl, r2
 8008ac2:	461e      	mov	r6, r3
 8008ac4:	460f      	mov	r7, r1
 8008ac6:	463d      	mov	r5, r7
 8008ac8:	9808      	ldr	r0, [sp, #32]
 8008aca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ace:	f7fe f9c7 	bl	8006e60 <__locale_ctype_ptr_l>
 8008ad2:	4420      	add	r0, r4
 8008ad4:	7843      	ldrb	r3, [r0, #1]
 8008ad6:	f013 0308 	ands.w	r3, r3, #8
 8008ada:	d10a      	bne.n	8008af2 <_strtoul_l.isra.0+0x3a>
 8008adc:	2c2d      	cmp	r4, #45	; 0x2d
 8008ade:	d10a      	bne.n	8008af6 <_strtoul_l.isra.0+0x3e>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	782c      	ldrb	r4, [r5, #0]
 8008ae4:	1cbd      	adds	r5, r7, #2
 8008ae6:	b15e      	cbz	r6, 8008b00 <_strtoul_l.isra.0+0x48>
 8008ae8:	2e10      	cmp	r6, #16
 8008aea:	d113      	bne.n	8008b14 <_strtoul_l.isra.0+0x5c>
 8008aec:	2c30      	cmp	r4, #48	; 0x30
 8008aee:	d009      	beq.n	8008b04 <_strtoul_l.isra.0+0x4c>
 8008af0:	e010      	b.n	8008b14 <_strtoul_l.isra.0+0x5c>
 8008af2:	462f      	mov	r7, r5
 8008af4:	e7e7      	b.n	8008ac6 <_strtoul_l.isra.0+0xe>
 8008af6:	2c2b      	cmp	r4, #43	; 0x2b
 8008af8:	bf04      	itt	eq
 8008afa:	782c      	ldrbeq	r4, [r5, #0]
 8008afc:	1cbd      	addeq	r5, r7, #2
 8008afe:	e7f2      	b.n	8008ae6 <_strtoul_l.isra.0+0x2e>
 8008b00:	2c30      	cmp	r4, #48	; 0x30
 8008b02:	d125      	bne.n	8008b50 <_strtoul_l.isra.0+0x98>
 8008b04:	782a      	ldrb	r2, [r5, #0]
 8008b06:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008b0a:	2a58      	cmp	r2, #88	; 0x58
 8008b0c:	d14a      	bne.n	8008ba4 <_strtoul_l.isra.0+0xec>
 8008b0e:	2610      	movs	r6, #16
 8008b10:	786c      	ldrb	r4, [r5, #1]
 8008b12:	3502      	adds	r5, #2
 8008b14:	f04f 31ff 	mov.w	r1, #4294967295
 8008b18:	fbb1 f1f6 	udiv	r1, r1, r6
 8008b1c:	2700      	movs	r7, #0
 8008b1e:	fb06 fe01 	mul.w	lr, r6, r1
 8008b22:	4638      	mov	r0, r7
 8008b24:	ea6f 0e0e 	mvn.w	lr, lr
 8008b28:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8008b2c:	2a09      	cmp	r2, #9
 8008b2e:	d811      	bhi.n	8008b54 <_strtoul_l.isra.0+0x9c>
 8008b30:	4614      	mov	r4, r2
 8008b32:	42a6      	cmp	r6, r4
 8008b34:	dd1d      	ble.n	8008b72 <_strtoul_l.isra.0+0xba>
 8008b36:	2f00      	cmp	r7, #0
 8008b38:	db18      	blt.n	8008b6c <_strtoul_l.isra.0+0xb4>
 8008b3a:	4281      	cmp	r1, r0
 8008b3c:	d316      	bcc.n	8008b6c <_strtoul_l.isra.0+0xb4>
 8008b3e:	d101      	bne.n	8008b44 <_strtoul_l.isra.0+0x8c>
 8008b40:	45a6      	cmp	lr, r4
 8008b42:	db13      	blt.n	8008b6c <_strtoul_l.isra.0+0xb4>
 8008b44:	2701      	movs	r7, #1
 8008b46:	fb00 4006 	mla	r0, r0, r6, r4
 8008b4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b4e:	e7eb      	b.n	8008b28 <_strtoul_l.isra.0+0x70>
 8008b50:	260a      	movs	r6, #10
 8008b52:	e7df      	b.n	8008b14 <_strtoul_l.isra.0+0x5c>
 8008b54:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8008b58:	2a19      	cmp	r2, #25
 8008b5a:	d801      	bhi.n	8008b60 <_strtoul_l.isra.0+0xa8>
 8008b5c:	3c37      	subs	r4, #55	; 0x37
 8008b5e:	e7e8      	b.n	8008b32 <_strtoul_l.isra.0+0x7a>
 8008b60:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8008b64:	2a19      	cmp	r2, #25
 8008b66:	d804      	bhi.n	8008b72 <_strtoul_l.isra.0+0xba>
 8008b68:	3c57      	subs	r4, #87	; 0x57
 8008b6a:	e7e2      	b.n	8008b32 <_strtoul_l.isra.0+0x7a>
 8008b6c:	f04f 37ff 	mov.w	r7, #4294967295
 8008b70:	e7eb      	b.n	8008b4a <_strtoul_l.isra.0+0x92>
 8008b72:	2f00      	cmp	r7, #0
 8008b74:	da09      	bge.n	8008b8a <_strtoul_l.isra.0+0xd2>
 8008b76:	2322      	movs	r3, #34	; 0x22
 8008b78:	f04f 30ff 	mov.w	r0, #4294967295
 8008b7c:	f8c8 3000 	str.w	r3, [r8]
 8008b80:	f1ba 0f00 	cmp.w	sl, #0
 8008b84:	d107      	bne.n	8008b96 <_strtoul_l.isra.0+0xde>
 8008b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8a:	b103      	cbz	r3, 8008b8e <_strtoul_l.isra.0+0xd6>
 8008b8c:	4240      	negs	r0, r0
 8008b8e:	f1ba 0f00 	cmp.w	sl, #0
 8008b92:	d00c      	beq.n	8008bae <_strtoul_l.isra.0+0xf6>
 8008b94:	b127      	cbz	r7, 8008ba0 <_strtoul_l.isra.0+0xe8>
 8008b96:	3d01      	subs	r5, #1
 8008b98:	f8ca 5000 	str.w	r5, [sl]
 8008b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba0:	464d      	mov	r5, r9
 8008ba2:	e7f9      	b.n	8008b98 <_strtoul_l.isra.0+0xe0>
 8008ba4:	2430      	movs	r4, #48	; 0x30
 8008ba6:	2e00      	cmp	r6, #0
 8008ba8:	d1b4      	bne.n	8008b14 <_strtoul_l.isra.0+0x5c>
 8008baa:	2608      	movs	r6, #8
 8008bac:	e7b2      	b.n	8008b14 <_strtoul_l.isra.0+0x5c>
 8008bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08008bb4 <_strtoul_r>:
 8008bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bb6:	4c06      	ldr	r4, [pc, #24]	; (8008bd0 <_strtoul_r+0x1c>)
 8008bb8:	4d06      	ldr	r5, [pc, #24]	; (8008bd4 <_strtoul_r+0x20>)
 8008bba:	6824      	ldr	r4, [r4, #0]
 8008bbc:	6a24      	ldr	r4, [r4, #32]
 8008bbe:	2c00      	cmp	r4, #0
 8008bc0:	bf08      	it	eq
 8008bc2:	462c      	moveq	r4, r5
 8008bc4:	9400      	str	r4, [sp, #0]
 8008bc6:	f7ff ff77 	bl	8008ab8 <_strtoul_l.isra.0>
 8008bca:	b003      	add	sp, #12
 8008bcc:	bd30      	pop	{r4, r5, pc}
 8008bce:	bf00      	nop
 8008bd0:	20000028 	.word	0x20000028
 8008bd4:	2000011c 	.word	0x2000011c

08008bd8 <_strtoull_l.isra.0>:
 8008bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	4688      	mov	r8, r1
 8008bde:	4691      	mov	r9, r2
 8008be0:	461f      	mov	r7, r3
 8008be2:	468b      	mov	fp, r1
 8008be4:	b085      	sub	sp, #20
 8008be6:	9003      	str	r0, [sp, #12]
 8008be8:	465d      	mov	r5, fp
 8008bea:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008bec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bf0:	f7fe f936 	bl	8006e60 <__locale_ctype_ptr_l>
 8008bf4:	4420      	add	r0, r4
 8008bf6:	7846      	ldrb	r6, [r0, #1]
 8008bf8:	f016 0608 	ands.w	r6, r6, #8
 8008bfc:	d10b      	bne.n	8008c16 <_strtoull_l.isra.0+0x3e>
 8008bfe:	2c2d      	cmp	r4, #45	; 0x2d
 8008c00:	d10b      	bne.n	8008c1a <_strtoull_l.isra.0+0x42>
 8008c02:	2601      	movs	r6, #1
 8008c04:	782c      	ldrb	r4, [r5, #0]
 8008c06:	f10b 0502 	add.w	r5, fp, #2
 8008c0a:	b167      	cbz	r7, 8008c26 <_strtoull_l.isra.0+0x4e>
 8008c0c:	2f10      	cmp	r7, #16
 8008c0e:	d114      	bne.n	8008c3a <_strtoull_l.isra.0+0x62>
 8008c10:	2c30      	cmp	r4, #48	; 0x30
 8008c12:	d00a      	beq.n	8008c2a <_strtoull_l.isra.0+0x52>
 8008c14:	e011      	b.n	8008c3a <_strtoull_l.isra.0+0x62>
 8008c16:	46ab      	mov	fp, r5
 8008c18:	e7e6      	b.n	8008be8 <_strtoull_l.isra.0+0x10>
 8008c1a:	2c2b      	cmp	r4, #43	; 0x2b
 8008c1c:	bf04      	itt	eq
 8008c1e:	782c      	ldrbeq	r4, [r5, #0]
 8008c20:	f10b 0502 	addeq.w	r5, fp, #2
 8008c24:	e7f1      	b.n	8008c0a <_strtoull_l.isra.0+0x32>
 8008c26:	2c30      	cmp	r4, #48	; 0x30
 8008c28:	d141      	bne.n	8008cae <_strtoull_l.isra.0+0xd6>
 8008c2a:	782b      	ldrb	r3, [r5, #0]
 8008c2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008c30:	2b58      	cmp	r3, #88	; 0x58
 8008c32:	d16c      	bne.n	8008d0e <_strtoull_l.isra.0+0x136>
 8008c34:	2710      	movs	r7, #16
 8008c36:	786c      	ldrb	r4, [r5, #1]
 8008c38:	3502      	adds	r5, #2
 8008c3a:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8008c3e:	463a      	mov	r2, r7
 8008c40:	465b      	mov	r3, fp
 8008c42:	f04f 30ff 	mov.w	r0, #4294967295
 8008c46:	f04f 31ff 	mov.w	r1, #4294967295
 8008c4a:	f7f7 ff89 	bl	8000b60 <__aeabi_uldivmod>
 8008c4e:	463a      	mov	r2, r7
 8008c50:	e9cd 0100 	strd	r0, r1, [sp]
 8008c54:	465b      	mov	r3, fp
 8008c56:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5a:	f04f 31ff 	mov.w	r1, #4294967295
 8008c5e:	f7f7 ff7f 	bl	8000b60 <__aeabi_uldivmod>
 8008c62:	46ba      	mov	sl, r7
 8008c64:	4694      	mov	ip, r2
 8008c66:	2300      	movs	r3, #0
 8008c68:	2000      	movs	r0, #0
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008c70:	f1be 0f09 	cmp.w	lr, #9
 8008c74:	d81d      	bhi.n	8008cb2 <_strtoull_l.isra.0+0xda>
 8008c76:	4674      	mov	r4, lr
 8008c78:	42a7      	cmp	r7, r4
 8008c7a:	dd2b      	ble.n	8008cd4 <_strtoull_l.isra.0+0xfc>
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	db26      	blt.n	8008cce <_strtoull_l.isra.0+0xf6>
 8008c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c84:	428b      	cmp	r3, r1
 8008c86:	bf08      	it	eq
 8008c88:	4282      	cmpeq	r2, r0
 8008c8a:	d320      	bcc.n	8008cce <_strtoull_l.isra.0+0xf6>
 8008c8c:	d101      	bne.n	8008c92 <_strtoull_l.isra.0+0xba>
 8008c8e:	45a4      	cmp	ip, r4
 8008c90:	db1d      	blt.n	8008cce <_strtoull_l.isra.0+0xf6>
 8008c92:	fb0a f301 	mul.w	r3, sl, r1
 8008c96:	fb00 330b 	mla	r3, r0, fp, r3
 8008c9a:	fbaa 0100 	umull	r0, r1, sl, r0
 8008c9e:	4419      	add	r1, r3
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	1900      	adds	r0, r0, r4
 8008ca4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8008ca8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cac:	e7de      	b.n	8008c6c <_strtoull_l.isra.0+0x94>
 8008cae:	270a      	movs	r7, #10
 8008cb0:	e7c3      	b.n	8008c3a <_strtoull_l.isra.0+0x62>
 8008cb2:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008cb6:	f1be 0f19 	cmp.w	lr, #25
 8008cba:	d801      	bhi.n	8008cc0 <_strtoull_l.isra.0+0xe8>
 8008cbc:	3c37      	subs	r4, #55	; 0x37
 8008cbe:	e7db      	b.n	8008c78 <_strtoull_l.isra.0+0xa0>
 8008cc0:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008cc4:	f1be 0f19 	cmp.w	lr, #25
 8008cc8:	d804      	bhi.n	8008cd4 <_strtoull_l.isra.0+0xfc>
 8008cca:	3c57      	subs	r4, #87	; 0x57
 8008ccc:	e7d4      	b.n	8008c78 <_strtoull_l.isra.0+0xa0>
 8008cce:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd2:	e7e9      	b.n	8008ca8 <_strtoull_l.isra.0+0xd0>
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	da0c      	bge.n	8008cf2 <_strtoull_l.isra.0+0x11a>
 8008cd8:	2322      	movs	r3, #34	; 0x22
 8008cda:	9a03      	ldr	r2, [sp, #12]
 8008cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	f04f 31ff 	mov.w	r1, #4294967295
 8008ce6:	f1b9 0f00 	cmp.w	r9, #0
 8008cea:	d10a      	bne.n	8008d02 <_strtoull_l.isra.0+0x12a>
 8008cec:	b005      	add	sp, #20
 8008cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf2:	b116      	cbz	r6, 8008cfa <_strtoull_l.isra.0+0x122>
 8008cf4:	4240      	negs	r0, r0
 8008cf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008cfa:	f1b9 0f00 	cmp.w	r9, #0
 8008cfe:	d0f5      	beq.n	8008cec <_strtoull_l.isra.0+0x114>
 8008d00:	b11b      	cbz	r3, 8008d0a <_strtoull_l.isra.0+0x132>
 8008d02:	3d01      	subs	r5, #1
 8008d04:	f8c9 5000 	str.w	r5, [r9]
 8008d08:	e7f0      	b.n	8008cec <_strtoull_l.isra.0+0x114>
 8008d0a:	4645      	mov	r5, r8
 8008d0c:	e7fa      	b.n	8008d04 <_strtoull_l.isra.0+0x12c>
 8008d0e:	2430      	movs	r4, #48	; 0x30
 8008d10:	2f00      	cmp	r7, #0
 8008d12:	d192      	bne.n	8008c3a <_strtoull_l.isra.0+0x62>
 8008d14:	2708      	movs	r7, #8
 8008d16:	e790      	b.n	8008c3a <_strtoull_l.isra.0+0x62>

08008d18 <_strtoull_r>:
 8008d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d1a:	4c06      	ldr	r4, [pc, #24]	; (8008d34 <_strtoull_r+0x1c>)
 8008d1c:	4d06      	ldr	r5, [pc, #24]	; (8008d38 <_strtoull_r+0x20>)
 8008d1e:	6824      	ldr	r4, [r4, #0]
 8008d20:	6a24      	ldr	r4, [r4, #32]
 8008d22:	2c00      	cmp	r4, #0
 8008d24:	bf08      	it	eq
 8008d26:	462c      	moveq	r4, r5
 8008d28:	9400      	str	r4, [sp, #0]
 8008d2a:	f7ff ff55 	bl	8008bd8 <_strtoull_l.isra.0>
 8008d2e:	b003      	add	sp, #12
 8008d30:	bd30      	pop	{r4, r5, pc}
 8008d32:	bf00      	nop
 8008d34:	20000028 	.word	0x20000028
 8008d38:	2000011c 	.word	0x2000011c

08008d3c <__ssprint_r>:
 8008d3c:	6893      	ldr	r3, [r2, #8]
 8008d3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d42:	4681      	mov	r9, r0
 8008d44:	460c      	mov	r4, r1
 8008d46:	4617      	mov	r7, r2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d060      	beq.n	8008e0e <__ssprint_r+0xd2>
 8008d4c:	f04f 0b00 	mov.w	fp, #0
 8008d50:	465e      	mov	r6, fp
 8008d52:	f8d2 a000 	ldr.w	sl, [r2]
 8008d56:	b356      	cbz	r6, 8008dae <__ssprint_r+0x72>
 8008d58:	68a3      	ldr	r3, [r4, #8]
 8008d5a:	429e      	cmp	r6, r3
 8008d5c:	d344      	bcc.n	8008de8 <__ssprint_r+0xac>
 8008d5e:	89a2      	ldrh	r2, [r4, #12]
 8008d60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d64:	d03e      	beq.n	8008de4 <__ssprint_r+0xa8>
 8008d66:	2302      	movs	r3, #2
 8008d68:	6825      	ldr	r5, [r4, #0]
 8008d6a:	6921      	ldr	r1, [r4, #16]
 8008d6c:	eba5 0801 	sub.w	r8, r5, r1
 8008d70:	6965      	ldr	r5, [r4, #20]
 8008d72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d76:	fb95 f5f3 	sdiv	r5, r5, r3
 8008d7a:	f108 0301 	add.w	r3, r8, #1
 8008d7e:	4433      	add	r3, r6
 8008d80:	429d      	cmp	r5, r3
 8008d82:	bf38      	it	cc
 8008d84:	461d      	movcc	r5, r3
 8008d86:	0553      	lsls	r3, r2, #21
 8008d88:	d546      	bpl.n	8008e18 <__ssprint_r+0xdc>
 8008d8a:	4629      	mov	r1, r5
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f7fe f891 	bl	8006eb4 <_malloc_r>
 8008d92:	b998      	cbnz	r0, 8008dbc <__ssprint_r+0x80>
 8008d94:	230c      	movs	r3, #12
 8008d96:	f8c9 3000 	str.w	r3, [r9]
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008da4:	81a3      	strh	r3, [r4, #12]
 8008da6:	2300      	movs	r3, #0
 8008da8:	60bb      	str	r3, [r7, #8]
 8008daa:	607b      	str	r3, [r7, #4]
 8008dac:	e031      	b.n	8008e12 <__ssprint_r+0xd6>
 8008dae:	f8da b000 	ldr.w	fp, [sl]
 8008db2:	f8da 6004 	ldr.w	r6, [sl, #4]
 8008db6:	f10a 0a08 	add.w	sl, sl, #8
 8008dba:	e7cc      	b.n	8008d56 <__ssprint_r+0x1a>
 8008dbc:	4642      	mov	r2, r8
 8008dbe:	6921      	ldr	r1, [r4, #16]
 8008dc0:	9001      	str	r0, [sp, #4]
 8008dc2:	f7fb fbdb 	bl	800457c <memcpy>
 8008dc6:	89a2      	ldrh	r2, [r4, #12]
 8008dc8:	9b01      	ldr	r3, [sp, #4]
 8008dca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008dce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008dd2:	81a2      	strh	r2, [r4, #12]
 8008dd4:	6123      	str	r3, [r4, #16]
 8008dd6:	4443      	add	r3, r8
 8008dd8:	6023      	str	r3, [r4, #0]
 8008dda:	4633      	mov	r3, r6
 8008ddc:	6165      	str	r5, [r4, #20]
 8008dde:	eba5 0508 	sub.w	r5, r5, r8
 8008de2:	60a5      	str	r5, [r4, #8]
 8008de4:	429e      	cmp	r6, r3
 8008de6:	d200      	bcs.n	8008dea <__ssprint_r+0xae>
 8008de8:	4633      	mov	r3, r6
 8008dea:	461a      	mov	r2, r3
 8008dec:	4659      	mov	r1, fp
 8008dee:	6820      	ldr	r0, [r4, #0]
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	f000 fd53 	bl	800989c <memmove>
 8008df6:	68a2      	ldr	r2, [r4, #8]
 8008df8:	9b01      	ldr	r3, [sp, #4]
 8008dfa:	1ad2      	subs	r2, r2, r3
 8008dfc:	60a2      	str	r2, [r4, #8]
 8008dfe:	6822      	ldr	r2, [r4, #0]
 8008e00:	4413      	add	r3, r2
 8008e02:	6023      	str	r3, [r4, #0]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	1b9e      	subs	r6, r3, r6
 8008e08:	60be      	str	r6, [r7, #8]
 8008e0a:	2e00      	cmp	r6, #0
 8008e0c:	d1cf      	bne.n	8008dae <__ssprint_r+0x72>
 8008e0e:	2000      	movs	r0, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	b003      	add	sp, #12
 8008e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e18:	462a      	mov	r2, r5
 8008e1a:	4648      	mov	r0, r9
 8008e1c:	f000 fd58 	bl	80098d0 <_realloc_r>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d1d6      	bne.n	8008dd4 <__ssprint_r+0x98>
 8008e26:	6921      	ldr	r1, [r4, #16]
 8008e28:	4648      	mov	r0, r9
 8008e2a:	f000 f95b 	bl	80090e4 <_free_r>
 8008e2e:	e7b1      	b.n	8008d94 <__ssprint_r+0x58>

08008e30 <_sungetc_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	1c4b      	adds	r3, r1, #1
 8008e34:	4614      	mov	r4, r2
 8008e36:	d103      	bne.n	8008e40 <_sungetc_r+0x10>
 8008e38:	f04f 35ff 	mov.w	r5, #4294967295
 8008e3c:	4628      	mov	r0, r5
 8008e3e:	bd38      	pop	{r3, r4, r5, pc}
 8008e40:	8993      	ldrh	r3, [r2, #12]
 8008e42:	b2cd      	uxtb	r5, r1
 8008e44:	f023 0320 	bic.w	r3, r3, #32
 8008e48:	8193      	strh	r3, [r2, #12]
 8008e4a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8008e4c:	6852      	ldr	r2, [r2, #4]
 8008e4e:	b18b      	cbz	r3, 8008e74 <_sungetc_r+0x44>
 8008e50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008e52:	429a      	cmp	r2, r3
 8008e54:	da08      	bge.n	8008e68 <_sungetc_r+0x38>
 8008e56:	6823      	ldr	r3, [r4, #0]
 8008e58:	1e5a      	subs	r2, r3, #1
 8008e5a:	6022      	str	r2, [r4, #0]
 8008e5c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008e60:	6863      	ldr	r3, [r4, #4]
 8008e62:	3301      	adds	r3, #1
 8008e64:	6063      	str	r3, [r4, #4]
 8008e66:	e7e9      	b.n	8008e3c <_sungetc_r+0xc>
 8008e68:	4621      	mov	r1, r4
 8008e6a:	f000 f872 	bl	8008f52 <__submore>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d0f1      	beq.n	8008e56 <_sungetc_r+0x26>
 8008e72:	e7e1      	b.n	8008e38 <_sungetc_r+0x8>
 8008e74:	6921      	ldr	r1, [r4, #16]
 8008e76:	6823      	ldr	r3, [r4, #0]
 8008e78:	b151      	cbz	r1, 8008e90 <_sungetc_r+0x60>
 8008e7a:	4299      	cmp	r1, r3
 8008e7c:	d208      	bcs.n	8008e90 <_sungetc_r+0x60>
 8008e7e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008e82:	428d      	cmp	r5, r1
 8008e84:	d104      	bne.n	8008e90 <_sungetc_r+0x60>
 8008e86:	3b01      	subs	r3, #1
 8008e88:	3201      	adds	r2, #1
 8008e8a:	6023      	str	r3, [r4, #0]
 8008e8c:	6062      	str	r2, [r4, #4]
 8008e8e:	e7d5      	b.n	8008e3c <_sungetc_r+0xc>
 8008e90:	63e3      	str	r3, [r4, #60]	; 0x3c
 8008e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e96:	6363      	str	r3, [r4, #52]	; 0x34
 8008e98:	2303      	movs	r3, #3
 8008e9a:	63a3      	str	r3, [r4, #56]	; 0x38
 8008e9c:	4623      	mov	r3, r4
 8008e9e:	6422      	str	r2, [r4, #64]	; 0x40
 8008ea0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e7dc      	b.n	8008e64 <_sungetc_r+0x34>

08008eaa <__ssrefill_r>:
 8008eaa:	b510      	push	{r4, lr}
 8008eac:	460c      	mov	r4, r1
 8008eae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008eb0:	b169      	cbz	r1, 8008ece <__ssrefill_r+0x24>
 8008eb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008eb6:	4299      	cmp	r1, r3
 8008eb8:	d001      	beq.n	8008ebe <__ssrefill_r+0x14>
 8008eba:	f000 f913 	bl	80090e4 <_free_r>
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ec2:	6360      	str	r0, [r4, #52]	; 0x34
 8008ec4:	6063      	str	r3, [r4, #4]
 8008ec6:	b113      	cbz	r3, 8008ece <__ssrefill_r+0x24>
 8008ec8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008eca:	6023      	str	r3, [r4, #0]
 8008ecc:	bd10      	pop	{r4, pc}
 8008ece:	6923      	ldr	r3, [r4, #16]
 8008ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	6063      	str	r3, [r4, #4]
 8008eda:	89a3      	ldrh	r3, [r4, #12]
 8008edc:	f043 0320 	orr.w	r3, r3, #32
 8008ee0:	81a3      	strh	r3, [r4, #12]
 8008ee2:	bd10      	pop	{r4, pc}

08008ee4 <_sfread_r>:
 8008ee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	4615      	mov	r5, r2
 8008eea:	435d      	muls	r5, r3
 8008eec:	4682      	mov	sl, r0
 8008eee:	4691      	mov	r9, r2
 8008ef0:	4698      	mov	r8, r3
 8008ef2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008ef4:	d029      	beq.n	8008f4a <_sfread_r+0x66>
 8008ef6:	460f      	mov	r7, r1
 8008ef8:	462e      	mov	r6, r5
 8008efa:	f04f 0b00 	mov.w	fp, #0
 8008efe:	6863      	ldr	r3, [r4, #4]
 8008f00:	429e      	cmp	r6, r3
 8008f02:	d80c      	bhi.n	8008f1e <_sfread_r+0x3a>
 8008f04:	4632      	mov	r2, r6
 8008f06:	6821      	ldr	r1, [r4, #0]
 8008f08:	4638      	mov	r0, r7
 8008f0a:	f7fb fb37 	bl	800457c <memcpy>
 8008f0e:	6863      	ldr	r3, [r4, #4]
 8008f10:	6825      	ldr	r5, [r4, #0]
 8008f12:	1b9b      	subs	r3, r3, r6
 8008f14:	4435      	add	r5, r6
 8008f16:	6025      	str	r5, [r4, #0]
 8008f18:	6063      	str	r3, [r4, #4]
 8008f1a:	4645      	mov	r5, r8
 8008f1c:	e015      	b.n	8008f4a <_sfread_r+0x66>
 8008f1e:	461a      	mov	r2, r3
 8008f20:	6821      	ldr	r1, [r4, #0]
 8008f22:	4638      	mov	r0, r7
 8008f24:	9301      	str	r3, [sp, #4]
 8008f26:	f7fb fb29 	bl	800457c <memcpy>
 8008f2a:	9b01      	ldr	r3, [sp, #4]
 8008f2c:	6822      	ldr	r2, [r4, #0]
 8008f2e:	4621      	mov	r1, r4
 8008f30:	441a      	add	r2, r3
 8008f32:	e884 0804 	stmia.w	r4, {r2, fp}
 8008f36:	4650      	mov	r0, sl
 8008f38:	441f      	add	r7, r3
 8008f3a:	1af6      	subs	r6, r6, r3
 8008f3c:	f7ff ffb5 	bl	8008eaa <__ssrefill_r>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d0dc      	beq.n	8008efe <_sfread_r+0x1a>
 8008f44:	1bad      	subs	r5, r5, r6
 8008f46:	fbb5 f5f9 	udiv	r5, r5, r9
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	b003      	add	sp, #12
 8008f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f52 <__submore>:
 8008f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f56:	460c      	mov	r4, r1
 8008f58:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008f5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f5e:	4299      	cmp	r1, r3
 8008f60:	d11c      	bne.n	8008f9c <__submore+0x4a>
 8008f62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008f66:	f7fd ffa5 	bl	8006eb4 <_malloc_r>
 8008f6a:	b918      	cbnz	r0, 8008f74 <__submore+0x22>
 8008f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f78:	63a3      	str	r3, [r4, #56]	; 0x38
 8008f7a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008f7e:	6360      	str	r0, [r4, #52]	; 0x34
 8008f80:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008f84:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008f88:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008f8c:	7043      	strb	r3, [r0, #1]
 8008f8e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008f92:	7003      	strb	r3, [r0, #0]
 8008f94:	6020      	str	r0, [r4, #0]
 8008f96:	2000      	movs	r0, #0
 8008f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f9c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008f9e:	0077      	lsls	r7, r6, #1
 8008fa0:	463a      	mov	r2, r7
 8008fa2:	f000 fc95 	bl	80098d0 <_realloc_r>
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d0df      	beq.n	8008f6c <__submore+0x1a>
 8008fac:	eb00 0806 	add.w	r8, r0, r6
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	4632      	mov	r2, r6
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	f7fb fae1 	bl	800457c <memcpy>
 8008fba:	f8c4 8000 	str.w	r8, [r4]
 8008fbe:	6365      	str	r5, [r4, #52]	; 0x34
 8008fc0:	63a7      	str	r7, [r4, #56]	; 0x38
 8008fc2:	e7e8      	b.n	8008f96 <__submore+0x44>

08008fc4 <__ascii_wctomb>:
 8008fc4:	b149      	cbz	r1, 8008fda <__ascii_wctomb+0x16>
 8008fc6:	2aff      	cmp	r2, #255	; 0xff
 8008fc8:	bf8b      	itete	hi
 8008fca:	238a      	movhi	r3, #138	; 0x8a
 8008fcc:	700a      	strbls	r2, [r1, #0]
 8008fce:	6003      	strhi	r3, [r0, #0]
 8008fd0:	2001      	movls	r0, #1
 8008fd2:	bf88      	it	hi
 8008fd4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008fd8:	4770      	bx	lr
 8008fda:	4608      	mov	r0, r1
 8008fdc:	4770      	bx	lr

08008fde <_calloc_r>:
 8008fde:	b510      	push	{r4, lr}
 8008fe0:	4351      	muls	r1, r2
 8008fe2:	f7fd ff67 	bl	8006eb4 <_malloc_r>
 8008fe6:	4604      	mov	r4, r0
 8008fe8:	b198      	cbz	r0, 8009012 <_calloc_r+0x34>
 8008fea:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008fee:	f022 0203 	bic.w	r2, r2, #3
 8008ff2:	3a04      	subs	r2, #4
 8008ff4:	2a24      	cmp	r2, #36	; 0x24
 8008ff6:	d81b      	bhi.n	8009030 <_calloc_r+0x52>
 8008ff8:	2a13      	cmp	r2, #19
 8008ffa:	d917      	bls.n	800902c <_calloc_r+0x4e>
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	2a1b      	cmp	r2, #27
 8009000:	6001      	str	r1, [r0, #0]
 8009002:	6041      	str	r1, [r0, #4]
 8009004:	d807      	bhi.n	8009016 <_calloc_r+0x38>
 8009006:	f100 0308 	add.w	r3, r0, #8
 800900a:	2200      	movs	r2, #0
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	605a      	str	r2, [r3, #4]
 8009010:	609a      	str	r2, [r3, #8]
 8009012:	4620      	mov	r0, r4
 8009014:	bd10      	pop	{r4, pc}
 8009016:	2a24      	cmp	r2, #36	; 0x24
 8009018:	6081      	str	r1, [r0, #8]
 800901a:	60c1      	str	r1, [r0, #12]
 800901c:	bf11      	iteee	ne
 800901e:	f100 0310 	addne.w	r3, r0, #16
 8009022:	6101      	streq	r1, [r0, #16]
 8009024:	f100 0318 	addeq.w	r3, r0, #24
 8009028:	6141      	streq	r1, [r0, #20]
 800902a:	e7ee      	b.n	800900a <_calloc_r+0x2c>
 800902c:	4603      	mov	r3, r0
 800902e:	e7ec      	b.n	800900a <_calloc_r+0x2c>
 8009030:	2100      	movs	r1, #0
 8009032:	f7fb faae 	bl	8004592 <memset>
 8009036:	e7ec      	b.n	8009012 <_calloc_r+0x34>

08009038 <_malloc_trim_r>:
 8009038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800903c:	4689      	mov	r9, r1
 800903e:	4f25      	ldr	r7, [pc, #148]	; (80090d4 <_malloc_trim_r+0x9c>)
 8009040:	4606      	mov	r6, r0
 8009042:	f7fe f98f 	bl	8007364 <__malloc_lock>
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80090e0 <_malloc_trim_r+0xa8>
 800904c:	685d      	ldr	r5, [r3, #4]
 800904e:	f1a8 0411 	sub.w	r4, r8, #17
 8009052:	f025 0503 	bic.w	r5, r5, #3
 8009056:	eba4 0409 	sub.w	r4, r4, r9
 800905a:	442c      	add	r4, r5
 800905c:	fbb4 f4f8 	udiv	r4, r4, r8
 8009060:	3c01      	subs	r4, #1
 8009062:	fb08 f404 	mul.w	r4, r8, r4
 8009066:	4544      	cmp	r4, r8
 8009068:	da05      	bge.n	8009076 <_malloc_trim_r+0x3e>
 800906a:	4630      	mov	r0, r6
 800906c:	f7fe f980 	bl	8007370 <__malloc_unlock>
 8009070:	2000      	movs	r0, #0
 8009072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009076:	2100      	movs	r1, #0
 8009078:	4630      	mov	r0, r6
 800907a:	f7fe fd67 	bl	8007b4c <_sbrk_r>
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	442b      	add	r3, r5
 8009082:	4298      	cmp	r0, r3
 8009084:	d1f1      	bne.n	800906a <_malloc_trim_r+0x32>
 8009086:	4261      	negs	r1, r4
 8009088:	4630      	mov	r0, r6
 800908a:	f7fe fd5f 	bl	8007b4c <_sbrk_r>
 800908e:	3001      	adds	r0, #1
 8009090:	d110      	bne.n	80090b4 <_malloc_trim_r+0x7c>
 8009092:	2100      	movs	r1, #0
 8009094:	4630      	mov	r0, r6
 8009096:	f7fe fd59 	bl	8007b4c <_sbrk_r>
 800909a:	68ba      	ldr	r2, [r7, #8]
 800909c:	1a83      	subs	r3, r0, r2
 800909e:	2b0f      	cmp	r3, #15
 80090a0:	dde3      	ble.n	800906a <_malloc_trim_r+0x32>
 80090a2:	490d      	ldr	r1, [pc, #52]	; (80090d8 <_malloc_trim_r+0xa0>)
 80090a4:	f043 0301 	orr.w	r3, r3, #1
 80090a8:	6809      	ldr	r1, [r1, #0]
 80090aa:	6053      	str	r3, [r2, #4]
 80090ac:	1a40      	subs	r0, r0, r1
 80090ae:	490b      	ldr	r1, [pc, #44]	; (80090dc <_malloc_trim_r+0xa4>)
 80090b0:	6008      	str	r0, [r1, #0]
 80090b2:	e7da      	b.n	800906a <_malloc_trim_r+0x32>
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	4a09      	ldr	r2, [pc, #36]	; (80090dc <_malloc_trim_r+0xa4>)
 80090b8:	1b2d      	subs	r5, r5, r4
 80090ba:	f045 0501 	orr.w	r5, r5, #1
 80090be:	605d      	str	r5, [r3, #4]
 80090c0:	6813      	ldr	r3, [r2, #0]
 80090c2:	4630      	mov	r0, r6
 80090c4:	1b1c      	subs	r4, r3, r4
 80090c6:	6014      	str	r4, [r2, #0]
 80090c8:	f7fe f952 	bl	8007370 <__malloc_unlock>
 80090cc:	2001      	movs	r0, #1
 80090ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090d2:	bf00      	nop
 80090d4:	20000288 	.word	0x20000288
 80090d8:	20000690 	.word	0x20000690
 80090dc:	20000ecc 	.word	0x20000ecc
 80090e0:	00000080 	.word	0x00000080

080090e4 <_free_r>:
 80090e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090e8:	4604      	mov	r4, r0
 80090ea:	4688      	mov	r8, r1
 80090ec:	2900      	cmp	r1, #0
 80090ee:	f000 80ab 	beq.w	8009248 <_free_r+0x164>
 80090f2:	f7fe f937 	bl	8007364 <__malloc_lock>
 80090f6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80090fa:	4d54      	ldr	r5, [pc, #336]	; (800924c <_free_r+0x168>)
 80090fc:	f022 0001 	bic.w	r0, r2, #1
 8009100:	f1a8 0308 	sub.w	r3, r8, #8
 8009104:	181f      	adds	r7, r3, r0
 8009106:	68a9      	ldr	r1, [r5, #8]
 8009108:	687e      	ldr	r6, [r7, #4]
 800910a:	428f      	cmp	r7, r1
 800910c:	f026 0603 	bic.w	r6, r6, #3
 8009110:	f002 0201 	and.w	r2, r2, #1
 8009114:	d11b      	bne.n	800914e <_free_r+0x6a>
 8009116:	4430      	add	r0, r6
 8009118:	b93a      	cbnz	r2, 800912a <_free_r+0x46>
 800911a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800911e:	1a9b      	subs	r3, r3, r2
 8009120:	6899      	ldr	r1, [r3, #8]
 8009122:	4410      	add	r0, r2
 8009124:	68da      	ldr	r2, [r3, #12]
 8009126:	60ca      	str	r2, [r1, #12]
 8009128:	6091      	str	r1, [r2, #8]
 800912a:	f040 0201 	orr.w	r2, r0, #1
 800912e:	605a      	str	r2, [r3, #4]
 8009130:	60ab      	str	r3, [r5, #8]
 8009132:	4b47      	ldr	r3, [pc, #284]	; (8009250 <_free_r+0x16c>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4298      	cmp	r0, r3
 8009138:	d304      	bcc.n	8009144 <_free_r+0x60>
 800913a:	4b46      	ldr	r3, [pc, #280]	; (8009254 <_free_r+0x170>)
 800913c:	4620      	mov	r0, r4
 800913e:	6819      	ldr	r1, [r3, #0]
 8009140:	f7ff ff7a 	bl	8009038 <_malloc_trim_r>
 8009144:	4620      	mov	r0, r4
 8009146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800914a:	f7fe b911 	b.w	8007370 <__malloc_unlock>
 800914e:	607e      	str	r6, [r7, #4]
 8009150:	2a00      	cmp	r2, #0
 8009152:	d139      	bne.n	80091c8 <_free_r+0xe4>
 8009154:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009158:	f105 0e08 	add.w	lr, r5, #8
 800915c:	1a5b      	subs	r3, r3, r1
 800915e:	4408      	add	r0, r1
 8009160:	6899      	ldr	r1, [r3, #8]
 8009162:	4571      	cmp	r1, lr
 8009164:	d032      	beq.n	80091cc <_free_r+0xe8>
 8009166:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800916a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800916e:	f8ce 1008 	str.w	r1, [lr, #8]
 8009172:	19b9      	adds	r1, r7, r6
 8009174:	6849      	ldr	r1, [r1, #4]
 8009176:	07c9      	lsls	r1, r1, #31
 8009178:	d40a      	bmi.n	8009190 <_free_r+0xac>
 800917a:	4430      	add	r0, r6
 800917c:	68b9      	ldr	r1, [r7, #8]
 800917e:	bb3a      	cbnz	r2, 80091d0 <_free_r+0xec>
 8009180:	4e35      	ldr	r6, [pc, #212]	; (8009258 <_free_r+0x174>)
 8009182:	42b1      	cmp	r1, r6
 8009184:	d124      	bne.n	80091d0 <_free_r+0xec>
 8009186:	2201      	movs	r2, #1
 8009188:	616b      	str	r3, [r5, #20]
 800918a:	612b      	str	r3, [r5, #16]
 800918c:	60d9      	str	r1, [r3, #12]
 800918e:	6099      	str	r1, [r3, #8]
 8009190:	f040 0101 	orr.w	r1, r0, #1
 8009194:	6059      	str	r1, [r3, #4]
 8009196:	5018      	str	r0, [r3, r0]
 8009198:	2a00      	cmp	r2, #0
 800919a:	d1d3      	bne.n	8009144 <_free_r+0x60>
 800919c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80091a0:	d21a      	bcs.n	80091d8 <_free_r+0xf4>
 80091a2:	2201      	movs	r2, #1
 80091a4:	08c0      	lsrs	r0, r0, #3
 80091a6:	1081      	asrs	r1, r0, #2
 80091a8:	408a      	lsls	r2, r1
 80091aa:	6869      	ldr	r1, [r5, #4]
 80091ac:	3001      	adds	r0, #1
 80091ae:	430a      	orrs	r2, r1
 80091b0:	606a      	str	r2, [r5, #4]
 80091b2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80091b6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80091ba:	3a08      	subs	r2, #8
 80091bc:	60da      	str	r2, [r3, #12]
 80091be:	6099      	str	r1, [r3, #8]
 80091c0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80091c4:	60cb      	str	r3, [r1, #12]
 80091c6:	e7bd      	b.n	8009144 <_free_r+0x60>
 80091c8:	2200      	movs	r2, #0
 80091ca:	e7d2      	b.n	8009172 <_free_r+0x8e>
 80091cc:	2201      	movs	r2, #1
 80091ce:	e7d0      	b.n	8009172 <_free_r+0x8e>
 80091d0:	68fe      	ldr	r6, [r7, #12]
 80091d2:	60ce      	str	r6, [r1, #12]
 80091d4:	60b1      	str	r1, [r6, #8]
 80091d6:	e7db      	b.n	8009190 <_free_r+0xac>
 80091d8:	0a42      	lsrs	r2, r0, #9
 80091da:	2a04      	cmp	r2, #4
 80091dc:	d813      	bhi.n	8009206 <_free_r+0x122>
 80091de:	0982      	lsrs	r2, r0, #6
 80091e0:	3238      	adds	r2, #56	; 0x38
 80091e2:	1c51      	adds	r1, r2, #1
 80091e4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80091e8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80091ec:	428e      	cmp	r6, r1
 80091ee:	d124      	bne.n	800923a <_free_r+0x156>
 80091f0:	2001      	movs	r0, #1
 80091f2:	1092      	asrs	r2, r2, #2
 80091f4:	fa00 f202 	lsl.w	r2, r0, r2
 80091f8:	6868      	ldr	r0, [r5, #4]
 80091fa:	4302      	orrs	r2, r0
 80091fc:	606a      	str	r2, [r5, #4]
 80091fe:	60de      	str	r6, [r3, #12]
 8009200:	6099      	str	r1, [r3, #8]
 8009202:	60b3      	str	r3, [r6, #8]
 8009204:	e7de      	b.n	80091c4 <_free_r+0xe0>
 8009206:	2a14      	cmp	r2, #20
 8009208:	d801      	bhi.n	800920e <_free_r+0x12a>
 800920a:	325b      	adds	r2, #91	; 0x5b
 800920c:	e7e9      	b.n	80091e2 <_free_r+0xfe>
 800920e:	2a54      	cmp	r2, #84	; 0x54
 8009210:	d802      	bhi.n	8009218 <_free_r+0x134>
 8009212:	0b02      	lsrs	r2, r0, #12
 8009214:	326e      	adds	r2, #110	; 0x6e
 8009216:	e7e4      	b.n	80091e2 <_free_r+0xfe>
 8009218:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800921c:	d802      	bhi.n	8009224 <_free_r+0x140>
 800921e:	0bc2      	lsrs	r2, r0, #15
 8009220:	3277      	adds	r2, #119	; 0x77
 8009222:	e7de      	b.n	80091e2 <_free_r+0xfe>
 8009224:	f240 5154 	movw	r1, #1364	; 0x554
 8009228:	428a      	cmp	r2, r1
 800922a:	bf9a      	itte	ls
 800922c:	0c82      	lsrls	r2, r0, #18
 800922e:	327c      	addls	r2, #124	; 0x7c
 8009230:	227e      	movhi	r2, #126	; 0x7e
 8009232:	e7d6      	b.n	80091e2 <_free_r+0xfe>
 8009234:	6889      	ldr	r1, [r1, #8]
 8009236:	428e      	cmp	r6, r1
 8009238:	d004      	beq.n	8009244 <_free_r+0x160>
 800923a:	684a      	ldr	r2, [r1, #4]
 800923c:	f022 0203 	bic.w	r2, r2, #3
 8009240:	4290      	cmp	r0, r2
 8009242:	d3f7      	bcc.n	8009234 <_free_r+0x150>
 8009244:	68ce      	ldr	r6, [r1, #12]
 8009246:	e7da      	b.n	80091fe <_free_r+0x11a>
 8009248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800924c:	20000288 	.word	0x20000288
 8009250:	20000694 	.word	0x20000694
 8009254:	20000efc 	.word	0x20000efc
 8009258:	20000290 	.word	0x20000290

0800925c <rshift>:
 800925c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800925e:	6906      	ldr	r6, [r0, #16]
 8009260:	114b      	asrs	r3, r1, #5
 8009262:	42b3      	cmp	r3, r6
 8009264:	f100 0514 	add.w	r5, r0, #20
 8009268:	da2b      	bge.n	80092c2 <rshift+0x66>
 800926a:	f011 011f 	ands.w	r1, r1, #31
 800926e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8009272:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8009276:	d108      	bne.n	800928a <rshift+0x2e>
 8009278:	4629      	mov	r1, r5
 800927a:	42b2      	cmp	r2, r6
 800927c:	460b      	mov	r3, r1
 800927e:	d210      	bcs.n	80092a2 <rshift+0x46>
 8009280:	f852 3b04 	ldr.w	r3, [r2], #4
 8009284:	f841 3b04 	str.w	r3, [r1], #4
 8009288:	e7f7      	b.n	800927a <rshift+0x1e>
 800928a:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800928e:	462b      	mov	r3, r5
 8009290:	f1c1 0e20 	rsb	lr, r1, #32
 8009294:	3204      	adds	r2, #4
 8009296:	40cc      	lsrs	r4, r1
 8009298:	42b2      	cmp	r2, r6
 800929a:	d308      	bcc.n	80092ae <rshift+0x52>
 800929c:	601c      	str	r4, [r3, #0]
 800929e:	b104      	cbz	r4, 80092a2 <rshift+0x46>
 80092a0:	3304      	adds	r3, #4
 80092a2:	1b5b      	subs	r3, r3, r5
 80092a4:	109b      	asrs	r3, r3, #2
 80092a6:	6103      	str	r3, [r0, #16]
 80092a8:	b903      	cbnz	r3, 80092ac <rshift+0x50>
 80092aa:	6143      	str	r3, [r0, #20]
 80092ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ae:	6817      	ldr	r7, [r2, #0]
 80092b0:	fa07 f70e 	lsl.w	r7, r7, lr
 80092b4:	433c      	orrs	r4, r7
 80092b6:	f843 4b04 	str.w	r4, [r3], #4
 80092ba:	f852 4b04 	ldr.w	r4, [r2], #4
 80092be:	40cc      	lsrs	r4, r1
 80092c0:	e7ea      	b.n	8009298 <rshift+0x3c>
 80092c2:	462b      	mov	r3, r5
 80092c4:	e7ed      	b.n	80092a2 <rshift+0x46>

080092c6 <__hexdig_fun>:
 80092c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80092ca:	2b09      	cmp	r3, #9
 80092cc:	d802      	bhi.n	80092d4 <__hexdig_fun+0xe>
 80092ce:	3820      	subs	r0, #32
 80092d0:	b2c0      	uxtb	r0, r0
 80092d2:	4770      	bx	lr
 80092d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80092d8:	2b05      	cmp	r3, #5
 80092da:	d801      	bhi.n	80092e0 <__hexdig_fun+0x1a>
 80092dc:	3847      	subs	r0, #71	; 0x47
 80092de:	e7f7      	b.n	80092d0 <__hexdig_fun+0xa>
 80092e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80092e4:	2b05      	cmp	r3, #5
 80092e6:	d801      	bhi.n	80092ec <__hexdig_fun+0x26>
 80092e8:	3827      	subs	r0, #39	; 0x27
 80092ea:	e7f1      	b.n	80092d0 <__hexdig_fun+0xa>
 80092ec:	2000      	movs	r0, #0
 80092ee:	4770      	bx	lr

080092f0 <__gethex>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	b08b      	sub	sp, #44	; 0x2c
 80092f6:	9002      	str	r0, [sp, #8]
 80092f8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80092fa:	468a      	mov	sl, r1
 80092fc:	4690      	mov	r8, r2
 80092fe:	9306      	str	r3, [sp, #24]
 8009300:	f7fd fdc0 	bl	8006e84 <__localeconv_l>
 8009304:	6803      	ldr	r3, [r0, #0]
 8009306:	f04f 0b00 	mov.w	fp, #0
 800930a:	4618      	mov	r0, r3
 800930c:	9303      	str	r3, [sp, #12]
 800930e:	f7f6 ff1f 	bl	8000150 <strlen>
 8009312:	9b03      	ldr	r3, [sp, #12]
 8009314:	9001      	str	r0, [sp, #4]
 8009316:	4403      	add	r3, r0
 8009318:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800931c:	9307      	str	r3, [sp, #28]
 800931e:	f8da 3000 	ldr.w	r3, [sl]
 8009322:	3302      	adds	r3, #2
 8009324:	461f      	mov	r7, r3
 8009326:	f813 0b01 	ldrb.w	r0, [r3], #1
 800932a:	2830      	cmp	r0, #48	; 0x30
 800932c:	d06c      	beq.n	8009408 <__gethex+0x118>
 800932e:	f7ff ffca 	bl	80092c6 <__hexdig_fun>
 8009332:	4604      	mov	r4, r0
 8009334:	2800      	cmp	r0, #0
 8009336:	d16a      	bne.n	800940e <__gethex+0x11e>
 8009338:	9a01      	ldr	r2, [sp, #4]
 800933a:	9903      	ldr	r1, [sp, #12]
 800933c:	4638      	mov	r0, r7
 800933e:	f7fb f991 	bl	8004664 <strncmp>
 8009342:	2800      	cmp	r0, #0
 8009344:	d166      	bne.n	8009414 <__gethex+0x124>
 8009346:	9b01      	ldr	r3, [sp, #4]
 8009348:	5cf8      	ldrb	r0, [r7, r3]
 800934a:	18fe      	adds	r6, r7, r3
 800934c:	f7ff ffbb 	bl	80092c6 <__hexdig_fun>
 8009350:	2800      	cmp	r0, #0
 8009352:	d062      	beq.n	800941a <__gethex+0x12a>
 8009354:	4633      	mov	r3, r6
 8009356:	7818      	ldrb	r0, [r3, #0]
 8009358:	461f      	mov	r7, r3
 800935a:	2830      	cmp	r0, #48	; 0x30
 800935c:	f103 0301 	add.w	r3, r3, #1
 8009360:	d0f9      	beq.n	8009356 <__gethex+0x66>
 8009362:	f7ff ffb0 	bl	80092c6 <__hexdig_fun>
 8009366:	fab0 f580 	clz	r5, r0
 800936a:	4634      	mov	r4, r6
 800936c:	f04f 0b01 	mov.w	fp, #1
 8009370:	096d      	lsrs	r5, r5, #5
 8009372:	463a      	mov	r2, r7
 8009374:	4616      	mov	r6, r2
 8009376:	7830      	ldrb	r0, [r6, #0]
 8009378:	3201      	adds	r2, #1
 800937a:	f7ff ffa4 	bl	80092c6 <__hexdig_fun>
 800937e:	2800      	cmp	r0, #0
 8009380:	d1f8      	bne.n	8009374 <__gethex+0x84>
 8009382:	9a01      	ldr	r2, [sp, #4]
 8009384:	9903      	ldr	r1, [sp, #12]
 8009386:	4630      	mov	r0, r6
 8009388:	f7fb f96c 	bl	8004664 <strncmp>
 800938c:	b950      	cbnz	r0, 80093a4 <__gethex+0xb4>
 800938e:	b954      	cbnz	r4, 80093a6 <__gethex+0xb6>
 8009390:	9b01      	ldr	r3, [sp, #4]
 8009392:	18f4      	adds	r4, r6, r3
 8009394:	4622      	mov	r2, r4
 8009396:	4616      	mov	r6, r2
 8009398:	7830      	ldrb	r0, [r6, #0]
 800939a:	3201      	adds	r2, #1
 800939c:	f7ff ff93 	bl	80092c6 <__hexdig_fun>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d1f8      	bne.n	8009396 <__gethex+0xa6>
 80093a4:	b10c      	cbz	r4, 80093aa <__gethex+0xba>
 80093a6:	1ba4      	subs	r4, r4, r6
 80093a8:	00a4      	lsls	r4, r4, #2
 80093aa:	7833      	ldrb	r3, [r6, #0]
 80093ac:	2b50      	cmp	r3, #80	; 0x50
 80093ae:	d001      	beq.n	80093b4 <__gethex+0xc4>
 80093b0:	2b70      	cmp	r3, #112	; 0x70
 80093b2:	d140      	bne.n	8009436 <__gethex+0x146>
 80093b4:	7873      	ldrb	r3, [r6, #1]
 80093b6:	2b2b      	cmp	r3, #43	; 0x2b
 80093b8:	d035      	beq.n	8009426 <__gethex+0x136>
 80093ba:	2b2d      	cmp	r3, #45	; 0x2d
 80093bc:	d02f      	beq.n	800941e <__gethex+0x12e>
 80093be:	f04f 0900 	mov.w	r9, #0
 80093c2:	1c71      	adds	r1, r6, #1
 80093c4:	7808      	ldrb	r0, [r1, #0]
 80093c6:	f7ff ff7e 	bl	80092c6 <__hexdig_fun>
 80093ca:	1e43      	subs	r3, r0, #1
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b18      	cmp	r3, #24
 80093d0:	d831      	bhi.n	8009436 <__gethex+0x146>
 80093d2:	f1a0 0210 	sub.w	r2, r0, #16
 80093d6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093da:	f7ff ff74 	bl	80092c6 <__hexdig_fun>
 80093de:	1e43      	subs	r3, r0, #1
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b18      	cmp	r3, #24
 80093e4:	d922      	bls.n	800942c <__gethex+0x13c>
 80093e6:	f1b9 0f00 	cmp.w	r9, #0
 80093ea:	d000      	beq.n	80093ee <__gethex+0xfe>
 80093ec:	4252      	negs	r2, r2
 80093ee:	4414      	add	r4, r2
 80093f0:	f8ca 1000 	str.w	r1, [sl]
 80093f4:	b30d      	cbz	r5, 800943a <__gethex+0x14a>
 80093f6:	f1bb 0f00 	cmp.w	fp, #0
 80093fa:	bf14      	ite	ne
 80093fc:	2700      	movne	r7, #0
 80093fe:	2706      	moveq	r7, #6
 8009400:	4638      	mov	r0, r7
 8009402:	b00b      	add	sp, #44	; 0x2c
 8009404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009408:	f10b 0b01 	add.w	fp, fp, #1
 800940c:	e78a      	b.n	8009324 <__gethex+0x34>
 800940e:	2500      	movs	r5, #0
 8009410:	462c      	mov	r4, r5
 8009412:	e7ae      	b.n	8009372 <__gethex+0x82>
 8009414:	463e      	mov	r6, r7
 8009416:	2501      	movs	r5, #1
 8009418:	e7c7      	b.n	80093aa <__gethex+0xba>
 800941a:	4604      	mov	r4, r0
 800941c:	e7fb      	b.n	8009416 <__gethex+0x126>
 800941e:	f04f 0901 	mov.w	r9, #1
 8009422:	1cb1      	adds	r1, r6, #2
 8009424:	e7ce      	b.n	80093c4 <__gethex+0xd4>
 8009426:	f04f 0900 	mov.w	r9, #0
 800942a:	e7fa      	b.n	8009422 <__gethex+0x132>
 800942c:	230a      	movs	r3, #10
 800942e:	fb03 0202 	mla	r2, r3, r2, r0
 8009432:	3a10      	subs	r2, #16
 8009434:	e7cf      	b.n	80093d6 <__gethex+0xe6>
 8009436:	4631      	mov	r1, r6
 8009438:	e7da      	b.n	80093f0 <__gethex+0x100>
 800943a:	4629      	mov	r1, r5
 800943c:	1bf3      	subs	r3, r6, r7
 800943e:	3b01      	subs	r3, #1
 8009440:	2b07      	cmp	r3, #7
 8009442:	dc49      	bgt.n	80094d8 <__gethex+0x1e8>
 8009444:	9802      	ldr	r0, [sp, #8]
 8009446:	f7fd ff99 	bl	800737c <_Balloc>
 800944a:	f04f 0b00 	mov.w	fp, #0
 800944e:	4605      	mov	r5, r0
 8009450:	46da      	mov	sl, fp
 8009452:	9b01      	ldr	r3, [sp, #4]
 8009454:	f100 0914 	add.w	r9, r0, #20
 8009458:	f1c3 0301 	rsb	r3, r3, #1
 800945c:	f8cd 9010 	str.w	r9, [sp, #16]
 8009460:	9308      	str	r3, [sp, #32]
 8009462:	42b7      	cmp	r7, r6
 8009464:	d33b      	bcc.n	80094de <__gethex+0x1ee>
 8009466:	9804      	ldr	r0, [sp, #16]
 8009468:	f840 ab04 	str.w	sl, [r0], #4
 800946c:	eba0 0009 	sub.w	r0, r0, r9
 8009470:	1080      	asrs	r0, r0, #2
 8009472:	6128      	str	r0, [r5, #16]
 8009474:	0147      	lsls	r7, r0, #5
 8009476:	4650      	mov	r0, sl
 8009478:	f7fe f844 	bl	8007504 <__hi0bits>
 800947c:	f8d8 6000 	ldr.w	r6, [r8]
 8009480:	1a3f      	subs	r7, r7, r0
 8009482:	42b7      	cmp	r7, r6
 8009484:	dd64      	ble.n	8009550 <__gethex+0x260>
 8009486:	1bbf      	subs	r7, r7, r6
 8009488:	4639      	mov	r1, r7
 800948a:	4628      	mov	r0, r5
 800948c:	f7fe fb3d 	bl	8007b0a <__any_on>
 8009490:	4682      	mov	sl, r0
 8009492:	b178      	cbz	r0, 80094b4 <__gethex+0x1c4>
 8009494:	f04f 0a01 	mov.w	sl, #1
 8009498:	1e7b      	subs	r3, r7, #1
 800949a:	1159      	asrs	r1, r3, #5
 800949c:	f003 021f 	and.w	r2, r3, #31
 80094a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80094a4:	fa0a f202 	lsl.w	r2, sl, r2
 80094a8:	420a      	tst	r2, r1
 80094aa:	d003      	beq.n	80094b4 <__gethex+0x1c4>
 80094ac:	4553      	cmp	r3, sl
 80094ae:	dc46      	bgt.n	800953e <__gethex+0x24e>
 80094b0:	f04f 0a02 	mov.w	sl, #2
 80094b4:	4639      	mov	r1, r7
 80094b6:	4628      	mov	r0, r5
 80094b8:	f7ff fed0 	bl	800925c <rshift>
 80094bc:	443c      	add	r4, r7
 80094be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094c2:	429c      	cmp	r4, r3
 80094c4:	dd52      	ble.n	800956c <__gethex+0x27c>
 80094c6:	4629      	mov	r1, r5
 80094c8:	9802      	ldr	r0, [sp, #8]
 80094ca:	f7fd ff8b 	bl	80073e4 <_Bfree>
 80094ce:	2300      	movs	r3, #0
 80094d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094d2:	27a3      	movs	r7, #163	; 0xa3
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	e793      	b.n	8009400 <__gethex+0x110>
 80094d8:	3101      	adds	r1, #1
 80094da:	105b      	asrs	r3, r3, #1
 80094dc:	e7b0      	b.n	8009440 <__gethex+0x150>
 80094de:	1e73      	subs	r3, r6, #1
 80094e0:	9305      	str	r3, [sp, #20]
 80094e2:	9a07      	ldr	r2, [sp, #28]
 80094e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d018      	beq.n	800951e <__gethex+0x22e>
 80094ec:	f1bb 0f20 	cmp.w	fp, #32
 80094f0:	d107      	bne.n	8009502 <__gethex+0x212>
 80094f2:	9b04      	ldr	r3, [sp, #16]
 80094f4:	f8c3 a000 	str.w	sl, [r3]
 80094f8:	f04f 0a00 	mov.w	sl, #0
 80094fc:	46d3      	mov	fp, sl
 80094fe:	3304      	adds	r3, #4
 8009500:	9304      	str	r3, [sp, #16]
 8009502:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009506:	f7ff fede 	bl	80092c6 <__hexdig_fun>
 800950a:	f000 000f 	and.w	r0, r0, #15
 800950e:	fa00 f00b 	lsl.w	r0, r0, fp
 8009512:	ea4a 0a00 	orr.w	sl, sl, r0
 8009516:	f10b 0b04 	add.w	fp, fp, #4
 800951a:	9b05      	ldr	r3, [sp, #20]
 800951c:	e00d      	b.n	800953a <__gethex+0x24a>
 800951e:	9b05      	ldr	r3, [sp, #20]
 8009520:	9a08      	ldr	r2, [sp, #32]
 8009522:	4413      	add	r3, r2
 8009524:	429f      	cmp	r7, r3
 8009526:	d8e1      	bhi.n	80094ec <__gethex+0x1fc>
 8009528:	4618      	mov	r0, r3
 800952a:	9a01      	ldr	r2, [sp, #4]
 800952c:	9903      	ldr	r1, [sp, #12]
 800952e:	9309      	str	r3, [sp, #36]	; 0x24
 8009530:	f7fb f898 	bl	8004664 <strncmp>
 8009534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009536:	2800      	cmp	r0, #0
 8009538:	d1d8      	bne.n	80094ec <__gethex+0x1fc>
 800953a:	461e      	mov	r6, r3
 800953c:	e791      	b.n	8009462 <__gethex+0x172>
 800953e:	1eb9      	subs	r1, r7, #2
 8009540:	4628      	mov	r0, r5
 8009542:	f7fe fae2 	bl	8007b0a <__any_on>
 8009546:	2800      	cmp	r0, #0
 8009548:	d0b2      	beq.n	80094b0 <__gethex+0x1c0>
 800954a:	f04f 0a03 	mov.w	sl, #3
 800954e:	e7b1      	b.n	80094b4 <__gethex+0x1c4>
 8009550:	da09      	bge.n	8009566 <__gethex+0x276>
 8009552:	1bf7      	subs	r7, r6, r7
 8009554:	4629      	mov	r1, r5
 8009556:	463a      	mov	r2, r7
 8009558:	9802      	ldr	r0, [sp, #8]
 800955a:	f7fe f905 	bl	8007768 <__lshift>
 800955e:	4605      	mov	r5, r0
 8009560:	1be4      	subs	r4, r4, r7
 8009562:	f100 0914 	add.w	r9, r0, #20
 8009566:	f04f 0a00 	mov.w	sl, #0
 800956a:	e7a8      	b.n	80094be <__gethex+0x1ce>
 800956c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009570:	4284      	cmp	r4, r0
 8009572:	da6b      	bge.n	800964c <__gethex+0x35c>
 8009574:	1b04      	subs	r4, r0, r4
 8009576:	42a6      	cmp	r6, r4
 8009578:	dc2e      	bgt.n	80095d8 <__gethex+0x2e8>
 800957a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800957e:	2b02      	cmp	r3, #2
 8009580:	d022      	beq.n	80095c8 <__gethex+0x2d8>
 8009582:	2b03      	cmp	r3, #3
 8009584:	d024      	beq.n	80095d0 <__gethex+0x2e0>
 8009586:	2b01      	cmp	r3, #1
 8009588:	d115      	bne.n	80095b6 <__gethex+0x2c6>
 800958a:	42a6      	cmp	r6, r4
 800958c:	d113      	bne.n	80095b6 <__gethex+0x2c6>
 800958e:	2e01      	cmp	r6, #1
 8009590:	dc0b      	bgt.n	80095aa <__gethex+0x2ba>
 8009592:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009596:	9a06      	ldr	r2, [sp, #24]
 8009598:	2762      	movs	r7, #98	; 0x62
 800959a:	6013      	str	r3, [r2, #0]
 800959c:	2301      	movs	r3, #1
 800959e:	612b      	str	r3, [r5, #16]
 80095a0:	f8c9 3000 	str.w	r3, [r9]
 80095a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095a6:	601d      	str	r5, [r3, #0]
 80095a8:	e72a      	b.n	8009400 <__gethex+0x110>
 80095aa:	1e71      	subs	r1, r6, #1
 80095ac:	4628      	mov	r0, r5
 80095ae:	f7fe faac 	bl	8007b0a <__any_on>
 80095b2:	2800      	cmp	r0, #0
 80095b4:	d1ed      	bne.n	8009592 <__gethex+0x2a2>
 80095b6:	4629      	mov	r1, r5
 80095b8:	9802      	ldr	r0, [sp, #8]
 80095ba:	f7fd ff13 	bl	80073e4 <_Bfree>
 80095be:	2300      	movs	r3, #0
 80095c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095c2:	2750      	movs	r7, #80	; 0x50
 80095c4:	6013      	str	r3, [r2, #0]
 80095c6:	e71b      	b.n	8009400 <__gethex+0x110>
 80095c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d0e1      	beq.n	8009592 <__gethex+0x2a2>
 80095ce:	e7f2      	b.n	80095b6 <__gethex+0x2c6>
 80095d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1dd      	bne.n	8009592 <__gethex+0x2a2>
 80095d6:	e7ee      	b.n	80095b6 <__gethex+0x2c6>
 80095d8:	1e67      	subs	r7, r4, #1
 80095da:	f1ba 0f00 	cmp.w	sl, #0
 80095de:	d132      	bne.n	8009646 <__gethex+0x356>
 80095e0:	b127      	cbz	r7, 80095ec <__gethex+0x2fc>
 80095e2:	4639      	mov	r1, r7
 80095e4:	4628      	mov	r0, r5
 80095e6:	f7fe fa90 	bl	8007b0a <__any_on>
 80095ea:	4682      	mov	sl, r0
 80095ec:	2301      	movs	r3, #1
 80095ee:	117a      	asrs	r2, r7, #5
 80095f0:	f007 071f 	and.w	r7, r7, #31
 80095f4:	fa03 f707 	lsl.w	r7, r3, r7
 80095f8:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80095fc:	4621      	mov	r1, r4
 80095fe:	421f      	tst	r7, r3
 8009600:	f04f 0702 	mov.w	r7, #2
 8009604:	4628      	mov	r0, r5
 8009606:	bf18      	it	ne
 8009608:	f04a 0a02 	orrne.w	sl, sl, #2
 800960c:	1b36      	subs	r6, r6, r4
 800960e:	f7ff fe25 	bl	800925c <rshift>
 8009612:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009616:	f1ba 0f00 	cmp.w	sl, #0
 800961a:	d045      	beq.n	80096a8 <__gethex+0x3b8>
 800961c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d015      	beq.n	8009650 <__gethex+0x360>
 8009624:	2b03      	cmp	r3, #3
 8009626:	d017      	beq.n	8009658 <__gethex+0x368>
 8009628:	2b01      	cmp	r3, #1
 800962a:	d109      	bne.n	8009640 <__gethex+0x350>
 800962c:	f01a 0f02 	tst.w	sl, #2
 8009630:	d006      	beq.n	8009640 <__gethex+0x350>
 8009632:	f8d9 3000 	ldr.w	r3, [r9]
 8009636:	ea4a 0a03 	orr.w	sl, sl, r3
 800963a:	f01a 0f01 	tst.w	sl, #1
 800963e:	d10e      	bne.n	800965e <__gethex+0x36e>
 8009640:	f047 0710 	orr.w	r7, r7, #16
 8009644:	e030      	b.n	80096a8 <__gethex+0x3b8>
 8009646:	f04f 0a01 	mov.w	sl, #1
 800964a:	e7cf      	b.n	80095ec <__gethex+0x2fc>
 800964c:	2701      	movs	r7, #1
 800964e:	e7e2      	b.n	8009616 <__gethex+0x326>
 8009650:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009652:	f1c3 0301 	rsb	r3, r3, #1
 8009656:	9315      	str	r3, [sp, #84]	; 0x54
 8009658:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800965a:	2b00      	cmp	r3, #0
 800965c:	d0f0      	beq.n	8009640 <__gethex+0x350>
 800965e:	2000      	movs	r0, #0
 8009660:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009664:	f105 0314 	add.w	r3, r5, #20
 8009668:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800966c:	eb03 010a 	add.w	r1, r3, sl
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009676:	d01c      	beq.n	80096b2 <__gethex+0x3c2>
 8009678:	3201      	adds	r2, #1
 800967a:	601a      	str	r2, [r3, #0]
 800967c:	2f02      	cmp	r7, #2
 800967e:	f105 0314 	add.w	r3, r5, #20
 8009682:	d138      	bne.n	80096f6 <__gethex+0x406>
 8009684:	f8d8 2000 	ldr.w	r2, [r8]
 8009688:	3a01      	subs	r2, #1
 800968a:	4296      	cmp	r6, r2
 800968c:	d10a      	bne.n	80096a4 <__gethex+0x3b4>
 800968e:	2201      	movs	r2, #1
 8009690:	1171      	asrs	r1, r6, #5
 8009692:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009696:	f006 061f 	and.w	r6, r6, #31
 800969a:	fa02 f606 	lsl.w	r6, r2, r6
 800969e:	421e      	tst	r6, r3
 80096a0:	bf18      	it	ne
 80096a2:	4617      	movne	r7, r2
 80096a4:	f047 0720 	orr.w	r7, r7, #32
 80096a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096aa:	601d      	str	r5, [r3, #0]
 80096ac:	9b06      	ldr	r3, [sp, #24]
 80096ae:	601c      	str	r4, [r3, #0]
 80096b0:	e6a6      	b.n	8009400 <__gethex+0x110>
 80096b2:	f843 0b04 	str.w	r0, [r3], #4
 80096b6:	4299      	cmp	r1, r3
 80096b8:	d8da      	bhi.n	8009670 <__gethex+0x380>
 80096ba:	68ab      	ldr	r3, [r5, #8]
 80096bc:	4599      	cmp	r9, r3
 80096be:	db12      	blt.n	80096e6 <__gethex+0x3f6>
 80096c0:	6869      	ldr	r1, [r5, #4]
 80096c2:	9802      	ldr	r0, [sp, #8]
 80096c4:	3101      	adds	r1, #1
 80096c6:	f7fd fe59 	bl	800737c <_Balloc>
 80096ca:	4683      	mov	fp, r0
 80096cc:	692a      	ldr	r2, [r5, #16]
 80096ce:	f105 010c 	add.w	r1, r5, #12
 80096d2:	3202      	adds	r2, #2
 80096d4:	0092      	lsls	r2, r2, #2
 80096d6:	300c      	adds	r0, #12
 80096d8:	f7fa ff50 	bl	800457c <memcpy>
 80096dc:	4629      	mov	r1, r5
 80096de:	9802      	ldr	r0, [sp, #8]
 80096e0:	f7fd fe80 	bl	80073e4 <_Bfree>
 80096e4:	465d      	mov	r5, fp
 80096e6:	692b      	ldr	r3, [r5, #16]
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	612a      	str	r2, [r5, #16]
 80096ec:	2201      	movs	r2, #1
 80096ee:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80096f2:	615a      	str	r2, [r3, #20]
 80096f4:	e7c2      	b.n	800967c <__gethex+0x38c>
 80096f6:	692a      	ldr	r2, [r5, #16]
 80096f8:	4591      	cmp	r9, r2
 80096fa:	da0b      	bge.n	8009714 <__gethex+0x424>
 80096fc:	2101      	movs	r1, #1
 80096fe:	4628      	mov	r0, r5
 8009700:	f7ff fdac 	bl	800925c <rshift>
 8009704:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009708:	3401      	adds	r4, #1
 800970a:	429c      	cmp	r4, r3
 800970c:	f73f aedb 	bgt.w	80094c6 <__gethex+0x1d6>
 8009710:	2701      	movs	r7, #1
 8009712:	e7c7      	b.n	80096a4 <__gethex+0x3b4>
 8009714:	f016 061f 	ands.w	r6, r6, #31
 8009718:	d0fa      	beq.n	8009710 <__gethex+0x420>
 800971a:	449a      	add	sl, r3
 800971c:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009720:	f7fd fef0 	bl	8007504 <__hi0bits>
 8009724:	f1c6 0620 	rsb	r6, r6, #32
 8009728:	42b0      	cmp	r0, r6
 800972a:	dbe7      	blt.n	80096fc <__gethex+0x40c>
 800972c:	e7f0      	b.n	8009710 <__gethex+0x420>

0800972e <L_shift>:
 800972e:	f1c2 0208 	rsb	r2, r2, #8
 8009732:	0092      	lsls	r2, r2, #2
 8009734:	b570      	push	{r4, r5, r6, lr}
 8009736:	f1c2 0620 	rsb	r6, r2, #32
 800973a:	6843      	ldr	r3, [r0, #4]
 800973c:	6804      	ldr	r4, [r0, #0]
 800973e:	fa03 f506 	lsl.w	r5, r3, r6
 8009742:	432c      	orrs	r4, r5
 8009744:	40d3      	lsrs	r3, r2
 8009746:	6004      	str	r4, [r0, #0]
 8009748:	f840 3f04 	str.w	r3, [r0, #4]!
 800974c:	4288      	cmp	r0, r1
 800974e:	d3f4      	bcc.n	800973a <L_shift+0xc>
 8009750:	bd70      	pop	{r4, r5, r6, pc}

08009752 <__match>:
 8009752:	b530      	push	{r4, r5, lr}
 8009754:	6803      	ldr	r3, [r0, #0]
 8009756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800975a:	3301      	adds	r3, #1
 800975c:	b914      	cbnz	r4, 8009764 <__match+0x12>
 800975e:	6003      	str	r3, [r0, #0]
 8009760:	2001      	movs	r0, #1
 8009762:	bd30      	pop	{r4, r5, pc}
 8009764:	781a      	ldrb	r2, [r3, #0]
 8009766:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800976a:	2d19      	cmp	r5, #25
 800976c:	bf98      	it	ls
 800976e:	3220      	addls	r2, #32
 8009770:	42a2      	cmp	r2, r4
 8009772:	d0f0      	beq.n	8009756 <__match+0x4>
 8009774:	2000      	movs	r0, #0
 8009776:	bd30      	pop	{r4, r5, pc}

08009778 <__hexnan>:
 8009778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800977c:	2500      	movs	r5, #0
 800977e:	680b      	ldr	r3, [r1, #0]
 8009780:	4682      	mov	sl, r0
 8009782:	115f      	asrs	r7, r3, #5
 8009784:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009788:	f013 031f 	ands.w	r3, r3, #31
 800978c:	bf18      	it	ne
 800978e:	3704      	addne	r7, #4
 8009790:	1f3e      	subs	r6, r7, #4
 8009792:	4690      	mov	r8, r2
 8009794:	46b1      	mov	r9, r6
 8009796:	4634      	mov	r4, r6
 8009798:	46ab      	mov	fp, r5
 800979a:	b087      	sub	sp, #28
 800979c:	6801      	ldr	r1, [r0, #0]
 800979e:	9302      	str	r3, [sp, #8]
 80097a0:	f847 5c04 	str.w	r5, [r7, #-4]
 80097a4:	9501      	str	r5, [sp, #4]
 80097a6:	784a      	ldrb	r2, [r1, #1]
 80097a8:	1c4b      	adds	r3, r1, #1
 80097aa:	9303      	str	r3, [sp, #12]
 80097ac:	b342      	cbz	r2, 8009800 <__hexnan+0x88>
 80097ae:	4610      	mov	r0, r2
 80097b0:	9105      	str	r1, [sp, #20]
 80097b2:	9204      	str	r2, [sp, #16]
 80097b4:	f7ff fd87 	bl	80092c6 <__hexdig_fun>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d143      	bne.n	8009844 <__hexnan+0xcc>
 80097bc:	9a04      	ldr	r2, [sp, #16]
 80097be:	9905      	ldr	r1, [sp, #20]
 80097c0:	2a20      	cmp	r2, #32
 80097c2:	d818      	bhi.n	80097f6 <__hexnan+0x7e>
 80097c4:	9b01      	ldr	r3, [sp, #4]
 80097c6:	459b      	cmp	fp, r3
 80097c8:	dd13      	ble.n	80097f2 <__hexnan+0x7a>
 80097ca:	454c      	cmp	r4, r9
 80097cc:	d206      	bcs.n	80097dc <__hexnan+0x64>
 80097ce:	2d07      	cmp	r5, #7
 80097d0:	dc04      	bgt.n	80097dc <__hexnan+0x64>
 80097d2:	462a      	mov	r2, r5
 80097d4:	4649      	mov	r1, r9
 80097d6:	4620      	mov	r0, r4
 80097d8:	f7ff ffa9 	bl	800972e <L_shift>
 80097dc:	4544      	cmp	r4, r8
 80097de:	d944      	bls.n	800986a <__hexnan+0xf2>
 80097e0:	2300      	movs	r3, #0
 80097e2:	f1a4 0904 	sub.w	r9, r4, #4
 80097e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80097ea:	461d      	mov	r5, r3
 80097ec:	464c      	mov	r4, r9
 80097ee:	f8cd b004 	str.w	fp, [sp, #4]
 80097f2:	9903      	ldr	r1, [sp, #12]
 80097f4:	e7d7      	b.n	80097a6 <__hexnan+0x2e>
 80097f6:	2a29      	cmp	r2, #41	; 0x29
 80097f8:	d14a      	bne.n	8009890 <__hexnan+0x118>
 80097fa:	3102      	adds	r1, #2
 80097fc:	f8ca 1000 	str.w	r1, [sl]
 8009800:	f1bb 0f00 	cmp.w	fp, #0
 8009804:	d044      	beq.n	8009890 <__hexnan+0x118>
 8009806:	454c      	cmp	r4, r9
 8009808:	d206      	bcs.n	8009818 <__hexnan+0xa0>
 800980a:	2d07      	cmp	r5, #7
 800980c:	dc04      	bgt.n	8009818 <__hexnan+0xa0>
 800980e:	462a      	mov	r2, r5
 8009810:	4649      	mov	r1, r9
 8009812:	4620      	mov	r0, r4
 8009814:	f7ff ff8b 	bl	800972e <L_shift>
 8009818:	4544      	cmp	r4, r8
 800981a:	d928      	bls.n	800986e <__hexnan+0xf6>
 800981c:	4643      	mov	r3, r8
 800981e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009822:	42a6      	cmp	r6, r4
 8009824:	f843 2b04 	str.w	r2, [r3], #4
 8009828:	d2f9      	bcs.n	800981e <__hexnan+0xa6>
 800982a:	2200      	movs	r2, #0
 800982c:	f843 2b04 	str.w	r2, [r3], #4
 8009830:	429e      	cmp	r6, r3
 8009832:	d2fb      	bcs.n	800982c <__hexnan+0xb4>
 8009834:	6833      	ldr	r3, [r6, #0]
 8009836:	b91b      	cbnz	r3, 8009840 <__hexnan+0xc8>
 8009838:	4546      	cmp	r6, r8
 800983a:	d127      	bne.n	800988c <__hexnan+0x114>
 800983c:	2301      	movs	r3, #1
 800983e:	6033      	str	r3, [r6, #0]
 8009840:	2005      	movs	r0, #5
 8009842:	e026      	b.n	8009892 <__hexnan+0x11a>
 8009844:	3501      	adds	r5, #1
 8009846:	2d08      	cmp	r5, #8
 8009848:	f10b 0b01 	add.w	fp, fp, #1
 800984c:	dd06      	ble.n	800985c <__hexnan+0xe4>
 800984e:	4544      	cmp	r4, r8
 8009850:	d9cf      	bls.n	80097f2 <__hexnan+0x7a>
 8009852:	2300      	movs	r3, #0
 8009854:	2501      	movs	r5, #1
 8009856:	f844 3c04 	str.w	r3, [r4, #-4]
 800985a:	3c04      	subs	r4, #4
 800985c:	6822      	ldr	r2, [r4, #0]
 800985e:	f000 000f 	and.w	r0, r0, #15
 8009862:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009866:	6020      	str	r0, [r4, #0]
 8009868:	e7c3      	b.n	80097f2 <__hexnan+0x7a>
 800986a:	2508      	movs	r5, #8
 800986c:	e7c1      	b.n	80097f2 <__hexnan+0x7a>
 800986e:	9b02      	ldr	r3, [sp, #8]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d0df      	beq.n	8009834 <__hexnan+0xbc>
 8009874:	f04f 32ff 	mov.w	r2, #4294967295
 8009878:	f1c3 0320 	rsb	r3, r3, #32
 800987c:	fa22 f303 	lsr.w	r3, r2, r3
 8009880:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009884:	401a      	ands	r2, r3
 8009886:	f847 2c04 	str.w	r2, [r7, #-4]
 800988a:	e7d3      	b.n	8009834 <__hexnan+0xbc>
 800988c:	3e04      	subs	r6, #4
 800988e:	e7d1      	b.n	8009834 <__hexnan+0xbc>
 8009890:	2004      	movs	r0, #4
 8009892:	b007      	add	sp, #28
 8009894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009898 <__retarget_lock_acquire_recursive>:
 8009898:	4770      	bx	lr

0800989a <__retarget_lock_release_recursive>:
 800989a:	4770      	bx	lr

0800989c <memmove>:
 800989c:	4288      	cmp	r0, r1
 800989e:	b510      	push	{r4, lr}
 80098a0:	eb01 0302 	add.w	r3, r1, r2
 80098a4:	d803      	bhi.n	80098ae <memmove+0x12>
 80098a6:	1e42      	subs	r2, r0, #1
 80098a8:	4299      	cmp	r1, r3
 80098aa:	d10c      	bne.n	80098c6 <memmove+0x2a>
 80098ac:	bd10      	pop	{r4, pc}
 80098ae:	4298      	cmp	r0, r3
 80098b0:	d2f9      	bcs.n	80098a6 <memmove+0xa>
 80098b2:	1881      	adds	r1, r0, r2
 80098b4:	1ad2      	subs	r2, r2, r3
 80098b6:	42d3      	cmn	r3, r2
 80098b8:	d100      	bne.n	80098bc <memmove+0x20>
 80098ba:	bd10      	pop	{r4, pc}
 80098bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098c0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80098c4:	e7f7      	b.n	80098b6 <memmove+0x1a>
 80098c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80098ce:	e7eb      	b.n	80098a8 <memmove+0xc>

080098d0 <_realloc_r>:
 80098d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d4:	4682      	mov	sl, r0
 80098d6:	460c      	mov	r4, r1
 80098d8:	b929      	cbnz	r1, 80098e6 <_realloc_r+0x16>
 80098da:	4611      	mov	r1, r2
 80098dc:	b003      	add	sp, #12
 80098de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e2:	f7fd bae7 	b.w	8006eb4 <_malloc_r>
 80098e6:	9201      	str	r2, [sp, #4]
 80098e8:	f7fd fd3c 	bl	8007364 <__malloc_lock>
 80098ec:	9a01      	ldr	r2, [sp, #4]
 80098ee:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80098f2:	f102 080b 	add.w	r8, r2, #11
 80098f6:	f1b8 0f16 	cmp.w	r8, #22
 80098fa:	f1a4 0908 	sub.w	r9, r4, #8
 80098fe:	f025 0603 	bic.w	r6, r5, #3
 8009902:	d90a      	bls.n	800991a <_realloc_r+0x4a>
 8009904:	f038 0807 	bics.w	r8, r8, #7
 8009908:	d509      	bpl.n	800991e <_realloc_r+0x4e>
 800990a:	230c      	movs	r3, #12
 800990c:	2700      	movs	r7, #0
 800990e:	f8ca 3000 	str.w	r3, [sl]
 8009912:	4638      	mov	r0, r7
 8009914:	b003      	add	sp, #12
 8009916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991a:	f04f 0810 	mov.w	r8, #16
 800991e:	4590      	cmp	r8, r2
 8009920:	d3f3      	bcc.n	800990a <_realloc_r+0x3a>
 8009922:	45b0      	cmp	r8, r6
 8009924:	f340 8148 	ble.w	8009bb8 <_realloc_r+0x2e8>
 8009928:	4ba9      	ldr	r3, [pc, #676]	; (8009bd0 <_realloc_r+0x300>)
 800992a:	eb09 0106 	add.w	r1, r9, r6
 800992e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009932:	469b      	mov	fp, r3
 8009934:	4571      	cmp	r1, lr
 8009936:	684b      	ldr	r3, [r1, #4]
 8009938:	d005      	beq.n	8009946 <_realloc_r+0x76>
 800993a:	f023 0001 	bic.w	r0, r3, #1
 800993e:	4408      	add	r0, r1
 8009940:	6840      	ldr	r0, [r0, #4]
 8009942:	07c7      	lsls	r7, r0, #31
 8009944:	d447      	bmi.n	80099d6 <_realloc_r+0x106>
 8009946:	f023 0303 	bic.w	r3, r3, #3
 800994a:	4571      	cmp	r1, lr
 800994c:	eb06 0703 	add.w	r7, r6, r3
 8009950:	d119      	bne.n	8009986 <_realloc_r+0xb6>
 8009952:	f108 0010 	add.w	r0, r8, #16
 8009956:	4287      	cmp	r7, r0
 8009958:	db3f      	blt.n	80099da <_realloc_r+0x10a>
 800995a:	eba7 0708 	sub.w	r7, r7, r8
 800995e:	eb09 0308 	add.w	r3, r9, r8
 8009962:	f047 0701 	orr.w	r7, r7, #1
 8009966:	f8cb 3008 	str.w	r3, [fp, #8]
 800996a:	605f      	str	r7, [r3, #4]
 800996c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009970:	4650      	mov	r0, sl
 8009972:	f003 0301 	and.w	r3, r3, #1
 8009976:	ea43 0308 	orr.w	r3, r3, r8
 800997a:	f844 3c04 	str.w	r3, [r4, #-4]
 800997e:	f7fd fcf7 	bl	8007370 <__malloc_unlock>
 8009982:	4627      	mov	r7, r4
 8009984:	e7c5      	b.n	8009912 <_realloc_r+0x42>
 8009986:	45b8      	cmp	r8, r7
 8009988:	dc27      	bgt.n	80099da <_realloc_r+0x10a>
 800998a:	68cb      	ldr	r3, [r1, #12]
 800998c:	688a      	ldr	r2, [r1, #8]
 800998e:	60d3      	str	r3, [r2, #12]
 8009990:	609a      	str	r2, [r3, #8]
 8009992:	eba7 0008 	sub.w	r0, r7, r8
 8009996:	280f      	cmp	r0, #15
 8009998:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800999c:	eb09 0207 	add.w	r2, r9, r7
 80099a0:	f240 810c 	bls.w	8009bbc <_realloc_r+0x2ec>
 80099a4:	f003 0301 	and.w	r3, r3, #1
 80099a8:	eb09 0108 	add.w	r1, r9, r8
 80099ac:	ea43 0308 	orr.w	r3, r3, r8
 80099b0:	f040 0001 	orr.w	r0, r0, #1
 80099b4:	f8c9 3004 	str.w	r3, [r9, #4]
 80099b8:	6048      	str	r0, [r1, #4]
 80099ba:	6853      	ldr	r3, [r2, #4]
 80099bc:	3108      	adds	r1, #8
 80099be:	f043 0301 	orr.w	r3, r3, #1
 80099c2:	6053      	str	r3, [r2, #4]
 80099c4:	4650      	mov	r0, sl
 80099c6:	f7ff fb8d 	bl	80090e4 <_free_r>
 80099ca:	4650      	mov	r0, sl
 80099cc:	f7fd fcd0 	bl	8007370 <__malloc_unlock>
 80099d0:	f109 0708 	add.w	r7, r9, #8
 80099d4:	e79d      	b.n	8009912 <_realloc_r+0x42>
 80099d6:	2300      	movs	r3, #0
 80099d8:	4619      	mov	r1, r3
 80099da:	07e8      	lsls	r0, r5, #31
 80099dc:	f100 8085 	bmi.w	8009aea <_realloc_r+0x21a>
 80099e0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80099e4:	eba9 0505 	sub.w	r5, r9, r5
 80099e8:	6868      	ldr	r0, [r5, #4]
 80099ea:	f020 0003 	bic.w	r0, r0, #3
 80099ee:	4430      	add	r0, r6
 80099f0:	2900      	cmp	r1, #0
 80099f2:	d077      	beq.n	8009ae4 <_realloc_r+0x214>
 80099f4:	4571      	cmp	r1, lr
 80099f6:	d151      	bne.n	8009a9c <_realloc_r+0x1cc>
 80099f8:	4403      	add	r3, r0
 80099fa:	f108 0110 	add.w	r1, r8, #16
 80099fe:	428b      	cmp	r3, r1
 8009a00:	db70      	blt.n	8009ae4 <_realloc_r+0x214>
 8009a02:	462f      	mov	r7, r5
 8009a04:	68ea      	ldr	r2, [r5, #12]
 8009a06:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8009a0a:	60ca      	str	r2, [r1, #12]
 8009a0c:	6091      	str	r1, [r2, #8]
 8009a0e:	1f32      	subs	r2, r6, #4
 8009a10:	2a24      	cmp	r2, #36	; 0x24
 8009a12:	d83c      	bhi.n	8009a8e <_realloc_r+0x1be>
 8009a14:	2a13      	cmp	r2, #19
 8009a16:	d937      	bls.n	8009a88 <_realloc_r+0x1b8>
 8009a18:	6821      	ldr	r1, [r4, #0]
 8009a1a:	2a1b      	cmp	r2, #27
 8009a1c:	60a9      	str	r1, [r5, #8]
 8009a1e:	6861      	ldr	r1, [r4, #4]
 8009a20:	60e9      	str	r1, [r5, #12]
 8009a22:	d81c      	bhi.n	8009a5e <_realloc_r+0x18e>
 8009a24:	f105 0210 	add.w	r2, r5, #16
 8009a28:	f104 0108 	add.w	r1, r4, #8
 8009a2c:	6808      	ldr	r0, [r1, #0]
 8009a2e:	6010      	str	r0, [r2, #0]
 8009a30:	6848      	ldr	r0, [r1, #4]
 8009a32:	6050      	str	r0, [r2, #4]
 8009a34:	6889      	ldr	r1, [r1, #8]
 8009a36:	6091      	str	r1, [r2, #8]
 8009a38:	eba3 0308 	sub.w	r3, r3, r8
 8009a3c:	eb05 0208 	add.w	r2, r5, r8
 8009a40:	f043 0301 	orr.w	r3, r3, #1
 8009a44:	f8cb 2008 	str.w	r2, [fp, #8]
 8009a48:	6053      	str	r3, [r2, #4]
 8009a4a:	686b      	ldr	r3, [r5, #4]
 8009a4c:	f003 0301 	and.w	r3, r3, #1
 8009a50:	ea43 0308 	orr.w	r3, r3, r8
 8009a54:	606b      	str	r3, [r5, #4]
 8009a56:	4650      	mov	r0, sl
 8009a58:	f7fd fc8a 	bl	8007370 <__malloc_unlock>
 8009a5c:	e759      	b.n	8009912 <_realloc_r+0x42>
 8009a5e:	68a1      	ldr	r1, [r4, #8]
 8009a60:	2a24      	cmp	r2, #36	; 0x24
 8009a62:	6129      	str	r1, [r5, #16]
 8009a64:	68e1      	ldr	r1, [r4, #12]
 8009a66:	bf18      	it	ne
 8009a68:	f105 0218 	addne.w	r2, r5, #24
 8009a6c:	6169      	str	r1, [r5, #20]
 8009a6e:	bf09      	itett	eq
 8009a70:	6922      	ldreq	r2, [r4, #16]
 8009a72:	f104 0110 	addne.w	r1, r4, #16
 8009a76:	61aa      	streq	r2, [r5, #24]
 8009a78:	6960      	ldreq	r0, [r4, #20]
 8009a7a:	bf02      	ittt	eq
 8009a7c:	f105 0220 	addeq.w	r2, r5, #32
 8009a80:	f104 0118 	addeq.w	r1, r4, #24
 8009a84:	61e8      	streq	r0, [r5, #28]
 8009a86:	e7d1      	b.n	8009a2c <_realloc_r+0x15c>
 8009a88:	463a      	mov	r2, r7
 8009a8a:	4621      	mov	r1, r4
 8009a8c:	e7ce      	b.n	8009a2c <_realloc_r+0x15c>
 8009a8e:	4621      	mov	r1, r4
 8009a90:	4638      	mov	r0, r7
 8009a92:	9301      	str	r3, [sp, #4]
 8009a94:	f7ff ff02 	bl	800989c <memmove>
 8009a98:	9b01      	ldr	r3, [sp, #4]
 8009a9a:	e7cd      	b.n	8009a38 <_realloc_r+0x168>
 8009a9c:	18c7      	adds	r7, r0, r3
 8009a9e:	45b8      	cmp	r8, r7
 8009aa0:	dc20      	bgt.n	8009ae4 <_realloc_r+0x214>
 8009aa2:	68cb      	ldr	r3, [r1, #12]
 8009aa4:	688a      	ldr	r2, [r1, #8]
 8009aa6:	60d3      	str	r3, [r2, #12]
 8009aa8:	609a      	str	r2, [r3, #8]
 8009aaa:	4628      	mov	r0, r5
 8009aac:	68eb      	ldr	r3, [r5, #12]
 8009aae:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009ab2:	60d3      	str	r3, [r2, #12]
 8009ab4:	609a      	str	r2, [r3, #8]
 8009ab6:	1f32      	subs	r2, r6, #4
 8009ab8:	2a24      	cmp	r2, #36	; 0x24
 8009aba:	d843      	bhi.n	8009b44 <_realloc_r+0x274>
 8009abc:	2a13      	cmp	r2, #19
 8009abe:	d93f      	bls.n	8009b40 <_realloc_r+0x270>
 8009ac0:	6823      	ldr	r3, [r4, #0]
 8009ac2:	2a1b      	cmp	r2, #27
 8009ac4:	60ab      	str	r3, [r5, #8]
 8009ac6:	6863      	ldr	r3, [r4, #4]
 8009ac8:	60eb      	str	r3, [r5, #12]
 8009aca:	d824      	bhi.n	8009b16 <_realloc_r+0x246>
 8009acc:	f105 0010 	add.w	r0, r5, #16
 8009ad0:	f104 0308 	add.w	r3, r4, #8
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	6002      	str	r2, [r0, #0]
 8009ad8:	685a      	ldr	r2, [r3, #4]
 8009ada:	6042      	str	r2, [r0, #4]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	6083      	str	r3, [r0, #8]
 8009ae0:	46a9      	mov	r9, r5
 8009ae2:	e756      	b.n	8009992 <_realloc_r+0xc2>
 8009ae4:	4580      	cmp	r8, r0
 8009ae6:	4607      	mov	r7, r0
 8009ae8:	dddf      	ble.n	8009aaa <_realloc_r+0x1da>
 8009aea:	4611      	mov	r1, r2
 8009aec:	4650      	mov	r0, sl
 8009aee:	f7fd f9e1 	bl	8006eb4 <_malloc_r>
 8009af2:	4607      	mov	r7, r0
 8009af4:	2800      	cmp	r0, #0
 8009af6:	d0ae      	beq.n	8009a56 <_realloc_r+0x186>
 8009af8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009afc:	f1a0 0208 	sub.w	r2, r0, #8
 8009b00:	f023 0301 	bic.w	r3, r3, #1
 8009b04:	444b      	add	r3, r9
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d120      	bne.n	8009b4c <_realloc_r+0x27c>
 8009b0a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009b0e:	f027 0703 	bic.w	r7, r7, #3
 8009b12:	4437      	add	r7, r6
 8009b14:	e73d      	b.n	8009992 <_realloc_r+0xc2>
 8009b16:	68a3      	ldr	r3, [r4, #8]
 8009b18:	2a24      	cmp	r2, #36	; 0x24
 8009b1a:	612b      	str	r3, [r5, #16]
 8009b1c:	68e3      	ldr	r3, [r4, #12]
 8009b1e:	bf18      	it	ne
 8009b20:	f105 0018 	addne.w	r0, r5, #24
 8009b24:	616b      	str	r3, [r5, #20]
 8009b26:	bf09      	itett	eq
 8009b28:	6923      	ldreq	r3, [r4, #16]
 8009b2a:	f104 0310 	addne.w	r3, r4, #16
 8009b2e:	61ab      	streq	r3, [r5, #24]
 8009b30:	6962      	ldreq	r2, [r4, #20]
 8009b32:	bf02      	ittt	eq
 8009b34:	f105 0020 	addeq.w	r0, r5, #32
 8009b38:	f104 0318 	addeq.w	r3, r4, #24
 8009b3c:	61ea      	streq	r2, [r5, #28]
 8009b3e:	e7c9      	b.n	8009ad4 <_realloc_r+0x204>
 8009b40:	4623      	mov	r3, r4
 8009b42:	e7c7      	b.n	8009ad4 <_realloc_r+0x204>
 8009b44:	4621      	mov	r1, r4
 8009b46:	f7ff fea9 	bl	800989c <memmove>
 8009b4a:	e7c9      	b.n	8009ae0 <_realloc_r+0x210>
 8009b4c:	1f32      	subs	r2, r6, #4
 8009b4e:	2a24      	cmp	r2, #36	; 0x24
 8009b50:	d82e      	bhi.n	8009bb0 <_realloc_r+0x2e0>
 8009b52:	2a13      	cmp	r2, #19
 8009b54:	d929      	bls.n	8009baa <_realloc_r+0x2da>
 8009b56:	6823      	ldr	r3, [r4, #0]
 8009b58:	2a1b      	cmp	r2, #27
 8009b5a:	6003      	str	r3, [r0, #0]
 8009b5c:	6863      	ldr	r3, [r4, #4]
 8009b5e:	6043      	str	r3, [r0, #4]
 8009b60:	d80e      	bhi.n	8009b80 <_realloc_r+0x2b0>
 8009b62:	f100 0308 	add.w	r3, r0, #8
 8009b66:	f104 0208 	add.w	r2, r4, #8
 8009b6a:	6811      	ldr	r1, [r2, #0]
 8009b6c:	6019      	str	r1, [r3, #0]
 8009b6e:	6851      	ldr	r1, [r2, #4]
 8009b70:	6059      	str	r1, [r3, #4]
 8009b72:	6892      	ldr	r2, [r2, #8]
 8009b74:	609a      	str	r2, [r3, #8]
 8009b76:	4621      	mov	r1, r4
 8009b78:	4650      	mov	r0, sl
 8009b7a:	f7ff fab3 	bl	80090e4 <_free_r>
 8009b7e:	e76a      	b.n	8009a56 <_realloc_r+0x186>
 8009b80:	68a3      	ldr	r3, [r4, #8]
 8009b82:	2a24      	cmp	r2, #36	; 0x24
 8009b84:	6083      	str	r3, [r0, #8]
 8009b86:	68e3      	ldr	r3, [r4, #12]
 8009b88:	bf18      	it	ne
 8009b8a:	f104 0210 	addne.w	r2, r4, #16
 8009b8e:	60c3      	str	r3, [r0, #12]
 8009b90:	bf09      	itett	eq
 8009b92:	6923      	ldreq	r3, [r4, #16]
 8009b94:	f100 0310 	addne.w	r3, r0, #16
 8009b98:	6103      	streq	r3, [r0, #16]
 8009b9a:	6961      	ldreq	r1, [r4, #20]
 8009b9c:	bf02      	ittt	eq
 8009b9e:	f100 0318 	addeq.w	r3, r0, #24
 8009ba2:	f104 0218 	addeq.w	r2, r4, #24
 8009ba6:	6141      	streq	r1, [r0, #20]
 8009ba8:	e7df      	b.n	8009b6a <_realloc_r+0x29a>
 8009baa:	4603      	mov	r3, r0
 8009bac:	4622      	mov	r2, r4
 8009bae:	e7dc      	b.n	8009b6a <_realloc_r+0x29a>
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	f7ff fe73 	bl	800989c <memmove>
 8009bb6:	e7de      	b.n	8009b76 <_realloc_r+0x2a6>
 8009bb8:	4637      	mov	r7, r6
 8009bba:	e6ea      	b.n	8009992 <_realloc_r+0xc2>
 8009bbc:	f003 0301 	and.w	r3, r3, #1
 8009bc0:	431f      	orrs	r7, r3
 8009bc2:	f8c9 7004 	str.w	r7, [r9, #4]
 8009bc6:	6853      	ldr	r3, [r2, #4]
 8009bc8:	f043 0301 	orr.w	r3, r3, #1
 8009bcc:	6053      	str	r3, [r2, #4]
 8009bce:	e6fc      	b.n	80099ca <_realloc_r+0xfa>
 8009bd0:	20000288 	.word	0x20000288

08009bd4 <_sbrk>:
 8009bd4:	4b04      	ldr	r3, [pc, #16]	; (8009be8 <_sbrk+0x14>)
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	6819      	ldr	r1, [r3, #0]
 8009bda:	b909      	cbnz	r1, 8009be0 <_sbrk+0xc>
 8009bdc:	4903      	ldr	r1, [pc, #12]	; (8009bec <_sbrk+0x18>)
 8009bde:	6019      	str	r1, [r3, #0]
 8009be0:	6818      	ldr	r0, [r3, #0]
 8009be2:	4402      	add	r2, r0
 8009be4:	601a      	str	r2, [r3, #0]
 8009be6:	4770      	bx	lr
 8009be8:	20000f00 	.word	0x20000f00
 8009bec:	2000164c 	.word	0x2000164c

08009bf0 <_init>:
 8009bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf2:	bf00      	nop
 8009bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf6:	bc08      	pop	{r3}
 8009bf8:	469e      	mov	lr, r3
 8009bfa:	4770      	bx	lr

08009bfc <_fini>:
 8009bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bfe:	bf00      	nop
 8009c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c02:	bc08      	pop	{r3}
 8009c04:	469e      	mov	lr, r3
 8009c06:	4770      	bx	lr
