verilog xil_defaultlib  \
"../../../bd/design_1/ipshared/2fbb/IO_reg.v" \
"../../../bd/design_1/ipshared/2fbb/alu.v" \
"../../../bd/design_1/ipshared/2fbb/decoder.v" \
"../../../bd/design_1/ipshared/2fbb/distribute.v" \
"../../../bd/design_1/ipshared/2fbb/timer.v" \
"../../../bd/design_1/ipshared/2fbb/pic16c56.v" \
"../../../bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" \
"../../../bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
