// Seed: 4175063306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_21;
  wor id_22, id_23;
  assign id_11 = -1;
  assign id_22 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    id_39,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    output tri0 id_13,
    output uwire id_14,
    input wand id_15,
    input supply0 id_16,
    input tri id_17,
    output wor id_18,
    input supply1 id_19,
    output supply1 id_20,
    input wand id_21,
    input supply0 id_22,
    input supply0 id_23,
    input wor id_24,
    output uwire id_25,
    input uwire id_26,
    output wire id_27,
    id_40,
    input uwire id_28,
    inout tri0 id_29,
    output tri0 id_30,
    inout supply0 id_31,
    output supply0 id_32,
    input supply0 id_33,
    input wor id_34#(.id_41("" - id_5 + id_26 & -1 - id_11)),
    output tri0 id_35,
    output tri1 id_36,
    input wire id_37
);
  assign id_12 = 1'b0;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40,
      id_40,
      id_39,
      id_39,
      id_40,
      id_39,
      id_40,
      id_40,
      id_40,
      id_40,
      id_39,
      id_40,
      id_39,
      id_40,
      id_40,
      id_40,
      id_39,
      id_39
  );
  wire id_42, id_43;
endmodule
