# Day 2

## Self study QnA

## Introduction to Digital Circuit Components
- Counter
- Pipeline
- Shift Register
- Memory

## Setup GNU Make
```
sudo apt update
sudo apt install make
make -v
```

## Introduction to SystemVerilog Design & Testbench
- Simple ALU Design
- Simple ALU Testbench

## Introduction to GNU Make

## Create Makefile for SystemVerilog Testbench

## Setup Xilinx Vivado
[Tutorial PDF](https://people-ece.vse.gmu.edu/coursewebpages/ECE/ECE448/S21/resources/Xilinx_Vivado_Installation_Instructions.pdf)
