module if_id_reg (
    input        clk,
    input        reset,
    input        flush,
    input        en,
    input  [31:0] pc_in,
    input  [31:0] instr_in,
    output reg [31:0] pc_out,
    output reg [31:0] instr_out
);
    always @(posedge clk) begin
        if (reset) begin
            pc_out    <= 32'b0;
            instr_out <= 32'b0;
        end else if (flush) begin
            pc_out    <= 32'b0;
            instr_out <= 32'b0;
        end else if (en) begin
            pc_out    <= pc_in;
            instr_out <= instr_in;
        end
    end
endmodule