v 20000220
L 300 600 600 600 3
L 300 0 600 0 3
A 40 300 400 -48 97 3
A 600 400 400 270 76 3
A 600 200 400 90 -76 3
P 1000 300 1300 300 1
{
T 1000 300 5 8 0 0 0 0
pin1=OUT
}
V 250 100 50 6
P 200 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
}
V 250 500 50 6
P 200 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin3=IN1
}
T 400 0 5 8 0 0 0 0
device=nand
T 400 100 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL
