Analysis & Synthesis report for Pipelined_ARMv8
Thu Dec 21 14:22:03 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1
 16. Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1|altsyncram_r092:altsyncram3
 17. Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 18. Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1
 19. Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1|altsyncram_f772:altsyncram3
 20. Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 21. Source assignments for sld_hub:sld_hub_inst
 22. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 23. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:n_mux_PCWrite
 24. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:n_mux_PC_inc_CB
 25. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:mux_met_branchreg
 26. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2
 28. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux2
 29. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux1
 30. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Reg2Loc
 31. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Branch
 32. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemRead
 33. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemtoReg
 34. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemWrite
 35. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_ALUSrc
 36. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_RegWrite
 37. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Uncondbranch
 38. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Branchreg
 39. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_RegWrite_BranchLink
 40. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_BL_write_register
 41. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux_zero_not_zero
 42. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|execution:execution|n_mux:n_mux
 43. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2
 45. Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB
 46. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 47. In-System Memory Content Editor Settings
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 21 14:22:02 2017   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; Pipelined_ARMv8                         ;
; Top-level Entity Name              ; op_bord                                 ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 5,750                                   ;
;     Total combinational functions  ; 5,750                                   ;
;     Dedicated logic registers      ; 3,048                                   ;
; Total registers                    ; 3048                                    ;
; Total pins                         ; 54                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 49,152                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; op_bord            ; Pipelined_ARMv8    ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+
; ID_EX.v                          ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/ID_EX.v                  ;
; instruction_fetch.V              ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_fetch.V      ;
; alu.v                            ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v                    ;
; alu_add.v                        ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/alu_add.v                ;
; alu_control.v                    ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/alu_control.v            ;
; control.v                        ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/control.v                ;
; n_mux.v                          ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v                  ;
; pc.v                             ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/pc.v                     ;
; registers.v                      ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v              ;
; shift_left_2.v                   ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/shift_left_2.v           ;
; sign_extend.v                    ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/sign_extend.v            ;
; PipelinedARMv8.v                 ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v         ;
; IF_ID.v                          ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v                  ;
; instruction_decode.v             ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_decode.v     ;
; execution.v                      ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/execution.v              ;
; memory.v                         ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/memory.v                 ;
; EX_MEM.v                         ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v                 ;
; MEM_WB.v                         ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/MEM_WB.v                 ;
; forwarding_unit.v                ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/forwarding_unit.v        ;
; hazard_detection_unit.v          ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v  ;
; op_bord.v                        ; yes             ; User Verilog HDL File            ; //Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v                ;
; data_memory_aangemaakt.v         ; yes             ; User Wizard-Generated File       ; //Mac/Home/Documents/COMAR/PipelinedARMv8/data_memory_aangemaakt.v ;
; rom.v                            ; yes             ; User Wizard-Generated File       ; //Mac/Home/Documents/COMAR/PipelinedARMv8/rom.v                    ;
; instructions.mif                 ; yes             ; User Memory Initialization File  ; //Mac/Home/Documents/COMAR/PipelinedARMv8/instructions.mif         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal81.inc                    ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                     ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_lsd1.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_lsd1.tdf   ;
; db/altsyncram_46d2.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_46d2.tdf   ;
; db/altsyncram_r092.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_r092.tdf   ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;
; db/altsyncram_e5i1.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_e5i1.tdf   ;
; db/altsyncram_9id2.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_9id2.tdf   ;
; db/altsyncram_f772.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_f772.tdf   ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd           ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 5,750   ;
;                                             ;         ;
; Total combinational functions               ; 5750    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 3989    ;
;     -- 3 input functions                    ; 1210    ;
;     -- <=2 input functions                  ; 551     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 5527    ;
;     -- arithmetic mode                      ; 223     ;
;                                             ;         ;
; Total registers                             ; 3048    ;
;     -- Dedicated logic registers            ; 3048    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 54      ;
; Total memory bits                           ; 49152   ;
; Maximum fan-out node                        ; iCLK_50 ;
; Maximum fan-out                             ; 2914    ;
; Total fan-out                               ; 31692   ;
; Average fan-out                             ; 3.54    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |op_bord                                                                  ; 5750 (2)          ; 3048 (0)     ; 49152       ; 0            ; 0       ; 0         ; 54   ; 0            ; |op_bord                                                                                                                                                                                                                            ; work         ;
;    |PipelinedARMv8:cpu|                                                   ; 5631 (0)          ; 2973 (0)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu                                                                                                                                                                                                         ; work         ;
;       |EX_MEM:EX_MEM|                                                     ; 168 (168)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|EX_MEM:EX_MEM                                                                                                                                                                                           ; work         ;
;       |ID_EX:ID_EX_pipeline_register|                                     ; 1461 (1461)       ; 186 (186)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register                                                                                                                                                                           ; work         ;
;       |IF_ID:IF_ID_pipeline_register|                                     ; 159 (159)         ; 158 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register                                                                                                                                                                           ; work         ;
;       |MEM_WB:MEM_WB|                                                     ; 135 (135)         ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|MEM_WB:MEM_WB                                                                                                                                                                                           ; work         ;
;       |execution:execution|                                               ; 1545 (128)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|execution:execution                                                                                                                                                                                     ; work         ;
;          |alu:alu|                                                        ; 1298 (1298)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu                                                                                                                                                                             ; work         ;
;          |alu_control:alu_control|                                        ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu_control:alu_control                                                                                                                                                             ; work         ;
;          |n_mux:n_mux|                                                    ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|execution:execution|n_mux:n_mux                                                                                                                                                                         ; work         ;
;       |forwarding_unit:forwarding_unit|                                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|forwarding_unit:forwarding_unit                                                                                                                                                                         ; work         ;
;       |hazard_detection_unit:hazard_detection_unit|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|hazard_detection_unit:hazard_detection_unit                                                                                                                                                             ; work         ;
;       |instruction_decode:instruction_decode|                             ; 1731 (2)          ; 2048 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode                                                                                                                                                                   ; work         ;
;          |alu_add:add_pc_m|                                               ; 252 (252)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|alu_add:add_pc_m                                                                                                                                                  ; work         ;
;          |control:control|                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|control:control                                                                                                                                                   ; work         ;
;          |n_mux:mux2|                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux2                                                                                                                                                        ; work         ;
;          |n_mux:n_mux_ALUSrc|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_ALUSrc                                                                                                                                                ; work         ;
;          |n_mux:n_mux_BL_write_register|                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_BL_write_register                                                                                                                                     ; work         ;
;          |n_mux:n_mux_MemRead|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemRead                                                                                                                                               ; work         ;
;          |n_mux:n_mux_MemWrite|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemWrite                                                                                                                                              ; work         ;
;          |n_mux:n_mux_Reg2Loc|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Reg2Loc                                                                                                                                               ; work         ;
;          |n_mux:n_mux_RegWrite|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_RegWrite                                                                                                                                              ; work         ;
;          |registers:registers|                                            ; 1393 (1393)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers                                                                                                                                               ; work         ;
;          |sign_extend:sign_extend|                                        ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|sign_extend:sign_extend                                                                                                                                           ; work         ;
;       |instruction_fetch:instruction_fetch|                               ; 153 (0)           ; 125 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch                                                                                                                                                                     ; work         ;
;          |alu_add:adder|                                                  ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|alu_add:adder                                                                                                                                                       ; work         ;
;          |pc:pc|                                                          ; 7 (7)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|pc:pc                                                                                                                                                               ; work         ;
;          |rom:instruction_memory|                                         ; 84 (0)            ; 61 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory                                                                                                                                              ; work         ;
;             |altsyncram:altsyncram_component|                             ; 84 (0)            ; 61 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component                                                                                                              ; work         ;
;                |altsyncram_lsd1:auto_generated|                           ; 84 (0)            ; 61 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated                                                                               ; work         ;
;                   |altsyncram_46d2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1                                                   ; work         ;
;                      |altsyncram_r092:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1|altsyncram_r092:altsyncram3                       ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 84 (62)           ; 61 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                     ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr  ; work         ;
;       |memory:memory|                                                     ; 186 (71)          ; 185 (91)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory                                                                                                                                                                                           ; work         ;
;          |data_memory_aangemaakt:data_memory_aangemaakt|                  ; 115 (0)           ; 94 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                             ; 115 (0)           ; 94 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_e5i1:auto_generated|                           ; 115 (0)           ; 94 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated                                                                              ; work         ;
;                   |altsyncram_9id2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1                                                  ; work         ;
;                      |altsyncram_f772:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1|altsyncram_f772:altsyncram3                      ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 115 (96)          ; 94 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |n_mux:n_mux_na_MEM_WB|                                             ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB                                                                                                                                                                                   ; work         ;
;    |sld_hub:sld_hub_inst|                                                 ; 117 (80)          ; 75 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|sld_hub:sld_hub_inst                                                                                                                                                                                                       ; work         ;
;       |sld_rom_sr:hub_info_reg|                                           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                               ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |op_bord|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1|altsyncram_r092:altsyncram3|ALTSYNCRAM  ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; instructions.mif ;
; PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1|altsyncram_f772:altsyncram3|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 64           ; 512          ; 64           ; 32768 ; data.mif         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------------------+---------------------+------------------------+
; PipelinedARMv8:cpu|forwarding_unit:forwarding_unit|ForwardA[1] ; GND                 ; yes                    ;
; PipelinedARMv8:cpu|forwarding_unit:forwarding_unit|ForwardA[0] ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2              ;                     ;                        ;
+----------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                              ;
+---------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                       ;   ;
+---------------------------------------------------------------------------------------+---+
; PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Reg2Loc|out[0]~1 ;   ;
; Number of logic cells representing combinational loops                                ; 1 ;
+---------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                 ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_out_out[0]             ; Merged with PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[0] ;
; PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_out_out[1]             ; Merged with PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[1] ;
; PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register|sign_extended_out[26..63] ; Merged with PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register|sign_extended_out[25] ;
; PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register|MemtoReg_out              ; Merged with PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register|MemRead_out           ;
; PipelinedARMv8:cpu|EX_MEM:EX_MEM|MemtoReg_out                              ; Merged with PipelinedARMv8:cpu|EX_MEM:EX_MEM|MemRead_out                           ;
; Total Number of Removed Registers = 42                                     ;                                                                                    ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3048  ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2530  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|memory:memory|write_data_switches[37]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|memory:memory|write_data_switches[0]                                                                                                                                                                                    ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[31][1]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[30][4]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[29][4]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[28][4]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[27][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[26][48]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[25][39]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[24][34]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[23][19]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[22][48]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[21][48]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[20][12]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[19][48]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[18][6]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[17][18]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[16][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[14][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[13][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[12][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[11][33]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[10][57]                                                                                                                                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[9][44]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[8][42]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[7][37]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[6][6]                                                                                                                                                 ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[5][11]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[4][12]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[3][20]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[2][63]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[1][47]                                                                                                                                                ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[0][46]                                                                                                                                                ;
; 4:1                ; 158 bits  ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |op_bord|PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|pc:pc|out[0]                                                                                                                                                                        ;
; 5:1                ; 62 bits   ; 186 LEs       ; 124 LEs              ; 62 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|pc:pc|out[4]                                                                                                                                                                        ;
; 33:1               ; 64 bits   ; 1408 LEs      ; 1408 LEs             ; 0 LEs                  ; Yes        ; |op_bord|PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register|read_data2_out[32]                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu_control:alu_control|Mux2                                                                                                                                                                        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|Mux11                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|control:control|Branchlink                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|sign_extend:sign_extend|out[11]                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|sign_extend:sign_extend|out[5]                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|sign_extend:sign_extend|out[2]                                                                                                                                                    ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|Mux33                                                                                                                                                         ;
; 17:1               ; 16 bits   ; 176 LEs       ; 128 LEs              ; 48 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux22                                                                                                                                                                                       ;
; 17:1               ; 16 bits   ; 176 LEs       ; 128 LEs              ; 48 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux47                                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux8                                                                                                                                                                                        ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux53                                                                                                                                                                                       ;
; 19:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux4                                                                                                                                                                                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux56                                                                                                                                                                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux2                                                                                                                                                                                        ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux60                                                                                                                                                                                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux0                                                                                                                                                                                        ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |op_bord|PipelinedARMv8:cpu|execution:execution|alu:alu|Mux63                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |op_bord|PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |op_bord|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |op_bord|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1|altsyncram_r092:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                          ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1|altsyncram_f772:altsyncram3 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                           ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:n_mux_PCWrite ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:n_mux_PC_inc_CB ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:mux_met_branchreg ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; instructions.mif     ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lsd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                                                   ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                                                                                 ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                                                                         ;
; width_word              ; 32                               ; Untyped                                                                                                                                                ;
; numwords                ; 256                              ; Untyped                                                                                                                                                ;
; widthad                 ; 8                                ; Untyped                                                                                                                                                ;
; shift_count_bits        ; 6                                ; Untyped                                                                                                                                                ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                                                                                ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                                                                                ;
; is_readable             ; 1                                ; Untyped                                                                                                                                                ;
; node_name               ; 1380928768                       ; Untyped                                                                                                                                                ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux2 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Reg2Loc ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Branch ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemRead ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemtoReg ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_MemWrite ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_ALUSrc ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_RegWrite ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Uncondbranch ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Branchreg ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_RegWrite_BranchLink ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_BL_write_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux_zero_not_zero ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|execution:execution|n_mux:n_mux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                         ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; data.mif             ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_e5i1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                                                            ; Type                                                                                                                    ;
+-------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                                                        ; Signed Integer                                                                                                          ;
; SLD_AUTO_INSTANCE_INDEX ; yes                                                              ; String                                                                                                                  ;
; SLD_IP_VERSION          ; 1                                                                ; Signed Integer                                                                                                          ;
; SLD_IP_MINOR_VERSION    ; 3                                                                ; Signed Integer                                                                                                          ;
; SLD_COMMON_IP_VERSION   ; 0                                                                ; Signed Integer                                                                                                          ;
; width_word              ; 64                                                               ; Untyped                                                                                                                 ;
; numwords                ; 256                                                              ; Untyped                                                                                                                 ;
; widthad                 ; 8                                                                ; Untyped                                                                                                                 ;
; shift_count_bits        ; 7                                                                ; Untyped                                                                                                                 ;
; cvalue                  ; 0000000000000000000000000000000000000000000000000000000000000000 ; Untyped                                                                                                                 ;
; is_data_in_ram          ; 1                                                                ; Untyped                                                                                                                 ;
; is_readable             ; 1                                                                ; Untyped                                                                                                                 ;
; node_name               ; 1145132097                                                       ; Untyped                                                                                                                 ;
+-------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 32    ; 256   ; Read/Write ; PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated  ;
; 1              ; DATA        ; 64    ; 256   ; Read/Write ; PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Dec 21 14:21:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8
Info: Found 1 design units, including 1 entities, in source file ID_EX.v
    Info: Found entity 1: ID_EX
Info: Found 1 design units, including 1 entities, in source file instruction_fetch.V
    Info: Found entity 1: instruction_fetch
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file alu_add.v
    Info: Found entity 1: alu_add
Info: Found 1 design units, including 1 entities, in source file alu_control.v
    Info: Found entity 1: alu_control
Info: Found 1 design units, including 1 entities, in source file and_poort.V
    Info: Found entity 1: and_poort
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file data_memory.v
    Info: Found entity 1: data_memory
Info: Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info: Found entity 1: instruction_memory
Info: Found 1 design units, including 1 entities, in source file n_mux.v
    Info: Found entity 1: n_mux
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file registers.v
    Info: Found entity 1: registers
Info: Found 0 design units, including 0 entities, in source file reverse_mux.V
Info: Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info: Found entity 1: shift_left_2
Info: Found 1 design units, including 1 entities, in source file sign_extend.v
    Info: Found entity 1: sign_extend
Info: Found 1 design units, including 1 entities, in source file PipelinedARMv8.v
    Info: Found entity 1: PipelinedARMv8
Info: Found 1 design units, including 1 entities, in source file IF_ID.v
    Info: Found entity 1: IF_ID
Info: Found 1 design units, including 1 entities, in source file instruction_decode.v
    Info: Found entity 1: instruction_decode
Info: Found 1 design units, including 1 entities, in source file execution.v
    Info: Found entity 1: execution
Info: Found 1 design units, including 1 entities, in source file memory.v
    Info: Found entity 1: memory
Info: Found 1 design units, including 1 entities, in source file EX_MEM.v
    Info: Found entity 1: EX_MEM
Info: Found 1 design units, including 1 entities, in source file MEM_WB.v
    Info: Found entity 1: MEM_WB
Info: Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info: Found entity 1: forwarding_unit
Info: Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info: Found entity 1: hazard_detection_unit
Info: Found 1 design units, including 1 entities, in source file op_bord.v
    Info: Found entity 1: op_bord
Info: Found 1 design units, including 1 entities, in source file data_memory_aangemaakt.v
    Info: Found entity 1: data_memory_aangemaakt
Info: Found 1 design units, including 1 entities, in source file rom.v
    Info: Found entity 1: rom
Info: Elaborating entity "op_bord" for the top level hierarchy
Info: Elaborating entity "PipelinedARMv8" for hierarchy "PipelinedARMv8:cpu"
Info: Elaborating entity "instruction_fetch" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch"
Info: Elaborating entity "pc" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|pc:pc"
Info: Elaborating entity "alu_add" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|alu_add:adder"
Info: Elaborating entity "n_mux" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|n_mux:n_mux_PCWrite"
Info: Elaborating entity "rom" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory"
Info: Elaborating entity "altsyncram" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "instructions.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lsd1.tdf
    Info: Found entity 1: altsyncram_lsd1
Info: Elaborating entity "altsyncram_lsd1" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_46d2.tdf
    Info: Found entity 1: altsyncram_46d2
Info: Elaborating entity "altsyncram_46d2" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r092.tdf
    Info: Found entity 1: altsyncram_r092
Info: Elaborating entity "altsyncram_r092" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|altsyncram_46d2:altsyncram1|altsyncram_r092:altsyncram3"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928768"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "PipelinedARMv8:cpu|instruction_fetch:instruction_fetch|rom:instruction_memory|altsyncram:altsyncram_component|altsyncram_lsd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "IF_ID" for hierarchy "PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register"
Info: Elaborating entity "instruction_decode" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode"
Info: Elaborating entity "n_mux" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:mux2"
Info: Elaborating entity "n_mux" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|n_mux:n_mux_Reg2Loc"
Info: Elaborating entity "control" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|control:control"
Info: Elaborating entity "registers" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers"
Info: Elaborating entity "sign_extend" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|sign_extend:sign_extend"
Info: Elaborating entity "shift_left_2" for hierarchy "PipelinedARMv8:cpu|instruction_decode:instruction_decode|shift_left_2:shift_left_2"
Info: Elaborating entity "hazard_detection_unit" for hierarchy "PipelinedARMv8:cpu|hazard_detection_unit:hazard_detection_unit"
Warning (10175): Verilog HDL warning at hazard_detection_unit.v(13): ignoring unsupported system task
Info: Elaborating entity "ID_EX" for hierarchy "PipelinedARMv8:cpu|ID_EX:ID_EX_pipeline_register"
Info: Elaborating entity "execution" for hierarchy "PipelinedARMv8:cpu|execution:execution"
Info: Elaborating entity "alu" for hierarchy "PipelinedARMv8:cpu|execution:execution|alu:alu"
Info: Elaborating entity "alu_control" for hierarchy "PipelinedARMv8:cpu|execution:execution|alu_control:alu_control"
Info: Elaborating entity "forwarding_unit" for hierarchy "PipelinedARMv8:cpu|forwarding_unit:forwarding_unit"
Warning (10240): Verilog HDL Always Construct warning at forwarding_unit.v(31): inferring latch(es) for variable "ForwardA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ForwardA[0]" at forwarding_unit.v(30)
Info (10041): Inferred latch for "ForwardA[1]" at forwarding_unit.v(30)
Info: Elaborating entity "EX_MEM" for hierarchy "PipelinedARMv8:cpu|EX_MEM:EX_MEM"
Info: Elaborating entity "memory" for hierarchy "PipelinedARMv8:cpu|memory:memory"
Warning (10230): Verilog HDL assignment warning at memory.v(17): truncated value with size 64 to match size of target (27)
Info: Elaborating entity "data_memory_aangemaakt" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt"
Info: Elaborating entity "altsyncram" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "64"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf
    Info: Found entity 1: altsyncram_e5i1
Info: Elaborating entity "altsyncram_e5i1" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9id2.tdf
    Info: Found entity 1: altsyncram_9id2
Info: Elaborating entity "altsyncram_9id2" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f772.tdf
    Info: Found entity 1: altsyncram_f772
Info: Elaborating entity "altsyncram_f772" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|altsyncram_9id2:altsyncram1|altsyncram_f772:altsyncram3"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1145132097"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "7"
    Info: Parameter "WIDTH_WORD" = "64"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "MEM_WB" for hierarchy "PipelinedARMv8:cpu|MEM_WB:MEM_WB"
Warning (12020): Port "ordered port 0" on the entity instantiation of "data_memory_aangemaakt" is connected to a signal of width 64. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "in2" on the entity instantiation of "n_mux_BL_write_register" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "instruction_memory" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file //Mac/Home/Documents/COMAR/PipelinedARMv8/Pipelined_ARMv8.map.smsg
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iKEY[1]"
    Warning (15610): No output dependent on input pin "iKEY[2]"
    Warning (15610): No output dependent on input pin "iKEY[3]"
Info: Implemented 7998 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 28 output pins
    Info: Implemented 7847 logic cells
    Info: Implemented 96 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Thu Dec 21 14:22:03 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //Mac/Home/Documents/COMAR/PipelinedARMv8/Pipelined_ARMv8.map.smsg.


