#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 20 17:30:17 2017
# Process ID: 3228
# Current directory: W:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_v_tc_1_0_synth_1
# Command line: vivado.exe -log hdmi_v_tc_1_0.vds -mode batch -messageDb vivado.pb -notrace -source hdmi_v_tc_1_0.tcl
# Log file: W:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_v_tc_1_0_synth_1/hdmi_v_tc_1_0.vds
# Journal file: W:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_v_tc_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_v_tc_1_0.tcl -notrace
Command: synth_design -top hdmi_v_tc_1_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 342.867 ; gain = 134.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_v_tc_1_0' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/synth/hdmi_v_tc_1_0.vhd:93]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 1 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7210' bound to instance 'U0' of component 'v_tc' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/synth/hdmi_v_tc_1_0.vhd:268]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_CONTROL bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_IRQEN bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_PIXEL_DELAY bound to: 0 - type: integer 
	Parameter C_LINE_DELAY bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
	Parameter C_FAMILY bound to: virtex5 - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_IRQ bound to: 1 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 5 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 29 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 17 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_AXI_WRITE bound to: 544'b0000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000 
	Parameter C_CORE_DEFAULT bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DBUFFER bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_DBUFFER bound to: 544'b0000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000111111111110000111111111111000001111111111100001111111111110000011111111111000011111111111100000000000000000000000000000000 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 6 - type: integer 
	Parameter C_VERSION_MINOR bound to: 1 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 128 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 10 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 45 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGISTER_SEL bound to: 18724 - type: integer 
	Parameter INPUTS bound to: 37 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGISTER_SEL bound to: 18724 - type: integer 
	Parameter INPUTS bound to: 17 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_LOCK_EN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdmi_v_tc_1_0' (11#1) [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/synth/hdmi_v_tc_1_0.vhd:93]
WARNING: [Synth 8-3331] design tc_detector has unconnected port det_interlace
WARNING: [Synth 8-3331] design tc_detector has unconnected port hblank
WARNING: [Synth 8-3331] design tc_detector has unconnected port vblank
WARNING: [Synth 8-3331] design tc_detector has unconnected port field_id
WARNING: [Synth 8-3331] design tc_detector has unconnected port active_chroma
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_clken
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_in
WARNING: [Synth 8-3331] design tc_top has unconnected port control[31]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[30]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[29]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[28]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[27]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[26]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[25]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[23]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[22]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[21]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[20]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[19]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[18]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[17]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[16]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[15]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[14]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[13]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[12]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_interlace
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 492.266 ; gain = 284.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 492.266 ; gain = 284.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [W:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_v_tc_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.runs/hdmi_v_tc_1_0_synth_1/dont_touch.xdc]
Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_v_tc_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_v_tc_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 741.805 ; gain = 1.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               45 Bit    Registers := 4     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 99    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 18    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 78    
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 10    
	   4 Input     27 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 6     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module video_clock_cross 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 3     
Module video_clock_cross__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
Module mux_tree 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 24    
	                7 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
Module mux_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
Module video_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 69    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     29 Bit        Muxes := 10    
	   4 Input     27 Bit        Muxes := 17    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module tc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 16    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 741.805 ; gain = 533.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/gen_vblank_d_reg )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[16] )
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/found_chroma_reg) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[11]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma_reg) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (gen_v0chroma_start_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_vstart_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[11]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[10]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[9]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[8]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[7]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[6]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[4]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[3]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[2]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/GEN_DETECTION.U_tc_DET/fsync_hstart_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/gen_vblank_d_reg) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/intr_status_int_reg[16]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/intr_error_int_reg[5]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/intr_error_int_reg[1]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3332] Sequential element (U_TC_TOP/intr_error_int_reg[0]) is unused and will be removed from module v_tc.
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][2]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][2]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][2]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][3]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][3]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][4]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][4]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][4]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][5]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][5]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][5]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][6]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][6]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][6]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][7]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][7]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][7]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][8]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][8]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][8]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][9]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][9]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][9]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][10]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][10]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][10]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][11]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][11]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][11]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][12]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][12]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][12]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][13]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][13]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][14]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][14]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][15]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][15]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][15]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][16]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][16]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][17]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][17]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][17]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0 /\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_lite_ipif.
INFO: [Synth 8-3332] Sequential element (I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_lite_ipif.
INFO: [Synth 8-3332] Sequential element (I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_lite_ipif.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]) is unused and will be removed from module mux_tree.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 741.805 ; gain = 533.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:39 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:42 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 741.805 ; gain = 533.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 704 to 112 by creating 6 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:47 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:47 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:48 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:48 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.read_ack_d_reg[4]                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/detect_en_d_reg[3]                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/generate_en_d_reg[3]                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |   101|
|3     |LUT2   |   128|
|4     |LUT3   |   632|
|5     |LUT4   |   161|
|6     |LUT5   |   169|
|7     |LUT6   |   386|
|8     |MUXF7  |   134|
|9     |SRL16E |     6|
|10    |FDRE   |  2890|
|11    |FDSE   |   254|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+----------------------------------+------+
|      |Instance                                    |Module                            |Cells |
+------+--------------------------------------------+----------------------------------+------+
|1     |top                                         |                                  |  4925|
|2     |  U0                                        |v_tc                              |  4925|
|3     |    U_VIDEO_CTRL                            |video_ctrl                        |  3917|
|4     |      \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I  |axi_lite_ipif                     |   103|
|5     |        I_SLAVE_ATTACHMENT                  |slave_attachment                  |   103|
|6     |          I_DECODER                         |address_decoder                   |    10|
|7     |      \AXI4_LITE_INTERFACE.CORE_MUX0        |mux_tree__parameterized0          |   130|
|8     |      \AXI4_LITE_INTERFACE.GENR_MUX0        |mux_tree                          |  1074|
|9     |      \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I   |video_clock_cross__parameterized0 |   105|
|10    |      \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I    |video_clock_cross                 |   765|
|11    |    U_TC_TOP                                |tc_top                            |  1005|
|12    |      \GEN_DETECTION.U_tc_DET               |tc_detector                       |   967|
+------+--------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 741.805 ; gain = 533.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 755 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 741.805 ; gain = 234.918
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 741.805 ; gain = 533.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc:2]
Finished Parsing XDC File [w:/feed_through/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
336 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1184.152 ; gain = 926.805
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1184.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 17:32:22 2017...
