
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004858  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404858  00404858  00014858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00404860  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000180  2040086c  004050cc  0002086c  2**2
                  ALLOC
  4 .stack        00002004  204009ec  0040524c  0002086c  2**0
                  ALLOC
  5 .heap         00000200  204029f0  00407250  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ef7a  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000259b  00000000  00000000  0002f86d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005da1  00000000  00000000  00031e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c00  00000000  00000000  00037ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc8  00000000  00000000  000387a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001faa7  00000000  00000000  00039371  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ceeb  00000000  00000000  00058e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c279  00000000  00000000  00065d03  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002640  00000000  00000000  000f1f7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029f0 	.word	0x204029f0
  400004:	00401391 	.word	0x00401391
  400008:	0040138d 	.word	0x0040138d
  40000c:	0040138d 	.word	0x0040138d
  400010:	0040138d 	.word	0x0040138d
  400014:	0040138d 	.word	0x0040138d
  400018:	0040138d 	.word	0x0040138d
	...
  40002c:	0040138d 	.word	0x0040138d
  400030:	0040138d 	.word	0x0040138d
  400034:	00000000 	.word	0x00000000
  400038:	0040138d 	.word	0x0040138d
  40003c:	0040138d 	.word	0x0040138d
  400040:	0040138d 	.word	0x0040138d
  400044:	0040138d 	.word	0x0040138d
  400048:	0040138d 	.word	0x0040138d
  40004c:	0040138d 	.word	0x0040138d
  400050:	0040138d 	.word	0x0040138d
  400054:	0040138d 	.word	0x0040138d
  400058:	0040138d 	.word	0x0040138d
  40005c:	0040138d 	.word	0x0040138d
  400060:	0040138d 	.word	0x0040138d
  400064:	00000000 	.word	0x00000000
  400068:	00401069 	.word	0x00401069
  40006c:	0040107d 	.word	0x0040107d
  400070:	00401091 	.word	0x00401091
  400074:	0040138d 	.word	0x0040138d
  400078:	0040138d 	.word	0x0040138d
  40007c:	0040138d 	.word	0x0040138d
  400080:	004010a5 	.word	0x004010a5
  400084:	004010b9 	.word	0x004010b9
  400088:	0040138d 	.word	0x0040138d
  40008c:	0040138d 	.word	0x0040138d
  400090:	0040138d 	.word	0x0040138d
  400094:	0040138d 	.word	0x0040138d
  400098:	0040138d 	.word	0x0040138d
  40009c:	004003fd 	.word	0x004003fd
  4000a0:	0040138d 	.word	0x0040138d
  4000a4:	0040138d 	.word	0x0040138d
  4000a8:	0040138d 	.word	0x0040138d
  4000ac:	0040138d 	.word	0x0040138d
  4000b0:	0040138d 	.word	0x0040138d
  4000b4:	00400f85 	.word	0x00400f85
  4000b8:	0040138d 	.word	0x0040138d
  4000bc:	0040138d 	.word	0x0040138d
  4000c0:	0040138d 	.word	0x0040138d
  4000c4:	0040138d 	.word	0x0040138d
  4000c8:	0040138d 	.word	0x0040138d
  4000cc:	0040138d 	.word	0x0040138d
  4000d0:	00000000 	.word	0x00000000
  4000d4:	0040138d 	.word	0x0040138d
  4000d8:	00000000 	.word	0x00000000
  4000dc:	0040138d 	.word	0x0040138d
  4000e0:	00400f99 	.word	0x00400f99
  4000e4:	0040138d 	.word	0x0040138d
  4000e8:	0040138d 	.word	0x0040138d
  4000ec:	0040138d 	.word	0x0040138d
  4000f0:	0040138d 	.word	0x0040138d
  4000f4:	0040138d 	.word	0x0040138d
  4000f8:	0040138d 	.word	0x0040138d
  4000fc:	0040138d 	.word	0x0040138d
  400100:	0040138d 	.word	0x0040138d
  400104:	0040138d 	.word	0x0040138d
  400108:	0040138d 	.word	0x0040138d
  40010c:	0040138d 	.word	0x0040138d
  400110:	0040138d 	.word	0x0040138d
	...
  400120:	0040138d 	.word	0x0040138d
  400124:	0040138d 	.word	0x0040138d
  400128:	0040138d 	.word	0x0040138d
  40012c:	0040138d 	.word	0x0040138d
  400130:	0040138d 	.word	0x0040138d
  400134:	00000000 	.word	0x00000000
  400138:	0040138d 	.word	0x0040138d
  40013c:	0040138d 	.word	0x0040138d

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00404860 	.word	0x00404860

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	00404860 	.word	0x00404860
  400194:	00404860 	.word	0x00404860
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	2040088c 	.word	0x2040088c
  4001b8:	20400889 	.word	0x20400889

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	0040125d 	.word	0x0040125d
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	00401375 	.word	0x00401375
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	00401249 	.word	0x00401249
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	0040135d 	.word	0x0040135d
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <TC_init>:
/**
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
 void TC_init( Tc *TC, uint32_t ID_TC,  uint32_t channel, uint32_t freq ){
  400368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40036c:	b085      	sub	sp, #20
  40036e:	4606      	mov	r6, r0
  400370:	460c      	mov	r4, r1
  400372:	4617      	mov	r7, r2
  400374:	4698      	mov	r8, r3
	 uint32_t ul_div;
	 uint32_t ul_tcclks;
	 uint32_t ul_sysclk = sysclk_get_cpu_hz();
	 
	 /* Configura o PMC */
	 pmc_enable_periph_clk(ID_TC);
  400376:	4608      	mov	r0, r1
  400378:	4b18      	ldr	r3, [pc, #96]	; (4003dc <TC_init+0x74>)
  40037a:	4798      	blx	r3

	 /** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	 tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40037c:	4d18      	ldr	r5, [pc, #96]	; (4003e0 <TC_init+0x78>)
  40037e:	9500      	str	r5, [sp, #0]
  400380:	ab02      	add	r3, sp, #8
  400382:	aa03      	add	r2, sp, #12
  400384:	4629      	mov	r1, r5
  400386:	4640      	mov	r0, r8
  400388:	f8df 906c 	ldr.w	r9, [pc, #108]	; 4003f8 <TC_init+0x90>
  40038c:	47c8      	blx	r9
	 tc_init(TC, channel, ul_tcclks | TC_CMR_CPCTRG);
  40038e:	9a02      	ldr	r2, [sp, #8]
  400390:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400394:	4639      	mov	r1, r7
  400396:	4630      	mov	r0, r6
  400398:	4b12      	ldr	r3, [pc, #72]	; (4003e4 <TC_init+0x7c>)
  40039a:	4798      	blx	r3
	 tc_write_rc(TC, channel, (ul_sysclk / ul_div) / freq);
  40039c:	9a03      	ldr	r2, [sp, #12]
  40039e:	fbb5 f2f2 	udiv	r2, r5, r2
  4003a2:	fbb2 f2f8 	udiv	r2, r2, r8
  4003a6:	4639      	mov	r1, r7
  4003a8:	4630      	mov	r0, r6
  4003aa:	4b0f      	ldr	r3, [pc, #60]	; (4003e8 <TC_init+0x80>)
  4003ac:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003ae:	b263      	sxtb	r3, r4
  4003b0:	095b      	lsrs	r3, r3, #5
  4003b2:	f004 041f 	and.w	r4, r4, #31
  4003b6:	2201      	movs	r2, #1
  4003b8:	fa02 f404 	lsl.w	r4, r2, r4
  4003bc:	4a0b      	ldr	r2, [pc, #44]	; (4003ec <TC_init+0x84>)
  4003be:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	 /* Configura e ativa interrupçcão no TC canal 0 */
	 NVIC_EnableIRQ((IRQn_Type) ID_TC);
	 tc_enable_interrupt(TC, channel, TC_IER_CPCS);
  4003c2:	2210      	movs	r2, #16
  4003c4:	4639      	mov	r1, r7
  4003c6:	4630      	mov	r0, r6
  4003c8:	4b09      	ldr	r3, [pc, #36]	; (4003f0 <TC_init+0x88>)
  4003ca:	4798      	blx	r3

	 /* Inicializa o canal 0 do TC */
	 tc_start(TC, channel);
  4003cc:	4639      	mov	r1, r7
  4003ce:	4630      	mov	r0, r6
  4003d0:	4b08      	ldr	r3, [pc, #32]	; (4003f4 <TC_init+0x8c>)
  4003d2:	4798      	blx	r3
 }
  4003d4:	b005      	add	sp, #20
  4003d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4003da:	bf00      	nop
  4003dc:	004011f5 	.word	0x004011f5
  4003e0:	11e1a300 	.word	0x11e1a300
  4003e4:	004009e9 	.word	0x004009e9
  4003e8:	00400a0d 	.word	0x00400a0d
  4003ec:	e000e100 	.word	0xe000e100
  4003f0:	00400a15 	.word	0x00400a15
  4003f4:	00400a05 	.word	0x00400a05
  4003f8:	00400a25 	.word	0x00400a25

004003fc <TC0_Handler>:
 void TC0_Handler(void){
  4003fc:	b570      	push	{r4, r5, r6, lr}
  4003fe:	b084      	sub	sp, #16
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  400400:	2100      	movs	r1, #0
  400402:	481f      	ldr	r0, [pc, #124]	; (400480 <TC0_Handler+0x84>)
  400404:	4b1f      	ldr	r3, [pc, #124]	; (400484 <TC0_Handler+0x88>)
  400406:	4798      	blx	r3
  400408:	9003      	str	r0, [sp, #12]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40040a:	9b03      	ldr	r3, [sp, #12]

	/** Muda o estado do LED */
	has_passed_second = !has_passed_second;
  40040c:	4a1e      	ldr	r2, [pc, #120]	; (400488 <TC0_Handler+0x8c>)
  40040e:	7813      	ldrb	r3, [r2, #0]
  400410:	f083 0301 	eor.w	r3, r3, #1
  400414:	7013      	strb	r3, [r2, #0]
	rtc_get_date(RTC, &ano, &mes, &dia, NULL);
  400416:	4e1d      	ldr	r6, [pc, #116]	; (40048c <TC0_Handler+0x90>)
  400418:	2300      	movs	r3, #0
  40041a:	9300      	str	r3, [sp, #0]
  40041c:	4b1c      	ldr	r3, [pc, #112]	; (400490 <TC0_Handler+0x94>)
  40041e:	4a1d      	ldr	r2, [pc, #116]	; (400494 <TC0_Handler+0x98>)
  400420:	491d      	ldr	r1, [pc, #116]	; (400498 <TC0_Handler+0x9c>)
  400422:	4630      	mov	r0, r6
  400424:	4c1d      	ldr	r4, [pc, #116]	; (40049c <TC0_Handler+0xa0>)
  400426:	47a0      	blx	r4
	rtc_get_time(RTC, &hora, &minuto, &segundo);
  400428:	4c1d      	ldr	r4, [pc, #116]	; (4004a0 <TC0_Handler+0xa4>)
  40042a:	4d1e      	ldr	r5, [pc, #120]	; (4004a4 <TC0_Handler+0xa8>)
  40042c:	4b1e      	ldr	r3, [pc, #120]	; (4004a8 <TC0_Handler+0xac>)
  40042e:	4622      	mov	r2, r4
  400430:	4629      	mov	r1, r5
  400432:	4630      	mov	r0, r6
  400434:	4e1d      	ldr	r6, [pc, #116]	; (4004ac <TC0_Handler+0xb0>)
  400436:	47b0      	blx	r6
	printf("%02dh%02d : Temperatura Interna %dC \r\n",
  400438:	6829      	ldr	r1, [r5, #0]
  40043a:	6822      	ldr	r2, [r4, #0]
			hora,
			minuto,
			(uint32_t) convert_adc_to_temp(g_ul_value));
  40043c:	4b1c      	ldr	r3, [pc, #112]	; (4004b0 <TC0_Handler+0xb4>)
  40043e:	6818      	ldr	r0, [r3, #0]

	/** Muda o estado do LED */
	has_passed_second = !has_passed_second;
	rtc_get_date(RTC, &ano, &mes, &dia, NULL);
	rtc_get_time(RTC, &hora, &minuto, &segundo);
	printf("%02dh%02d : Temperatura Interna %dC \r\n",
  400440:	f640 43e4 	movw	r3, #3300	; 0xce4
  400444:	fb03 f000 	mul.w	r0, r3, r0
  400448:	4b1a      	ldr	r3, [pc, #104]	; (4004b4 <TC0_Handler+0xb8>)
  40044a:	fba3 4300 	umull	r4, r3, r3, r0
  40044e:	1ac0      	subs	r0, r0, r3
  400450:	eb03 0350 	add.w	r3, r3, r0, lsr #1
  400454:	0adb      	lsrs	r3, r3, #11
  400456:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
  40045a:	2064      	movs	r0, #100	; 0x64
  40045c:	fb00 f303 	mul.w	r3, r0, r3
  400460:	4815      	ldr	r0, [pc, #84]	; (4004b8 <TC0_Handler+0xbc>)
  400462:	fb80 4003 	smull	r4, r0, r0, r3
  400466:	4418      	add	r0, r3
  400468:	17db      	asrs	r3, r3, #31
  40046a:	ebc3 13e0 	rsb	r3, r3, r0, asr #7
  40046e:	331b      	adds	r3, #27
  400470:	4812      	ldr	r0, [pc, #72]	; (4004bc <TC0_Handler+0xc0>)
  400472:	4c13      	ldr	r4, [pc, #76]	; (4004c0 <TC0_Handler+0xc4>)
  400474:	47a0      	blx	r4
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  400476:	2202      	movs	r2, #2
  400478:	4b12      	ldr	r3, [pc, #72]	; (4004c4 <TC0_Handler+0xc8>)
  40047a:	601a      	str	r2, [r3, #0]
			hora,
			minuto,
			(uint32_t) convert_adc_to_temp(g_ul_value));
	afec_start_software_conversion(AFEC0);
}
  40047c:	b004      	add	sp, #16
  40047e:	bd70      	pop	{r4, r5, r6, pc}
  400480:	4000c000 	.word	0x4000c000
  400484:	00400a1d 	.word	0x00400a1d
  400488:	20400888 	.word	0x20400888
  40048c:	400e1860 	.word	0x400e1860
  400490:	20400940 	.word	0x20400940
  400494:	20400950 	.word	0x20400950
  400498:	20400948 	.word	0x20400948
  40049c:	00400859 	.word	0x00400859
  4004a0:	2040093c 	.word	0x2040093c
  4004a4:	20400944 	.word	0x20400944
  4004a8:	2040094c 	.word	0x2040094c
  4004ac:	004006d5 	.word	0x004006d5
  4004b0:	2040088c 	.word	0x2040088c
  4004b4:	00100101 	.word	0x00100101
  4004b8:	8ca29c05 	.word	0x8ca29c05
  4004bc:	00404750 	.word	0x00404750
  4004c0:	004016a9 	.word	0x004016a9
  4004c4:	4003c000 	.word	0x4003c000

004004c8 <RTC_init>:

void RTC_init(){
  4004c8:	b530      	push	{r4, r5, lr}
  4004ca:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4004cc:	2002      	movs	r0, #2
  4004ce:	4b0c      	ldr	r3, [pc, #48]	; (400500 <RTC_init+0x38>)
  4004d0:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  4004d2:	4c0c      	ldr	r4, [pc, #48]	; (400504 <RTC_init+0x3c>)
  4004d4:	2100      	movs	r1, #0
  4004d6:	4620      	mov	r0, r4
  4004d8:	4b0b      	ldr	r3, [pc, #44]	; (400508 <RTC_init+0x40>)
  4004da:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  4004dc:	230d      	movs	r3, #13
  4004de:	9300      	str	r3, [sp, #0]
  4004e0:	231b      	movs	r3, #27
  4004e2:	2204      	movs	r2, #4
  4004e4:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4004e8:	4620      	mov	r0, r4
  4004ea:	4d08      	ldr	r5, [pc, #32]	; (40050c <RTC_init+0x44>)
  4004ec:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  4004ee:	2300      	movs	r3, #0
  4004f0:	2205      	movs	r2, #5
  4004f2:	2109      	movs	r1, #9
  4004f4:	4620      	mov	r0, r4
  4004f6:	4c06      	ldr	r4, [pc, #24]	; (400510 <RTC_init+0x48>)
  4004f8:	47a0      	blx	r4
	
}
  4004fa:	b003      	add	sp, #12
  4004fc:	bd30      	pop	{r4, r5, pc}
  4004fe:	bf00      	nop
  400500:	004011f5 	.word	0x004011f5
  400504:	400e1860 	.word	0x400e1860
  400508:	004006bd 	.word	0x004006bd
  40050c:	004008cd 	.word	0x004008cd
  400510:	00400731 	.word	0x00400731

00400514 <main>:


int main(void)
{
  400514:	b5f0      	push	{r4, r5, r6, r7, lr}
  400516:	b095      	sub	sp, #84	; 0x54

	/* Initialize the SAM system. */
	sysclk_init();
  400518:	4b48      	ldr	r3, [pc, #288]	; (40063c <main+0x128>)
  40051a:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40051c:	200a      	movs	r0, #10
  40051e:	4c48      	ldr	r4, [pc, #288]	; (400640 <main+0x12c>)
  400520:	47a0      	blx	r4
  400522:	200b      	movs	r0, #11
  400524:	47a0      	blx	r4
  400526:	200c      	movs	r0, #12
  400528:	47a0      	blx	r4
  40052a:	2010      	movs	r0, #16
  40052c:	47a0      	blx	r4
  40052e:	2011      	movs	r0, #17
  400530:	47a0      	blx	r4
  ioport_init();
  board_init();
  400532:	4b44      	ldr	r3, [pc, #272]	; (400644 <main+0x130>)
  400534:	4798      	blx	r3
  400536:	200e      	movs	r0, #14
  400538:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40053a:	4e43      	ldr	r6, [pc, #268]	; (400648 <main+0x134>)
  40053c:	4b43      	ldr	r3, [pc, #268]	; (40064c <main+0x138>)
  40053e:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400540:	4a43      	ldr	r2, [pc, #268]	; (400650 <main+0x13c>)
  400542:	4b44      	ldr	r3, [pc, #272]	; (400654 <main+0x140>)
  400544:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400546:	4a44      	ldr	r2, [pc, #272]	; (400658 <main+0x144>)
  400548:	4b44      	ldr	r3, [pc, #272]	; (40065c <main+0x148>)
  40054a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40054c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400550:	9305      	str	r3, [sp, #20]
	usart_settings.char_length = opt->charlength;
  400552:	23c0      	movs	r3, #192	; 0xc0
  400554:	9306      	str	r3, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  400556:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40055a:	9707      	str	r7, [sp, #28]
	usart_settings.stop_bits= opt->stopbits;
  40055c:	2500      	movs	r5, #0
  40055e:	9508      	str	r5, [sp, #32]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400560:	9509      	str	r5, [sp, #36]	; 0x24
  400562:	200e      	movs	r0, #14
  400564:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400566:	4a3e      	ldr	r2, [pc, #248]	; (400660 <main+0x14c>)
  400568:	a905      	add	r1, sp, #20
  40056a:	4630      	mov	r0, r6
  40056c:	4b3d      	ldr	r3, [pc, #244]	; (400664 <main+0x150>)
  40056e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400570:	4630      	mov	r0, r6
  400572:	4b3d      	ldr	r3, [pc, #244]	; (400668 <main+0x154>)
  400574:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400576:	4630      	mov	r0, r6
  400578:	4b3c      	ldr	r3, [pc, #240]	; (40066c <main+0x158>)
  40057a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40057c:	4e3c      	ldr	r6, [pc, #240]	; (400670 <main+0x15c>)
  40057e:	6833      	ldr	r3, [r6, #0]
  400580:	4629      	mov	r1, r5
  400582:	6898      	ldr	r0, [r3, #8]
  400584:	4c3b      	ldr	r4, [pc, #236]	; (400674 <main+0x160>)
  400586:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400588:	6833      	ldr	r3, [r6, #0]
  40058a:	4629      	mov	r1, r5
  40058c:	6858      	ldr	r0, [r3, #4]
  40058e:	47a0      	blx	r4

  /* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400590:	4839      	ldr	r0, [pc, #228]	; (400678 <main+0x164>)
  400592:	4b3a      	ldr	r3, [pc, #232]	; (40067c <main+0x168>)
  400594:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400596:	4c3a      	ldr	r4, [pc, #232]	; (400680 <main+0x16c>)
  400598:	4620      	mov	r0, r4
  40059a:	4b3a      	ldr	r3, [pc, #232]	; (400684 <main+0x170>)
  40059c:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  40059e:	a80e      	add	r0, sp, #56	; 0x38
  4005a0:	4b39      	ldr	r3, [pc, #228]	; (400688 <main+0x174>)
  4005a2:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  4005a4:	a90e      	add	r1, sp, #56	; 0x38
  4005a6:	4620      	mov	r0, r4
  4005a8:	4b38      	ldr	r3, [pc, #224]	; (40068c <main+0x178>)
  4005aa:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  4005ac:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4005ae:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  4005b2:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  4005b4:	2301      	movs	r3, #1
  4005b6:	4a36      	ldr	r2, [pc, #216]	; (400690 <main+0x17c>)
  4005b8:	210b      	movs	r1, #11
  4005ba:	4620      	mov	r0, r4
  4005bc:	4e35      	ldr	r6, [pc, #212]	; (400694 <main+0x180>)
  4005be:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  4005c0:	a80d      	add	r0, sp, #52	; 0x34
  4005c2:	4b35      	ldr	r3, [pc, #212]	; (400698 <main+0x184>)
  4005c4:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4005c6:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  4005ca:	aa0d      	add	r2, sp, #52	; 0x34
  4005cc:	210b      	movs	r1, #11
  4005ce:	4620      	mov	r0, r4
  4005d0:	4b32      	ldr	r3, [pc, #200]	; (40069c <main+0x188>)
  4005d2:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4005d4:	230b      	movs	r3, #11
  4005d6:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005d8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005dc:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005de:	a80b      	add	r0, sp, #44	; 0x2c
  4005e0:	4b2f      	ldr	r3, [pc, #188]	; (4006a0 <main+0x18c>)
  4005e2:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005e4:	a90b      	add	r1, sp, #44	; 0x2c
  4005e6:	4620      	mov	r0, r4
  4005e8:	4b2e      	ldr	r3, [pc, #184]	; (4006a4 <main+0x190>)
  4005ea:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005ec:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4005ee:	2302      	movs	r3, #2
  4005f0:	6023      	str	r3, [r4, #0]
  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
    afec_start_software_conversion(AFEC0);
	
	
	TC_init(TC0, ID_TC0, 0, 1);
  4005f2:	f5a4 3440 	sub.w	r4, r4, #196608	; 0x30000
  4005f6:	2301      	movs	r3, #1
  4005f8:	462a      	mov	r2, r5
  4005fa:	2117      	movs	r1, #23
  4005fc:	4620      	mov	r0, r4
  4005fe:	4e2a      	ldr	r6, [pc, #168]	; (4006a8 <main+0x194>)
  400600:	47b0      	blx	r6
	tc_start(TC0, 0);
  400602:	4629      	mov	r1, r5
  400604:	4620      	mov	r0, r4
  400606:	4b29      	ldr	r3, [pc, #164]	; (4006ac <main+0x198>)
  400608:	4798      	blx	r3

	  /** Configura RTC */
	  RTC_init();
  40060a:	4b29      	ldr	r3, [pc, #164]	; (4006b0 <main+0x19c>)
  40060c:	4798      	blx	r3

	  /* configura alarme do RTC */
	  rtc_set_date_alarm(RTC, 1, MOUNTH, 1, DAY);
  40060e:	f504 2455 	add.w	r4, r4, #872448	; 0xd5000
  400612:	f504 6406 	add.w	r4, r4, #2144	; 0x860
  400616:	231b      	movs	r3, #27
  400618:	9300      	str	r3, [sp, #0]
  40061a:	2301      	movs	r3, #1
  40061c:	2204      	movs	r2, #4
  40061e:	4619      	mov	r1, r3
  400620:	4620      	mov	r0, r4
  400622:	4d24      	ldr	r5, [pc, #144]	; (4006b4 <main+0x1a0>)
  400624:	47a8      	blx	r5
	  rtc_set_time_alarm(RTC, 1, HOUR, 1, MINUTE, 1, SECOND + 1);
  400626:	2101      	movs	r1, #1
  400628:	9102      	str	r1, [sp, #8]
  40062a:	9101      	str	r1, [sp, #4]
  40062c:	2305      	movs	r3, #5
  40062e:	9300      	str	r3, [sp, #0]
  400630:	460b      	mov	r3, r1
  400632:	2209      	movs	r2, #9
  400634:	4620      	mov	r0, r4
  400636:	4c20      	ldr	r4, [pc, #128]	; (4006b8 <main+0x1a4>)
  400638:	47a0      	blx	r4
  40063a:	e7fe      	b.n	40063a <main+0x126>
  40063c:	00400a99 	.word	0x00400a99
  400640:	004011f5 	.word	0x004011f5
  400644:	00400b95 	.word	0x00400b95
  400648:	40028000 	.word	0x40028000
  40064c:	20400964 	.word	0x20400964
  400650:	00400295 	.word	0x00400295
  400654:	20400960 	.word	0x20400960
  400658:	004001bd 	.word	0x004001bd
  40065c:	2040095c 	.word	0x2040095c
  400660:	08f0d180 	.word	0x08f0d180
  400664:	004012f9 	.word	0x004012f9
  400668:	0040134d 	.word	0x0040134d
  40066c:	00401355 	.word	0x00401355
  400670:	20400430 	.word	0x20400430
  400674:	004017e5 	.word	0x004017e5
  400678:	00404778 	.word	0x00404778
  40067c:	004017d5 	.word	0x004017d5
  400680:	4003c000 	.word	0x4003c000
  400684:	00400fad 	.word	0x00400fad
  400688:	00400ddd 	.word	0x00400ddd
  40068c:	00400e2d 	.word	0x00400e2d
  400690:	0040019d 	.word	0x0040019d
  400694:	00400f2d 	.word	0x00400f2d
  400698:	00400e0d 	.word	0x00400e0d
  40069c:	00400d99 	.word	0x00400d99
  4006a0:	00400e19 	.word	0x00400e19
  4006a4:	00400dc9 	.word	0x00400dc9
  4006a8:	00400369 	.word	0x00400369
  4006ac:	00400a05 	.word	0x00400a05
  4006b0:	004004c9 	.word	0x004004c9
  4006b4:	00400985 	.word	0x00400985
  4006b8:	004007c1 	.word	0x004007c1

004006bc <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4006bc:	b121      	cbz	r1, 4006c8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4006be:	6843      	ldr	r3, [r0, #4]
  4006c0:	f043 0301 	orr.w	r3, r3, #1
  4006c4:	6043      	str	r3, [r0, #4]
  4006c6:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4006c8:	6843      	ldr	r3, [r0, #4]
  4006ca:	f023 0301 	bic.w	r3, r3, #1
  4006ce:	6043      	str	r3, [r0, #4]
  4006d0:	4770      	bx	lr
  4006d2:	bf00      	nop

004006d4 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4006d4:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4006d6:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4006d8:	6884      	ldr	r4, [r0, #8]
  4006da:	42a5      	cmp	r5, r4
  4006dc:	d003      	beq.n	4006e6 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4006de:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  4006e0:	6885      	ldr	r5, [r0, #8]
  4006e2:	42a5      	cmp	r5, r4
  4006e4:	d1fb      	bne.n	4006de <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  4006e6:	b161      	cbz	r1, 400702 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4006e8:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4006ec:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4006f0:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4006f4:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4006f8:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4006fc:	bf18      	it	ne
  4006fe:	300c      	addne	r0, #12
  400700:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400702:	b142      	cbz	r2, 400716 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400704:	f3c4 3102 	ubfx	r1, r4, #12, #3
  400708:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40070c:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400710:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400714:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400716:	b143      	cbz	r3, 40072a <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400718:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40071c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400720:	f004 040f 	and.w	r4, r4, #15
  400724:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  400728:	601c      	str	r4, [r3, #0]
	}
}
  40072a:	bc30      	pop	{r4, r5}
  40072c:	4770      	bx	lr
  40072e:	bf00      	nop

00400730 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400730:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400732:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400734:	f014 0f01 	tst.w	r4, #1
  400738:	d005      	beq.n	400746 <rtc_set_time+0x16>
  40073a:	290c      	cmp	r1, #12
  40073c:	d903      	bls.n	400746 <rtc_set_time+0x16>
			ul_hour -= 12;
  40073e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400740:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400744:	e000      	b.n	400748 <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  400746:	2600      	movs	r6, #0
  400748:	4c1c      	ldr	r4, [pc, #112]	; (4007bc <rtc_set_time+0x8c>)
  40074a:	fba4 5703 	umull	r5, r7, r4, r3
  40074e:	08ff      	lsrs	r7, r7, #3
  400750:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  400754:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400758:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  40075c:	fba4 7502 	umull	r7, r5, r4, r2
  400760:	08ed      	lsrs	r5, r5, #3
  400762:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  400766:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40076a:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  40076e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400772:	4332      	orrs	r2, r6
  400774:	fba4 4301 	umull	r4, r3, r4, r1
  400778:	08db      	lsrs	r3, r3, #3
  40077a:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40077e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400782:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  400786:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40078a:	6983      	ldr	r3, [r0, #24]
  40078c:	f013 0f04 	tst.w	r3, #4
  400790:	d0fb      	beq.n	40078a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400792:	6803      	ldr	r3, [r0, #0]
  400794:	f043 0301 	orr.w	r3, r3, #1
  400798:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40079a:	6983      	ldr	r3, [r0, #24]
  40079c:	f013 0f01 	tst.w	r3, #1
  4007a0:	d0fb      	beq.n	40079a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4007a2:	2301      	movs	r3, #1
  4007a4:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  4007a6:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4007a8:	6803      	ldr	r3, [r0, #0]
  4007aa:	f023 0301 	bic.w	r3, r3, #1
  4007ae:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4007b0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4007b2:	f000 0001 	and.w	r0, r0, #1
  4007b6:	bcf0      	pop	{r4, r5, r6, r7}
  4007b8:	4770      	bx	lr
  4007ba:	bf00      	nop
  4007bc:	cccccccd 	.word	0xcccccccd

004007c0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4007c0:	b4f0      	push	{r4, r5, r6, r7}
  4007c2:	9c04      	ldr	r4, [sp, #16]
  4007c4:	9d06      	ldr	r5, [sp, #24]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4007c6:	b1b9      	cbz	r1, 4007f8 <rtc_set_time_alarm+0x38>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4007c8:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4007ca:	f011 0f01 	tst.w	r1, #1
  4007ce:	d005      	beq.n	4007dc <rtc_set_time_alarm+0x1c>
  4007d0:	2a0c      	cmp	r2, #12
  4007d2:	d903      	bls.n	4007dc <rtc_set_time_alarm+0x1c>
				ul_hour -= 12;
  4007d4:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4007d6:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4007da:	e000      	b.n	4007de <rtc_set_time_alarm+0x1e>
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
	uint32_t ul_alarm = 0;
  4007dc:	2700      	movs	r7, #0
				ul_hour -= 12;
				ul_alarm |= RTC_TIMR_AMPM;
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4007de:	491b      	ldr	r1, [pc, #108]	; (40084c <rtc_set_time_alarm+0x8c>)
  4007e0:	fba1 6102 	umull	r6, r1, r1, r2
  4007e4:	08c9      	lsrs	r1, r1, #3
  4007e6:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4007ea:	eba2 0246 	sub.w	r2, r2, r6, lsl #1
  4007ee:	0412      	lsls	r2, r2, #16
  4007f0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4007f4:	433a      	orrs	r2, r7
  4007f6:	e000      	b.n	4007fa <rtc_set_time_alarm+0x3a>
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
	uint32_t ul_alarm = 0;
  4007f8:	2200      	movs	r2, #0
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4007fa:	b15b      	cbz	r3, 400814 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4007fc:	4b13      	ldr	r3, [pc, #76]	; (40084c <rtc_set_time_alarm+0x8c>)
  4007fe:	fba3 1304 	umull	r1, r3, r3, r4
  400802:	08db      	lsrs	r3, r3, #3
  400804:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  400808:	eba4 0441 	sub.w	r4, r4, r1, lsl #1
  40080c:	0224      	lsls	r4, r4, #8
  40080e:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400812:	4322      	orrs	r2, r4
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400814:	9b05      	ldr	r3, [sp, #20]
  400816:	b153      	cbz	r3, 40082e <rtc_set_time_alarm+0x6e>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400818:	4b0c      	ldr	r3, [pc, #48]	; (40084c <rtc_set_time_alarm+0x8c>)
  40081a:	fba3 1305 	umull	r1, r3, r3, r5
  40081e:	08db      	lsrs	r3, r3, #3
  400820:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  400824:	eba5 0541 	sub.w	r5, r5, r1, lsl #1
  400828:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
  40082c:	431a      	orrs	r2, r3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40082e:	6901      	ldr	r1, [r0, #16]
  400830:	4b07      	ldr	r3, [pc, #28]	; (400850 <rtc_set_time_alarm+0x90>)
  400832:	400b      	ands	r3, r1
  400834:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400836:	6102      	str	r2, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400838:	6902      	ldr	r2, [r0, #16]
  40083a:	4b06      	ldr	r3, [pc, #24]	; (400854 <rtc_set_time_alarm+0x94>)
  40083c:	4313      	orrs	r3, r2
  40083e:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  400840:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400842:	f000 0004 	and.w	r0, r0, #4
  400846:	bcf0      	pop	{r4, r5, r6, r7}
  400848:	4770      	bx	lr
  40084a:	bf00      	nop
  40084c:	cccccccd 	.word	0xcccccccd
  400850:	ff7f7f7f 	.word	0xff7f7f7f
  400854:	00808080 	.word	0x00808080

00400858 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400858:	b4f0      	push	{r4, r5, r6, r7}
  40085a:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  40085c:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40085e:	68c4      	ldr	r4, [r0, #12]
  400860:	42a5      	cmp	r5, r4
  400862:	d003      	beq.n	40086c <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400864:	68c4      	ldr	r4, [r0, #12]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  400866:	68c5      	ldr	r5, [r0, #12]
  400868:	42a5      	cmp	r5, r4
  40086a:	d1fb      	bne.n	400864 <rtc_get_date+0xc>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  40086c:	b199      	cbz	r1, 400896 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40086e:	f3c4 1002 	ubfx	r0, r4, #4, #3
  400872:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400876:	f004 000f 	and.w	r0, r4, #15
  40087a:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40087e:	f3c4 3003 	ubfx	r0, r4, #12, #4
  400882:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400886:	f3c4 2703 	ubfx	r7, r4, #8, #4
  40088a:	eb07 0040 	add.w	r0, r7, r0, lsl #1
  40088e:	2764      	movs	r7, #100	; 0x64
  400890:	fb07 0005 	mla	r0, r7, r5, r0
  400894:	6008      	str	r0, [r1, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  400896:	b142      	cbz	r2, 4008aa <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400898:	f3c4 5100 	ubfx	r1, r4, #20, #1
  40089c:	0088      	lsls	r0, r1, #2
  40089e:	4401      	add	r1, r0
  4008a0:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4008a4:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4008a8:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4008aa:	b143      	cbz	r3, 4008be <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4008ac:	f3c4 7201 	ubfx	r2, r4, #28, #2
  4008b0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4008b4:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4008b8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4008bc:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4008be:	b116      	cbz	r6, 4008c6 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4008c0:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4008c4:	6034      	str	r4, [r6, #0]
	}
}
  4008c6:	bcf0      	pop	{r4, r5, r6, r7}
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop

004008cc <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4008cc:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4008ce:	4e2a      	ldr	r6, [pc, #168]	; (400978 <rtc_set_date+0xac>)
  4008d0:	fba6 4e03 	umull	r4, lr, r6, r3
  4008d4:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  4008d8:	9c05      	ldr	r4, [sp, #20]
  4008da:	0564      	lsls	r4, r4, #21
  4008dc:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  4008e0:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  4008e4:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  4008e8:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  4008ec:	fba6 4302 	umull	r4, r3, r6, r2
  4008f0:	08db      	lsrs	r3, r3, #3
  4008f2:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  4008f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4008fa:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  4008fe:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  400902:	4b1e      	ldr	r3, [pc, #120]	; (40097c <rtc_set_date+0xb0>)
  400904:	fba3 2301 	umull	r2, r3, r3, r1
  400908:	099b      	lsrs	r3, r3, #6
  40090a:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  40090e:	4c1c      	ldr	r4, [pc, #112]	; (400980 <rtc_set_date+0xb4>)
  400910:	fba4 3401 	umull	r3, r4, r4, r1
  400914:	0963      	lsrs	r3, r4, #5
  400916:	fba6 5403 	umull	r5, r4, r6, r3
  40091a:	08e4      	lsrs	r4, r4, #3
  40091c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400920:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  400924:	4313      	orrs	r3, r2
  400926:	fba6 2401 	umull	r2, r4, r6, r1
  40092a:	08e4      	lsrs	r4, r4, #3
  40092c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  400930:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  400934:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400938:	fba6 2604 	umull	r2, r6, r6, r4
  40093c:	08f6      	lsrs	r6, r6, #3
  40093e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  400942:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  400946:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40094a:	6983      	ldr	r3, [r0, #24]
  40094c:	f013 0f04 	tst.w	r3, #4
  400950:	d0fb      	beq.n	40094a <rtc_set_date+0x7e>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400952:	6803      	ldr	r3, [r0, #0]
  400954:	f043 0302 	orr.w	r3, r3, #2
  400958:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40095a:	6983      	ldr	r3, [r0, #24]
  40095c:	f013 0f01 	tst.w	r3, #1
  400960:	d0fb      	beq.n	40095a <rtc_set_date+0x8e>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400962:	2301      	movs	r3, #1
  400964:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400966:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400968:	6803      	ldr	r3, [r0, #0]
  40096a:	f023 0302 	bic.w	r3, r3, #2
  40096e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400970:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400972:	f000 0002 	and.w	r0, r0, #2
  400976:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400978:	cccccccd 	.word	0xcccccccd
  40097c:	10624dd3 	.word	0x10624dd3
  400980:	51eb851f 	.word	0x51eb851f

00400984 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400984:	b430      	push	{r4, r5}
  400986:	9c02      	ldr	r4, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400988:	b159      	cbz	r1, 4009a2 <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40098a:	4914      	ldr	r1, [pc, #80]	; (4009dc <rtc_set_date_alarm+0x58>)
  40098c:	fba1 5102 	umull	r5, r1, r1, r2
  400990:	08c9      	lsrs	r1, r1, #3
  400992:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400996:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  40099a:	0412      	lsls	r2, r2, #16
  40099c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4009a0:	e000      	b.n	4009a4 <rtc_set_date_alarm+0x20>
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
	uint32_t ul_alarm = 0;
  4009a2:	2200      	movs	r2, #0
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  4009a4:	b15b      	cbz	r3, 4009be <rtc_set_date_alarm+0x3a>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4009a6:	4b0d      	ldr	r3, [pc, #52]	; (4009dc <rtc_set_date_alarm+0x58>)
  4009a8:	fba3 1304 	umull	r1, r3, r3, r4
  4009ac:	08db      	lsrs	r3, r3, #3
  4009ae:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4009b2:	eba4 0441 	sub.w	r4, r4, r1, lsl #1
  4009b6:	0624      	lsls	r4, r4, #24
  4009b8:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
  4009bc:	4322      	orrs	r2, r4
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4009be:	6941      	ldr	r1, [r0, #20]
  4009c0:	4b07      	ldr	r3, [pc, #28]	; (4009e0 <rtc_set_date_alarm+0x5c>)
  4009c2:	400b      	ands	r3, r1
  4009c4:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4009c6:	6142      	str	r2, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4009c8:	6942      	ldr	r2, [r0, #20]
  4009ca:	4b06      	ldr	r3, [pc, #24]	; (4009e4 <rtc_set_date_alarm+0x60>)
  4009cc:	4313      	orrs	r3, r2
  4009ce:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4009d0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4009d2:	f000 0008 	and.w	r0, r0, #8
  4009d6:	bc30      	pop	{r4, r5}
  4009d8:	4770      	bx	lr
  4009da:	bf00      	nop
  4009dc:	cccccccd 	.word	0xcccccccd
  4009e0:	7f7fffff 	.word	0x7f7fffff
  4009e4:	80800000 	.word	0x80800000

004009e8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4009e8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009ea:	0189      	lsls	r1, r1, #6
  4009ec:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4009ee:	2402      	movs	r4, #2
  4009f0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4009f2:	f04f 31ff 	mov.w	r1, #4294967295
  4009f6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4009f8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4009fa:	605a      	str	r2, [r3, #4]
}
  4009fc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a00:	4770      	bx	lr
  400a02:	bf00      	nop

00400a04 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400a04:	0189      	lsls	r1, r1, #6
  400a06:	2305      	movs	r3, #5
  400a08:	5043      	str	r3, [r0, r1]
  400a0a:	4770      	bx	lr

00400a0c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400a0c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400a10:	61ca      	str	r2, [r1, #28]
  400a12:	4770      	bx	lr

00400a14 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a14:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400a18:	624a      	str	r2, [r1, #36]	; 0x24
  400a1a:	4770      	bx	lr

00400a1c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a1c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400a20:	6a08      	ldr	r0, [r1, #32]
}
  400a22:	4770      	bx	lr

00400a24 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400a24:	b4f0      	push	{r4, r5, r6, r7}
  400a26:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400a28:	2402      	movs	r4, #2
  400a2a:	9401      	str	r4, [sp, #4]
  400a2c:	2408      	movs	r4, #8
  400a2e:	9402      	str	r4, [sp, #8]
  400a30:	2420      	movs	r4, #32
  400a32:	9403      	str	r4, [sp, #12]
  400a34:	2480      	movs	r4, #128	; 0x80
  400a36:	9404      	str	r4, [sp, #16]
  400a38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400a3a:	0be4      	lsrs	r4, r4, #15
  400a3c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400a3e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400a42:	d81c      	bhi.n	400a7e <tc_find_mck_divisor+0x5a>
  400a44:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400a46:	42a0      	cmp	r0, r4
  400a48:	d21f      	bcs.n	400a8a <tc_find_mck_divisor+0x66>
  400a4a:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400a4c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400a4e:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400a52:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400a56:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400a58:	4284      	cmp	r4, r0
  400a5a:	d312      	bcc.n	400a82 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400a5c:	4287      	cmp	r7, r0
  400a5e:	d915      	bls.n	400a8c <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400a60:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400a62:	2d05      	cmp	r5, #5
  400a64:	d1f3      	bne.n	400a4e <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400a66:	2000      	movs	r0, #0
  400a68:	e013      	b.n	400a92 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400a6a:	a906      	add	r1, sp, #24
  400a6c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400a70:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400a74:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400a76:	b133      	cbz	r3, 400a86 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400a78:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400a7a:	2001      	movs	r0, #1
  400a7c:	e009      	b.n	400a92 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400a7e:	2000      	movs	r0, #0
  400a80:	e007      	b.n	400a92 <tc_find_mck_divisor+0x6e>
  400a82:	2000      	movs	r0, #0
  400a84:	e005      	b.n	400a92 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400a86:	2001      	movs	r0, #1
  400a88:	e003      	b.n	400a92 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400a8a:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400a8c:	2a00      	cmp	r2, #0
  400a8e:	d1ec      	bne.n	400a6a <tc_find_mck_divisor+0x46>
  400a90:	e7f1      	b.n	400a76 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400a92:	b006      	add	sp, #24
  400a94:	bcf0      	pop	{r4, r5, r6, r7}
  400a96:	4770      	bx	lr

00400a98 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a98:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a9a:	4810      	ldr	r0, [pc, #64]	; (400adc <sysclk_init+0x44>)
  400a9c:	4b10      	ldr	r3, [pc, #64]	; (400ae0 <sysclk_init+0x48>)
  400a9e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400aa0:	213e      	movs	r1, #62	; 0x3e
  400aa2:	2000      	movs	r0, #0
  400aa4:	4b0f      	ldr	r3, [pc, #60]	; (400ae4 <sysclk_init+0x4c>)
  400aa6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400aa8:	4c0f      	ldr	r4, [pc, #60]	; (400ae8 <sysclk_init+0x50>)
  400aaa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400aac:	2800      	cmp	r0, #0
  400aae:	d0fc      	beq.n	400aaa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ab0:	4b0e      	ldr	r3, [pc, #56]	; (400aec <sysclk_init+0x54>)
  400ab2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ab4:	4a0e      	ldr	r2, [pc, #56]	; (400af0 <sysclk_init+0x58>)
  400ab6:	4b0f      	ldr	r3, [pc, #60]	; (400af4 <sysclk_init+0x5c>)
  400ab8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400aba:	4c0f      	ldr	r4, [pc, #60]	; (400af8 <sysclk_init+0x60>)
  400abc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400abe:	2800      	cmp	r0, #0
  400ac0:	d0fc      	beq.n	400abc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ac2:	2002      	movs	r0, #2
  400ac4:	4b0d      	ldr	r3, [pc, #52]	; (400afc <sysclk_init+0x64>)
  400ac6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ac8:	2000      	movs	r0, #0
  400aca:	4b0d      	ldr	r3, [pc, #52]	; (400b00 <sysclk_init+0x68>)
  400acc:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ace:	4b0d      	ldr	r3, [pc, #52]	; (400b04 <sysclk_init+0x6c>)
  400ad0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400ad2:	4802      	ldr	r0, [pc, #8]	; (400adc <sysclk_init+0x44>)
  400ad4:	4b02      	ldr	r3, [pc, #8]	; (400ae0 <sysclk_init+0x48>)
  400ad6:	4798      	blx	r3
  400ad8:	bd10      	pop	{r4, pc}
  400ada:	bf00      	nop
  400adc:	11e1a300 	.word	0x11e1a300
  400ae0:	0040157d 	.word	0x0040157d
  400ae4:	00401171 	.word	0x00401171
  400ae8:	004011c5 	.word	0x004011c5
  400aec:	004011d5 	.word	0x004011d5
  400af0:	20183f01 	.word	0x20183f01
  400af4:	400e0600 	.word	0x400e0600
  400af8:	004011e5 	.word	0x004011e5
  400afc:	004010cd 	.word	0x004010cd
  400b00:	00401109 	.word	0x00401109
  400b04:	0040146d 	.word	0x0040146d

00400b08 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400b08:	b990      	cbnz	r0, 400b30 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b0e:	460c      	mov	r4, r1
  400b10:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400b12:	2a00      	cmp	r2, #0
  400b14:	dd0f      	ble.n	400b36 <_read+0x2e>
  400b16:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400b18:	4e08      	ldr	r6, [pc, #32]	; (400b3c <_read+0x34>)
  400b1a:	4d09      	ldr	r5, [pc, #36]	; (400b40 <_read+0x38>)
  400b1c:	6830      	ldr	r0, [r6, #0]
  400b1e:	4621      	mov	r1, r4
  400b20:	682b      	ldr	r3, [r5, #0]
  400b22:	4798      	blx	r3
		ptr++;
  400b24:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400b26:	42a7      	cmp	r7, r4
  400b28:	d1f8      	bne.n	400b1c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400b2a:	4640      	mov	r0, r8
  400b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400b30:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400b34:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400b36:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b3c:	20400964 	.word	0x20400964
  400b40:	2040095c 	.word	0x2040095c

00400b44 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b44:	3801      	subs	r0, #1
  400b46:	2802      	cmp	r0, #2
  400b48:	d815      	bhi.n	400b76 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b4e:	460e      	mov	r6, r1
  400b50:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b52:	b19a      	cbz	r2, 400b7c <_write+0x38>
  400b54:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b56:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400b90 <_write+0x4c>
  400b5a:	4f0c      	ldr	r7, [pc, #48]	; (400b8c <_write+0x48>)
  400b5c:	f8d8 0000 	ldr.w	r0, [r8]
  400b60:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b64:	683b      	ldr	r3, [r7, #0]
  400b66:	4798      	blx	r3
  400b68:	2800      	cmp	r0, #0
  400b6a:	db0a      	blt.n	400b82 <_write+0x3e>
  400b6c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b6e:	3c01      	subs	r4, #1
  400b70:	d1f4      	bne.n	400b5c <_write+0x18>
  400b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400b76:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400b7a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b7c:	2000      	movs	r0, #0
  400b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400b82:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b8a:	bf00      	nop
  400b8c:	20400960 	.word	0x20400960
  400b90:	20400964 	.word	0x20400964

00400b94 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b96:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b9a:	4b57      	ldr	r3, [pc, #348]	; (400cf8 <board_init+0x164>)
  400b9c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b9e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400ba2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ba6:	4b55      	ldr	r3, [pc, #340]	; (400cfc <board_init+0x168>)
  400ba8:	2200      	movs	r2, #0
  400baa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bae:	695a      	ldr	r2, [r3, #20]
  400bb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400bb4:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bb6:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400bba:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bbe:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400bc2:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bc6:	f006 0707 	and.w	r7, r6, #7
  400bca:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400bcc:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400bd0:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400bd4:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bd8:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400bdc:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400bde:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400be0:	fa05 f107 	lsl.w	r1, r5, r7
  400be4:	fa03 f200 	lsl.w	r2, r3, r0
  400be8:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  400bea:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400bee:	3b01      	subs	r3, #1
  400bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
  400bf4:	d1f6      	bne.n	400be4 <board_init+0x50>
        } while(sets--);
  400bf6:	3d01      	subs	r5, #1
  400bf8:	f1b5 3fff 	cmp.w	r5, #4294967295
  400bfc:	d1ef      	bne.n	400bde <board_init+0x4a>
  400bfe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c02:	4b3e      	ldr	r3, [pc, #248]	; (400cfc <board_init+0x168>)
  400c04:	695a      	ldr	r2, [r3, #20]
  400c06:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c0a:	615a      	str	r2, [r3, #20]
  400c0c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400c10:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c14:	4a3a      	ldr	r2, [pc, #232]	; (400d00 <board_init+0x16c>)
  400c16:	493b      	ldr	r1, [pc, #236]	; (400d04 <board_init+0x170>)
  400c18:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c1a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c1e:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c20:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400c24:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c28:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c2c:	f022 0201 	bic.w	r2, r2, #1
  400c30:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c34:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c38:	f022 0201 	bic.w	r2, r2, #1
  400c3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c40:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400c44:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c48:	200a      	movs	r0, #10
  400c4a:	4c2f      	ldr	r4, [pc, #188]	; (400d08 <board_init+0x174>)
  400c4c:	47a0      	blx	r4
  400c4e:	200b      	movs	r0, #11
  400c50:	47a0      	blx	r4
  400c52:	200c      	movs	r0, #12
  400c54:	47a0      	blx	r4
  400c56:	2010      	movs	r0, #16
  400c58:	47a0      	blx	r4
  400c5a:	2011      	movs	r0, #17
  400c5c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c5e:	4b2b      	ldr	r3, [pc, #172]	; (400d0c <board_init+0x178>)
  400c60:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c64:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c66:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c6a:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400c6c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400c70:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c74:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400c7a:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400c7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400c80:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400c82:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400c84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400c88:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400c8a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c8e:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400c90:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400c92:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c96:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400c98:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400c9c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ca0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400ca4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400ca8:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400caa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400cae:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400cb0:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400cb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400cb6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cb8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400cbc:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400cbe:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cc0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400cc4:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cc6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400cc8:	4a11      	ldr	r2, [pc, #68]	; (400d10 <board_init+0x17c>)
  400cca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400cce:	f043 0310 	orr.w	r3, r3, #16
  400cd2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400cd6:	4b0f      	ldr	r3, [pc, #60]	; (400d14 <board_init+0x180>)
  400cd8:	2210      	movs	r2, #16
  400cda:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400cdc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400ce0:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400ce2:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400ce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400ce8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cea:	4311      	orrs	r1, r2
  400cec:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400cee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cf0:	4311      	orrs	r1, r2
  400cf2:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cf4:	605a      	str	r2, [r3, #4]
  400cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cf8:	400e1850 	.word	0x400e1850
  400cfc:	e000ed00 	.word	0xe000ed00
  400d00:	400e0c00 	.word	0x400e0c00
  400d04:	5a00080c 	.word	0x5a00080c
  400d08:	004011f5 	.word	0x004011f5
  400d0c:	400e1200 	.word	0x400e1200
  400d10:	40088000 	.word	0x40088000
  400d14:	400e1000 	.word	0x400e1000

00400d18 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400d18:	b570      	push	{r4, r5, r6, lr}
  400d1a:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400d1c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400d1e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400d20:	4013      	ands	r3, r2
  400d22:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400d24:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d26:	4e1a      	ldr	r6, [pc, #104]	; (400d90 <afec_process_callback+0x78>)
  400d28:	4d1a      	ldr	r5, [pc, #104]	; (400d94 <afec_process_callback+0x7c>)
  400d2a:	42a8      	cmp	r0, r5
  400d2c:	bf14      	ite	ne
  400d2e:	2000      	movne	r0, #0
  400d30:	2001      	moveq	r0, #1
  400d32:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400d34:	2c0b      	cmp	r4, #11
  400d36:	d80a      	bhi.n	400d4e <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400d38:	9a01      	ldr	r2, [sp, #4]
  400d3a:	2301      	movs	r3, #1
  400d3c:	40a3      	lsls	r3, r4
  400d3e:	4213      	tst	r3, r2
  400d40:	d020      	beq.n	400d84 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d42:	192b      	adds	r3, r5, r4
  400d44:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d48:	b1e3      	cbz	r3, 400d84 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d4a:	4798      	blx	r3
  400d4c:	e01a      	b.n	400d84 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400d4e:	2c0e      	cmp	r4, #14
  400d50:	d80c      	bhi.n	400d6c <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400d52:	9a01      	ldr	r2, [sp, #4]
  400d54:	f104 010c 	add.w	r1, r4, #12
  400d58:	2301      	movs	r3, #1
  400d5a:	408b      	lsls	r3, r1
  400d5c:	4213      	tst	r3, r2
  400d5e:	d011      	beq.n	400d84 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d60:	192b      	adds	r3, r5, r4
  400d62:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d66:	b16b      	cbz	r3, 400d84 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d68:	4798      	blx	r3
  400d6a:	e00b      	b.n	400d84 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400d6c:	9a01      	ldr	r2, [sp, #4]
  400d6e:	f104 010f 	add.w	r1, r4, #15
  400d72:	2301      	movs	r3, #1
  400d74:	408b      	lsls	r3, r1
  400d76:	4213      	tst	r3, r2
  400d78:	d004      	beq.n	400d84 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d7a:	192b      	adds	r3, r5, r4
  400d7c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d80:	b103      	cbz	r3, 400d84 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d82:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400d84:	3401      	adds	r4, #1
  400d86:	2c10      	cmp	r4, #16
  400d88:	d1d4      	bne.n	400d34 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400d8a:	b002      	add	sp, #8
  400d8c:	bd70      	pop	{r4, r5, r6, pc}
  400d8e:	bf00      	nop
  400d90:	20400968 	.word	0x20400968
  400d94:	40064000 	.word	0x40064000

00400d98 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400d98:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400d9a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400d9c:	2301      	movs	r3, #1
  400d9e:	408b      	lsls	r3, r1
  400da0:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400da4:	7815      	ldrb	r5, [r2, #0]
  400da6:	2d00      	cmp	r5, #0
  400da8:	bf08      	it	eq
  400daa:	2300      	moveq	r3, #0
  400dac:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400dae:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400db0:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400db2:	004d      	lsls	r5, r1, #1
  400db4:	2103      	movs	r1, #3
  400db6:	40a9      	lsls	r1, r5
  400db8:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400dbc:	7851      	ldrb	r1, [r2, #1]
  400dbe:	40a9      	lsls	r1, r5
  400dc0:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400dc2:	6541      	str	r1, [r0, #84]	; 0x54
}
  400dc4:	bc30      	pop	{r4, r5}
  400dc6:	4770      	bx	lr

00400dc8 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400dc8:	784a      	ldrb	r2, [r1, #1]
  400dca:	780b      	ldrb	r3, [r1, #0]
  400dcc:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400dce:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400dd0:	888a      	ldrh	r2, [r1, #4]
  400dd2:	884b      	ldrh	r3, [r1, #2]
  400dd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400dd8:	6743      	str	r3, [r0, #116]	; 0x74
  400dda:	4770      	bx	lr

00400ddc <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400ddc:	2200      	movs	r2, #0
  400dde:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400de0:	4b08      	ldr	r3, [pc, #32]	; (400e04 <afec_get_config_defaults+0x28>)
  400de2:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400de4:	4b08      	ldr	r3, [pc, #32]	; (400e08 <afec_get_config_defaults+0x2c>)
  400de6:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400de8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400dec:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400dee:	2302      	movs	r3, #2
  400df0:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400df2:	2301      	movs	r3, #1
  400df4:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400df6:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400df8:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400dfa:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400dfc:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400dfe:	7583      	strb	r3, [r0, #22]
  400e00:	4770      	bx	lr
  400e02:	bf00      	nop
  400e04:	11e1a300 	.word	0x11e1a300
  400e08:	005b8d80 	.word	0x005b8d80

00400e0c <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400e0c:	2300      	movs	r3, #0
  400e0e:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400e10:	2301      	movs	r3, #1
  400e12:	7043      	strb	r3, [r0, #1]
  400e14:	4770      	bx	lr
  400e16:	bf00      	nop

00400e18 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400e18:	2300      	movs	r3, #0
  400e1a:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400e1c:	2320      	movs	r3, #32
  400e1e:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400e20:	23ff      	movs	r3, #255	; 0xff
  400e22:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400e24:	f640 73ff 	movw	r3, #4095	; 0xfff
  400e28:	8083      	strh	r3, [r0, #4]
  400e2a:	4770      	bx	lr

00400e2c <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400e2c:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400e2e:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400e32:	d150      	bne.n	400ed6 <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400e34:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400e36:	2201      	movs	r2, #1
  400e38:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e3a:	7cca      	ldrb	r2, [r1, #19]
  400e3c:	2a00      	cmp	r2, #0
  400e3e:	bf18      	it	ne
  400e40:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400e44:	684a      	ldr	r2, [r1, #4]
  400e46:	688c      	ldr	r4, [r1, #8]
  400e48:	fbb2 f2f4 	udiv	r2, r2, r4
  400e4c:	3a01      	subs	r2, #1
  400e4e:	0212      	lsls	r2, r2, #8
  400e50:	b292      	uxth	r2, r2
  400e52:	68cc      	ldr	r4, [r1, #12]
  400e54:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400e58:	4322      	orrs	r2, r4
  400e5a:	7c0c      	ldrb	r4, [r1, #16]
  400e5c:	0624      	lsls	r4, r4, #24
  400e5e:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400e62:	4322      	orrs	r2, r4
  400e64:	7c4c      	ldrb	r4, [r1, #17]
  400e66:	0724      	lsls	r4, r4, #28
  400e68:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400e6c:	4322      	orrs	r2, r4
  400e6e:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400e70:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e72:	7d0b      	ldrb	r3, [r1, #20]
  400e74:	2b00      	cmp	r3, #0
  400e76:	bf14      	ite	ne
  400e78:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400e7c:	2200      	moveq	r2, #0
  400e7e:	680b      	ldr	r3, [r1, #0]
  400e80:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400e82:	7d4b      	ldrb	r3, [r1, #21]
  400e84:	2b00      	cmp	r3, #0
  400e86:	bf14      	ite	ne
  400e88:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400e8c:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400e8e:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e90:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400e92:	7d8b      	ldrb	r3, [r1, #22]
  400e94:	021b      	lsls	r3, r3, #8
  400e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400e9a:	f043 030c 	orr.w	r3, r3, #12
  400e9e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400ea2:	4b10      	ldr	r3, [pc, #64]	; (400ee4 <afec_init+0xb8>)
  400ea4:	4298      	cmp	r0, r3
  400ea6:	d109      	bne.n	400ebc <afec_init+0x90>
  400ea8:	4b0f      	ldr	r3, [pc, #60]	; (400ee8 <afec_init+0xbc>)
  400eaa:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400eae:	2200      	movs	r2, #0
  400eb0:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400eb4:	428b      	cmp	r3, r1
  400eb6:	d1fb      	bne.n	400eb0 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400eb8:	2000      	movs	r0, #0
  400eba:	e00f      	b.n	400edc <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400ebc:	4b0b      	ldr	r3, [pc, #44]	; (400eec <afec_init+0xc0>)
  400ebe:	4298      	cmp	r0, r3
  400ec0:	d10b      	bne.n	400eda <afec_init+0xae>
  400ec2:	4b0b      	ldr	r3, [pc, #44]	; (400ef0 <afec_init+0xc4>)
  400ec4:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400ec8:	2200      	movs	r2, #0
  400eca:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400ece:	428b      	cmp	r3, r1
  400ed0:	d1fb      	bne.n	400eca <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400ed2:	2000      	movs	r0, #0
  400ed4:	e002      	b.n	400edc <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400ed6:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400ed8:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400eda:	2000      	movs	r0, #0
}
  400edc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	4003c000 	.word	0x4003c000
  400ee8:	20400964 	.word	0x20400964
  400eec:	40064000 	.word	0x40064000
  400ef0:	204009a4 	.word	0x204009a4

00400ef4 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400ef4:	4b0c      	ldr	r3, [pc, #48]	; (400f28 <afec_enable_interrupt+0x34>)
  400ef6:	4299      	cmp	r1, r3
  400ef8:	d101      	bne.n	400efe <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400efa:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400efc:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400efe:	290b      	cmp	r1, #11
  400f00:	d809      	bhi.n	400f16 <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400f02:	d103      	bne.n	400f0c <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400f04:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f08:	6243      	str	r3, [r0, #36]	; 0x24
  400f0a:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400f0c:	2301      	movs	r3, #1
  400f0e:	fa03 f101 	lsl.w	r1, r3, r1
  400f12:	6241      	str	r1, [r0, #36]	; 0x24
  400f14:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400f16:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400f18:	bf94      	ite	ls
  400f1a:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400f1c:	310f      	addhi	r1, #15
  400f1e:	2301      	movs	r3, #1
  400f20:	fa03 f101 	lsl.w	r1, r3, r1
  400f24:	6241      	str	r1, [r0, #36]	; 0x24
  400f26:	4770      	bx	lr
  400f28:	47000fff 	.word	0x47000fff

00400f2c <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400f2c:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400f2e:	4c11      	ldr	r4, [pc, #68]	; (400f74 <afec_set_callback+0x48>)
  400f30:	42a0      	cmp	r0, r4
  400f32:	bf0c      	ite	eq
  400f34:	2410      	moveq	r4, #16
  400f36:	2400      	movne	r4, #0
  400f38:	440c      	add	r4, r1
  400f3a:	4d0f      	ldr	r5, [pc, #60]	; (400f78 <afec_set_callback+0x4c>)
  400f3c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400f40:	d00a      	beq.n	400f58 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400f42:	4a0e      	ldr	r2, [pc, #56]	; (400f7c <afec_set_callback+0x50>)
  400f44:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400f48:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f4c:	015b      	lsls	r3, r3, #5
  400f4e:	b2db      	uxtb	r3, r3
  400f50:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f54:	6014      	str	r4, [r2, #0]
  400f56:	e009      	b.n	400f6c <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400f58:	4a08      	ldr	r2, [pc, #32]	; (400f7c <afec_set_callback+0x50>)
  400f5a:	f44f 7480 	mov.w	r4, #256	; 0x100
  400f5e:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f62:	015b      	lsls	r3, r3, #5
  400f64:	b2db      	uxtb	r3, r3
  400f66:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f6a:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400f6c:	4b04      	ldr	r3, [pc, #16]	; (400f80 <afec_set_callback+0x54>)
  400f6e:	4798      	blx	r3
  400f70:	bd38      	pop	{r3, r4, r5, pc}
  400f72:	bf00      	nop
  400f74:	40064000 	.word	0x40064000
  400f78:	20400968 	.word	0x20400968
  400f7c:	e000e100 	.word	0xe000e100
  400f80:	00400ef5 	.word	0x00400ef5

00400f84 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400f84:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400f86:	4802      	ldr	r0, [pc, #8]	; (400f90 <AFEC0_Handler+0xc>)
  400f88:	4b02      	ldr	r3, [pc, #8]	; (400f94 <AFEC0_Handler+0x10>)
  400f8a:	4798      	blx	r3
  400f8c:	bd08      	pop	{r3, pc}
  400f8e:	bf00      	nop
  400f90:	4003c000 	.word	0x4003c000
  400f94:	00400d19 	.word	0x00400d19

00400f98 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400f98:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400f9a:	4802      	ldr	r0, [pc, #8]	; (400fa4 <AFEC1_Handler+0xc>)
  400f9c:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <AFEC1_Handler+0x10>)
  400f9e:	4798      	blx	r3
  400fa0:	bd08      	pop	{r3, pc}
  400fa2:	bf00      	nop
  400fa4:	40064000 	.word	0x40064000
  400fa8:	00400d19 	.word	0x00400d19

00400fac <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400fac:	b500      	push	{lr}
  400fae:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400fb0:	4b13      	ldr	r3, [pc, #76]	; (401000 <afec_enable+0x54>)
  400fb2:	4298      	cmp	r0, r3
  400fb4:	bf0c      	ite	eq
  400fb6:	2028      	moveq	r0, #40	; 0x28
  400fb8:	201d      	movne	r0, #29
  400fba:	4b12      	ldr	r3, [pc, #72]	; (401004 <afec_enable+0x58>)
  400fbc:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400fbe:	4b12      	ldr	r3, [pc, #72]	; (401008 <afec_enable+0x5c>)
  400fc0:	789b      	ldrb	r3, [r3, #2]
  400fc2:	2bff      	cmp	r3, #255	; 0xff
  400fc4:	d100      	bne.n	400fc8 <afec_enable+0x1c>
  400fc6:	e7fe      	b.n	400fc6 <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fc8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fcc:	fab3 f383 	clz	r3, r3
  400fd0:	095b      	lsrs	r3, r3, #5
  400fd2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400fd4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400fd6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fda:	2200      	movs	r2, #0
  400fdc:	4b0b      	ldr	r3, [pc, #44]	; (40100c <afec_enable+0x60>)
  400fde:	701a      	strb	r2, [r3, #0]
	return flags;
  400fe0:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400fe2:	4a09      	ldr	r2, [pc, #36]	; (401008 <afec_enable+0x5c>)
  400fe4:	7893      	ldrb	r3, [r2, #2]
  400fe6:	3301      	adds	r3, #1
  400fe8:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400fea:	b129      	cbz	r1, 400ff8 <afec_enable+0x4c>
		cpu_irq_enable();
  400fec:	2201      	movs	r2, #1
  400fee:	4b07      	ldr	r3, [pc, #28]	; (40100c <afec_enable+0x60>)
  400ff0:	701a      	strb	r2, [r3, #0]
  400ff2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400ff6:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400ff8:	b003      	add	sp, #12
  400ffa:	f85d fb04 	ldr.w	pc, [sp], #4
  400ffe:	bf00      	nop
  401000:	40064000 	.word	0x40064000
  401004:	004011f5 	.word	0x004011f5
  401008:	20400954 	.word	0x20400954
  40100c:	20400000 	.word	0x20400000

00401010 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401010:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401012:	4770      	bx	lr

00401014 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401014:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401016:	4770      	bx	lr

00401018 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40101c:	4604      	mov	r4, r0
  40101e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401020:	4b0e      	ldr	r3, [pc, #56]	; (40105c <pio_handler_process+0x44>)
  401022:	4798      	blx	r3
  401024:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401026:	4620      	mov	r0, r4
  401028:	4b0d      	ldr	r3, [pc, #52]	; (401060 <pio_handler_process+0x48>)
  40102a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40102c:	4005      	ands	r5, r0
  40102e:	d013      	beq.n	401058 <pio_handler_process+0x40>
  401030:	4c0c      	ldr	r4, [pc, #48]	; (401064 <pio_handler_process+0x4c>)
  401032:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401036:	6823      	ldr	r3, [r4, #0]
  401038:	4543      	cmp	r3, r8
  40103a:	d108      	bne.n	40104e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40103c:	6861      	ldr	r1, [r4, #4]
  40103e:	4229      	tst	r1, r5
  401040:	d005      	beq.n	40104e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401042:	68e3      	ldr	r3, [r4, #12]
  401044:	4640      	mov	r0, r8
  401046:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401048:	6863      	ldr	r3, [r4, #4]
  40104a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40104e:	42b4      	cmp	r4, r6
  401050:	d002      	beq.n	401058 <pio_handler_process+0x40>
  401052:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401054:	2d00      	cmp	r5, #0
  401056:	d1ee      	bne.n	401036 <pio_handler_process+0x1e>
  401058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40105c:	00401011 	.word	0x00401011
  401060:	00401015 	.word	0x00401015
  401064:	20400890 	.word	0x20400890

00401068 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401068:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40106a:	210a      	movs	r1, #10
  40106c:	4801      	ldr	r0, [pc, #4]	; (401074 <PIOA_Handler+0xc>)
  40106e:	4b02      	ldr	r3, [pc, #8]	; (401078 <PIOA_Handler+0x10>)
  401070:	4798      	blx	r3
  401072:	bd08      	pop	{r3, pc}
  401074:	400e0e00 	.word	0x400e0e00
  401078:	00401019 	.word	0x00401019

0040107c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40107c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40107e:	210b      	movs	r1, #11
  401080:	4801      	ldr	r0, [pc, #4]	; (401088 <PIOB_Handler+0xc>)
  401082:	4b02      	ldr	r3, [pc, #8]	; (40108c <PIOB_Handler+0x10>)
  401084:	4798      	blx	r3
  401086:	bd08      	pop	{r3, pc}
  401088:	400e1000 	.word	0x400e1000
  40108c:	00401019 	.word	0x00401019

00401090 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401090:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401092:	210c      	movs	r1, #12
  401094:	4801      	ldr	r0, [pc, #4]	; (40109c <PIOC_Handler+0xc>)
  401096:	4b02      	ldr	r3, [pc, #8]	; (4010a0 <PIOC_Handler+0x10>)
  401098:	4798      	blx	r3
  40109a:	bd08      	pop	{r3, pc}
  40109c:	400e1200 	.word	0x400e1200
  4010a0:	00401019 	.word	0x00401019

004010a4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4010a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4010a6:	2110      	movs	r1, #16
  4010a8:	4801      	ldr	r0, [pc, #4]	; (4010b0 <PIOD_Handler+0xc>)
  4010aa:	4b02      	ldr	r3, [pc, #8]	; (4010b4 <PIOD_Handler+0x10>)
  4010ac:	4798      	blx	r3
  4010ae:	bd08      	pop	{r3, pc}
  4010b0:	400e1400 	.word	0x400e1400
  4010b4:	00401019 	.word	0x00401019

004010b8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4010b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4010ba:	2111      	movs	r1, #17
  4010bc:	4801      	ldr	r0, [pc, #4]	; (4010c4 <PIOE_Handler+0xc>)
  4010be:	4b02      	ldr	r3, [pc, #8]	; (4010c8 <PIOE_Handler+0x10>)
  4010c0:	4798      	blx	r3
  4010c2:	bd08      	pop	{r3, pc}
  4010c4:	400e1600 	.word	0x400e1600
  4010c8:	00401019 	.word	0x00401019

004010cc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4010cc:	2803      	cmp	r0, #3
  4010ce:	d007      	beq.n	4010e0 <pmc_mck_set_division+0x14>
  4010d0:	2804      	cmp	r0, #4
  4010d2:	d008      	beq.n	4010e6 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4010d4:	2802      	cmp	r0, #2
  4010d6:	bf0c      	ite	eq
  4010d8:	f44f 7280 	moveq.w	r2, #256	; 0x100
  4010dc:	2200      	movne	r2, #0
  4010de:	e004      	b.n	4010ea <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4010e0:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4010e4:	e001      	b.n	4010ea <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4010e6:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010ea:	4906      	ldr	r1, [pc, #24]	; (401104 <pmc_mck_set_division+0x38>)
  4010ec:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4010ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4010f2:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  4010f4:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010f6:	460a      	mov	r2, r1
  4010f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010fa:	f013 0f08 	tst.w	r3, #8
  4010fe:	d0fb      	beq.n	4010f8 <pmc_mck_set_division+0x2c>
}
  401100:	4770      	bx	lr
  401102:	bf00      	nop
  401104:	400e0600 	.word	0x400e0600

00401108 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401108:	4a18      	ldr	r2, [pc, #96]	; (40116c <pmc_switch_mck_to_pllack+0x64>)
  40110a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40110c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401110:	4318      	orrs	r0, r3
  401112:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401114:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401116:	f013 0f08 	tst.w	r3, #8
  40111a:	d003      	beq.n	401124 <pmc_switch_mck_to_pllack+0x1c>
  40111c:	e009      	b.n	401132 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40111e:	3b01      	subs	r3, #1
  401120:	d103      	bne.n	40112a <pmc_switch_mck_to_pllack+0x22>
  401122:	e01e      	b.n	401162 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401128:	4910      	ldr	r1, [pc, #64]	; (40116c <pmc_switch_mck_to_pllack+0x64>)
  40112a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40112c:	f012 0f08 	tst.w	r2, #8
  401130:	d0f5      	beq.n	40111e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401132:	4a0e      	ldr	r2, [pc, #56]	; (40116c <pmc_switch_mck_to_pllack+0x64>)
  401134:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401136:	f023 0303 	bic.w	r3, r3, #3
  40113a:	f043 0302 	orr.w	r3, r3, #2
  40113e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401140:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401142:	f010 0008 	ands.w	r0, r0, #8
  401146:	d004      	beq.n	401152 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401148:	2000      	movs	r0, #0
  40114a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  40114c:	3b01      	subs	r3, #1
  40114e:	d103      	bne.n	401158 <pmc_switch_mck_to_pllack+0x50>
  401150:	e009      	b.n	401166 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401156:	4905      	ldr	r1, [pc, #20]	; (40116c <pmc_switch_mck_to_pllack+0x64>)
  401158:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40115a:	f012 0f08 	tst.w	r2, #8
  40115e:	d0f5      	beq.n	40114c <pmc_switch_mck_to_pllack+0x44>
  401160:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401162:	2001      	movs	r0, #1
  401164:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401166:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0600 	.word	0x400e0600

00401170 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401170:	b138      	cbz	r0, 401182 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401172:	490e      	ldr	r1, [pc, #56]	; (4011ac <pmc_switch_mainck_to_xtal+0x3c>)
  401174:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401176:	4a0e      	ldr	r2, [pc, #56]	; (4011b0 <pmc_switch_mainck_to_xtal+0x40>)
  401178:	401a      	ands	r2, r3
  40117a:	4b0e      	ldr	r3, [pc, #56]	; (4011b4 <pmc_switch_mainck_to_xtal+0x44>)
  40117c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40117e:	620b      	str	r3, [r1, #32]
  401180:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401182:	480a      	ldr	r0, [pc, #40]	; (4011ac <pmc_switch_mainck_to_xtal+0x3c>)
  401184:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401186:	0209      	lsls	r1, r1, #8
  401188:	b289      	uxth	r1, r1
  40118a:	4a0b      	ldr	r2, [pc, #44]	; (4011b8 <pmc_switch_mainck_to_xtal+0x48>)
  40118c:	401a      	ands	r2, r3
  40118e:	4b0b      	ldr	r3, [pc, #44]	; (4011bc <pmc_switch_mainck_to_xtal+0x4c>)
  401190:	4313      	orrs	r3, r2
  401192:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401194:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401196:	4602      	mov	r2, r0
  401198:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119a:	f013 0f01 	tst.w	r3, #1
  40119e:	d0fb      	beq.n	401198 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011a0:	4a02      	ldr	r2, [pc, #8]	; (4011ac <pmc_switch_mainck_to_xtal+0x3c>)
  4011a2:	6a11      	ldr	r1, [r2, #32]
  4011a4:	4b06      	ldr	r3, [pc, #24]	; (4011c0 <pmc_switch_mainck_to_xtal+0x50>)
  4011a6:	430b      	orrs	r3, r1
  4011a8:	6213      	str	r3, [r2, #32]
  4011aa:	4770      	bx	lr
  4011ac:	400e0600 	.word	0x400e0600
  4011b0:	fec8fffc 	.word	0xfec8fffc
  4011b4:	01370002 	.word	0x01370002
  4011b8:	ffc8fffc 	.word	0xffc8fffc
  4011bc:	00370001 	.word	0x00370001
  4011c0:	01370000 	.word	0x01370000

004011c4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011c4:	4b02      	ldr	r3, [pc, #8]	; (4011d0 <pmc_osc_is_ready_mainck+0xc>)
  4011c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011c8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4011cc:	4770      	bx	lr
  4011ce:	bf00      	nop
  4011d0:	400e0600 	.word	0x400e0600

004011d4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011d8:	4b01      	ldr	r3, [pc, #4]	; (4011e0 <pmc_disable_pllack+0xc>)
  4011da:	629a      	str	r2, [r3, #40]	; 0x28
  4011dc:	4770      	bx	lr
  4011de:	bf00      	nop
  4011e0:	400e0600 	.word	0x400e0600

004011e4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4011e4:	4b02      	ldr	r3, [pc, #8]	; (4011f0 <pmc_is_locked_pllack+0xc>)
  4011e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011e8:	f000 0002 	and.w	r0, r0, #2
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0600 	.word	0x400e0600

004011f4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4011f4:	283f      	cmp	r0, #63	; 0x3f
  4011f6:	d81e      	bhi.n	401236 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4011f8:	281f      	cmp	r0, #31
  4011fa:	d80c      	bhi.n	401216 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4011fc:	4b11      	ldr	r3, [pc, #68]	; (401244 <pmc_enable_periph_clk+0x50>)
  4011fe:	699a      	ldr	r2, [r3, #24]
  401200:	2301      	movs	r3, #1
  401202:	4083      	lsls	r3, r0
  401204:	4393      	bics	r3, r2
  401206:	d018      	beq.n	40123a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401208:	2301      	movs	r3, #1
  40120a:	fa03 f000 	lsl.w	r0, r3, r0
  40120e:	4b0d      	ldr	r3, [pc, #52]	; (401244 <pmc_enable_periph_clk+0x50>)
  401210:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401212:	2000      	movs	r0, #0
  401214:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401216:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401218:	4b0a      	ldr	r3, [pc, #40]	; (401244 <pmc_enable_periph_clk+0x50>)
  40121a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40121e:	2301      	movs	r3, #1
  401220:	4083      	lsls	r3, r0
  401222:	4393      	bics	r3, r2
  401224:	d00b      	beq.n	40123e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401226:	2301      	movs	r3, #1
  401228:	fa03 f000 	lsl.w	r0, r3, r0
  40122c:	4b05      	ldr	r3, [pc, #20]	; (401244 <pmc_enable_periph_clk+0x50>)
  40122e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401232:	2000      	movs	r0, #0
  401234:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401236:	2001      	movs	r0, #1
  401238:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40123a:	2000      	movs	r0, #0
  40123c:	4770      	bx	lr
  40123e:	2000      	movs	r0, #0
}
  401240:	4770      	bx	lr
  401242:	bf00      	nop
  401244:	400e0600 	.word	0x400e0600

00401248 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401248:	6943      	ldr	r3, [r0, #20]
  40124a:	f013 0f02 	tst.w	r3, #2
  40124e:	d002      	beq.n	401256 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401250:	61c1      	str	r1, [r0, #28]
	return 0;
  401252:	2000      	movs	r0, #0
  401254:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401256:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401258:	4770      	bx	lr
  40125a:	bf00      	nop

0040125c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40125c:	6943      	ldr	r3, [r0, #20]
  40125e:	f013 0f01 	tst.w	r3, #1
  401262:	d003      	beq.n	40126c <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401264:	6983      	ldr	r3, [r0, #24]
  401266:	700b      	strb	r3, [r1, #0]
	return 0;
  401268:	2000      	movs	r0, #0
  40126a:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40126c:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40126e:	4770      	bx	lr

00401270 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401270:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401272:	010c      	lsls	r4, r1, #4
  401274:	4294      	cmp	r4, r2
  401276:	d90f      	bls.n	401298 <usart_set_async_baudrate+0x28>
  401278:	e01a      	b.n	4012b0 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40127a:	6841      	ldr	r1, [r0, #4]
  40127c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401280:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401282:	0412      	lsls	r2, r2, #16
  401284:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401288:	431a      	orrs	r2, r3
  40128a:	6202      	str	r2, [r0, #32]

	return 0;
  40128c:	2000      	movs	r0, #0
  40128e:	e01c      	b.n	4012ca <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  401290:	2001      	movs	r0, #1
  401292:	e01a      	b.n	4012ca <usart_set_async_baudrate+0x5a>
  401294:	2001      	movs	r0, #1
  401296:	e018      	b.n	4012ca <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401298:	0863      	lsrs	r3, r4, #1
  40129a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40129e:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4012a2:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4012a4:	1e5c      	subs	r4, r3, #1
  4012a6:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4012aa:	428c      	cmp	r4, r1
  4012ac:	d9e9      	bls.n	401282 <usart_set_async_baudrate+0x12>
  4012ae:	e7ef      	b.n	401290 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4012b0:	00c9      	lsls	r1, r1, #3
  4012b2:	084b      	lsrs	r3, r1, #1
  4012b4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4012b8:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4012bc:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4012be:	1e5c      	subs	r4, r3, #1
  4012c0:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4012c4:	428c      	cmp	r4, r1
  4012c6:	d8e5      	bhi.n	401294 <usart_set_async_baudrate+0x24>
  4012c8:	e7d7      	b.n	40127a <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4012ca:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012ce:	4770      	bx	lr

004012d0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4012d0:	4b08      	ldr	r3, [pc, #32]	; (4012f4 <usart_reset+0x24>)
  4012d2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4012d6:	2300      	movs	r3, #0
  4012d8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4012da:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4012dc:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4012de:	2388      	movs	r3, #136	; 0x88
  4012e0:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4012e2:	2324      	movs	r3, #36	; 0x24
  4012e4:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4012e6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4012ea:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4012ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4012f0:	6003      	str	r3, [r0, #0]
  4012f2:	4770      	bx	lr
  4012f4:	55534100 	.word	0x55534100

004012f8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4012f8:	b570      	push	{r4, r5, r6, lr}
  4012fa:	4605      	mov	r5, r0
  4012fc:	460c      	mov	r4, r1
  4012fe:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401300:	4b0f      	ldr	r3, [pc, #60]	; (401340 <usart_init_rs232+0x48>)
  401302:	4798      	blx	r3

	ul_reg_val = 0;
  401304:	2200      	movs	r2, #0
  401306:	4b0f      	ldr	r3, [pc, #60]	; (401344 <usart_init_rs232+0x4c>)
  401308:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40130a:	b19c      	cbz	r4, 401334 <usart_init_rs232+0x3c>
  40130c:	4632      	mov	r2, r6
  40130e:	6821      	ldr	r1, [r4, #0]
  401310:	4628      	mov	r0, r5
  401312:	4b0d      	ldr	r3, [pc, #52]	; (401348 <usart_init_rs232+0x50>)
  401314:	4798      	blx	r3
  401316:	4602      	mov	r2, r0
  401318:	b970      	cbnz	r0, 401338 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40131a:	6861      	ldr	r1, [r4, #4]
  40131c:	68a3      	ldr	r3, [r4, #8]
  40131e:	4319      	orrs	r1, r3
  401320:	6923      	ldr	r3, [r4, #16]
  401322:	4319      	orrs	r1, r3
  401324:	68e3      	ldr	r3, [r4, #12]
  401326:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401328:	4906      	ldr	r1, [pc, #24]	; (401344 <usart_init_rs232+0x4c>)
  40132a:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  40132c:	6869      	ldr	r1, [r5, #4]
  40132e:	430b      	orrs	r3, r1
  401330:	606b      	str	r3, [r5, #4]

	return 0;
  401332:	e002      	b.n	40133a <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401334:	2201      	movs	r2, #1
  401336:	e000      	b.n	40133a <usart_init_rs232+0x42>
  401338:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  40133a:	4610      	mov	r0, r2
  40133c:	bd70      	pop	{r4, r5, r6, pc}
  40133e:	bf00      	nop
  401340:	004012d1 	.word	0x004012d1
  401344:	20400900 	.word	0x20400900
  401348:	00401271 	.word	0x00401271

0040134c <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  40134c:	2340      	movs	r3, #64	; 0x40
  40134e:	6003      	str	r3, [r0, #0]
  401350:	4770      	bx	lr
  401352:	bf00      	nop

00401354 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401354:	2310      	movs	r3, #16
  401356:	6003      	str	r3, [r0, #0]
  401358:	4770      	bx	lr
  40135a:	bf00      	nop

0040135c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40135c:	6943      	ldr	r3, [r0, #20]
  40135e:	f013 0f02 	tst.w	r3, #2
  401362:	d004      	beq.n	40136e <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401364:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401368:	61c1      	str	r1, [r0, #28]
	return 0;
  40136a:	2000      	movs	r0, #0
  40136c:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40136e:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401370:	4770      	bx	lr
  401372:	bf00      	nop

00401374 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401374:	6943      	ldr	r3, [r0, #20]
  401376:	f013 0f01 	tst.w	r3, #1
  40137a:	d005      	beq.n	401388 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40137c:	6983      	ldr	r3, [r0, #24]
  40137e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401382:	600b      	str	r3, [r1, #0]

	return 0;
  401384:	2000      	movs	r0, #0
  401386:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401388:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40138a:	4770      	bx	lr

0040138c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40138c:	e7fe      	b.n	40138c <Dummy_Handler>
  40138e:	bf00      	nop

00401390 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401390:	b500      	push	{lr}
  401392:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  401394:	4b27      	ldr	r3, [pc, #156]	; (401434 <Reset_Handler+0xa4>)
  401396:	4a28      	ldr	r2, [pc, #160]	; (401438 <Reset_Handler+0xa8>)
  401398:	429a      	cmp	r2, r3
  40139a:	d003      	beq.n	4013a4 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  40139c:	4b27      	ldr	r3, [pc, #156]	; (40143c <Reset_Handler+0xac>)
  40139e:	4a25      	ldr	r2, [pc, #148]	; (401434 <Reset_Handler+0xa4>)
  4013a0:	429a      	cmp	r2, r3
  4013a2:	d304      	bcc.n	4013ae <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4013a4:	4b26      	ldr	r3, [pc, #152]	; (401440 <Reset_Handler+0xb0>)
  4013a6:	4a27      	ldr	r2, [pc, #156]	; (401444 <Reset_Handler+0xb4>)
  4013a8:	429a      	cmp	r2, r3
  4013aa:	d30f      	bcc.n	4013cc <Reset_Handler+0x3c>
  4013ac:	e01a      	b.n	4013e4 <Reset_Handler+0x54>
  4013ae:	4921      	ldr	r1, [pc, #132]	; (401434 <Reset_Handler+0xa4>)
  4013b0:	4b25      	ldr	r3, [pc, #148]	; (401448 <Reset_Handler+0xb8>)
  4013b2:	1a5b      	subs	r3, r3, r1
  4013b4:	f023 0303 	bic.w	r3, r3, #3
  4013b8:	3304      	adds	r3, #4
  4013ba:	4a1f      	ldr	r2, [pc, #124]	; (401438 <Reset_Handler+0xa8>)
  4013bc:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4013be:	f852 0b04 	ldr.w	r0, [r2], #4
  4013c2:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4013c6:	429a      	cmp	r2, r3
  4013c8:	d1f9      	bne.n	4013be <Reset_Handler+0x2e>
  4013ca:	e7eb      	b.n	4013a4 <Reset_Handler+0x14>
  4013cc:	4b1f      	ldr	r3, [pc, #124]	; (40144c <Reset_Handler+0xbc>)
  4013ce:	4a20      	ldr	r2, [pc, #128]	; (401450 <Reset_Handler+0xc0>)
  4013d0:	1ad2      	subs	r2, r2, r3
  4013d2:	f022 0203 	bic.w	r2, r2, #3
  4013d6:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4013d8:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4013da:	2100      	movs	r1, #0
  4013dc:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4013e0:	4293      	cmp	r3, r2
  4013e2:	d1fb      	bne.n	4013dc <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013e4:	4a1b      	ldr	r2, [pc, #108]	; (401454 <Reset_Handler+0xc4>)
  4013e6:	4b1c      	ldr	r3, [pc, #112]	; (401458 <Reset_Handler+0xc8>)
  4013e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013ec:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4013ee:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4013f2:	fab3 f383 	clz	r3, r3
  4013f6:	095b      	lsrs	r3, r3, #5
  4013f8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4013fa:	b672      	cpsid	i
  4013fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401400:	2200      	movs	r2, #0
  401402:	4b16      	ldr	r3, [pc, #88]	; (40145c <Reset_Handler+0xcc>)
  401404:	701a      	strb	r2, [r3, #0]
	return flags;
  401406:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401408:	4a15      	ldr	r2, [pc, #84]	; (401460 <Reset_Handler+0xd0>)
  40140a:	6813      	ldr	r3, [r2, #0]
  40140c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401410:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401412:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401416:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40141a:	b129      	cbz	r1, 401428 <Reset_Handler+0x98>
		cpu_irq_enable();
  40141c:	2201      	movs	r2, #1
  40141e:	4b0f      	ldr	r3, [pc, #60]	; (40145c <Reset_Handler+0xcc>)
  401420:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401422:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401426:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401428:	4b0e      	ldr	r3, [pc, #56]	; (401464 <Reset_Handler+0xd4>)
  40142a:	4798      	blx	r3

        /* Branch to main function */
        main();
  40142c:	4b0e      	ldr	r3, [pc, #56]	; (401468 <Reset_Handler+0xd8>)
  40142e:	4798      	blx	r3
  401430:	e7fe      	b.n	401430 <Reset_Handler+0xa0>
  401432:	bf00      	nop
  401434:	20400000 	.word	0x20400000
  401438:	00404860 	.word	0x00404860
  40143c:	2040086c 	.word	0x2040086c
  401440:	204009ec 	.word	0x204009ec
  401444:	2040086c 	.word	0x2040086c
  401448:	2040086b 	.word	0x2040086b
  40144c:	20400870 	.word	0x20400870
  401450:	204009ef 	.word	0x204009ef
  401454:	e000ed00 	.word	0xe000ed00
  401458:	00400000 	.word	0x00400000
  40145c:	20400000 	.word	0x20400000
  401460:	e000ed88 	.word	0xe000ed88
  401464:	00401659 	.word	0x00401659
  401468:	00400515 	.word	0x00400515

0040146c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40146c:	4b3c      	ldr	r3, [pc, #240]	; (401560 <SystemCoreClockUpdate+0xf4>)
  40146e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401470:	f003 0303 	and.w	r3, r3, #3
  401474:	2b01      	cmp	r3, #1
  401476:	d00f      	beq.n	401498 <SystemCoreClockUpdate+0x2c>
  401478:	b113      	cbz	r3, 401480 <SystemCoreClockUpdate+0x14>
  40147a:	2b02      	cmp	r3, #2
  40147c:	d029      	beq.n	4014d2 <SystemCoreClockUpdate+0x66>
  40147e:	e057      	b.n	401530 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401480:	4b38      	ldr	r3, [pc, #224]	; (401564 <SystemCoreClockUpdate+0xf8>)
  401482:	695b      	ldr	r3, [r3, #20]
  401484:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401488:	bf14      	ite	ne
  40148a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40148e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401492:	4b35      	ldr	r3, [pc, #212]	; (401568 <SystemCoreClockUpdate+0xfc>)
  401494:	601a      	str	r2, [r3, #0]
  401496:	e04b      	b.n	401530 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401498:	4b31      	ldr	r3, [pc, #196]	; (401560 <SystemCoreClockUpdate+0xf4>)
  40149a:	6a1b      	ldr	r3, [r3, #32]
  40149c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014a0:	d003      	beq.n	4014aa <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4014a2:	4a32      	ldr	r2, [pc, #200]	; (40156c <SystemCoreClockUpdate+0x100>)
  4014a4:	4b30      	ldr	r3, [pc, #192]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014a6:	601a      	str	r2, [r3, #0]
  4014a8:	e042      	b.n	401530 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014aa:	4a31      	ldr	r2, [pc, #196]	; (401570 <SystemCoreClockUpdate+0x104>)
  4014ac:	4b2e      	ldr	r3, [pc, #184]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014ae:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014b0:	4b2b      	ldr	r3, [pc, #172]	; (401560 <SystemCoreClockUpdate+0xf4>)
  4014b2:	6a1b      	ldr	r3, [r3, #32]
  4014b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014b8:	2b10      	cmp	r3, #16
  4014ba:	d002      	beq.n	4014c2 <SystemCoreClockUpdate+0x56>
  4014bc:	2b20      	cmp	r3, #32
  4014be:	d004      	beq.n	4014ca <SystemCoreClockUpdate+0x5e>
  4014c0:	e036      	b.n	401530 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4014c2:	4a2c      	ldr	r2, [pc, #176]	; (401574 <SystemCoreClockUpdate+0x108>)
  4014c4:	4b28      	ldr	r3, [pc, #160]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014c6:	601a      	str	r2, [r3, #0]
          break;
  4014c8:	e032      	b.n	401530 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4014ca:	4a28      	ldr	r2, [pc, #160]	; (40156c <SystemCoreClockUpdate+0x100>)
  4014cc:	4b26      	ldr	r3, [pc, #152]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014ce:	601a      	str	r2, [r3, #0]
          break;
  4014d0:	e02e      	b.n	401530 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014d2:	4b23      	ldr	r3, [pc, #140]	; (401560 <SystemCoreClockUpdate+0xf4>)
  4014d4:	6a1b      	ldr	r3, [r3, #32]
  4014d6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014da:	d003      	beq.n	4014e4 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4014dc:	4a23      	ldr	r2, [pc, #140]	; (40156c <SystemCoreClockUpdate+0x100>)
  4014de:	4b22      	ldr	r3, [pc, #136]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014e0:	601a      	str	r2, [r3, #0]
  4014e2:	e012      	b.n	40150a <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014e4:	4a22      	ldr	r2, [pc, #136]	; (401570 <SystemCoreClockUpdate+0x104>)
  4014e6:	4b20      	ldr	r3, [pc, #128]	; (401568 <SystemCoreClockUpdate+0xfc>)
  4014e8:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014ea:	4b1d      	ldr	r3, [pc, #116]	; (401560 <SystemCoreClockUpdate+0xf4>)
  4014ec:	6a1b      	ldr	r3, [r3, #32]
  4014ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f2:	2b10      	cmp	r3, #16
  4014f4:	d002      	beq.n	4014fc <SystemCoreClockUpdate+0x90>
  4014f6:	2b20      	cmp	r3, #32
  4014f8:	d004      	beq.n	401504 <SystemCoreClockUpdate+0x98>
  4014fa:	e006      	b.n	40150a <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4014fc:	4a1d      	ldr	r2, [pc, #116]	; (401574 <SystemCoreClockUpdate+0x108>)
  4014fe:	4b1a      	ldr	r3, [pc, #104]	; (401568 <SystemCoreClockUpdate+0xfc>)
  401500:	601a      	str	r2, [r3, #0]
          break;
  401502:	e002      	b.n	40150a <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401504:	4a19      	ldr	r2, [pc, #100]	; (40156c <SystemCoreClockUpdate+0x100>)
  401506:	4b18      	ldr	r3, [pc, #96]	; (401568 <SystemCoreClockUpdate+0xfc>)
  401508:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40150a:	4b15      	ldr	r3, [pc, #84]	; (401560 <SystemCoreClockUpdate+0xf4>)
  40150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40150e:	f003 0303 	and.w	r3, r3, #3
  401512:	2b02      	cmp	r3, #2
  401514:	d10c      	bne.n	401530 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401516:	4a12      	ldr	r2, [pc, #72]	; (401560 <SystemCoreClockUpdate+0xf4>)
  401518:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40151a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40151c:	4812      	ldr	r0, [pc, #72]	; (401568 <SystemCoreClockUpdate+0xfc>)
  40151e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401522:	6803      	ldr	r3, [r0, #0]
  401524:	fb01 3303 	mla	r3, r1, r3, r3
  401528:	b2d2      	uxtb	r2, r2
  40152a:	fbb3 f3f2 	udiv	r3, r3, r2
  40152e:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401530:	4b0b      	ldr	r3, [pc, #44]	; (401560 <SystemCoreClockUpdate+0xf4>)
  401532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401534:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401538:	2b70      	cmp	r3, #112	; 0x70
  40153a:	d107      	bne.n	40154c <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  40153c:	4a0a      	ldr	r2, [pc, #40]	; (401568 <SystemCoreClockUpdate+0xfc>)
  40153e:	6813      	ldr	r3, [r2, #0]
  401540:	490d      	ldr	r1, [pc, #52]	; (401578 <SystemCoreClockUpdate+0x10c>)
  401542:	fba1 1303 	umull	r1, r3, r1, r3
  401546:	085b      	lsrs	r3, r3, #1
  401548:	6013      	str	r3, [r2, #0]
  40154a:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40154c:	4b04      	ldr	r3, [pc, #16]	; (401560 <SystemCoreClockUpdate+0xf4>)
  40154e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401550:	4905      	ldr	r1, [pc, #20]	; (401568 <SystemCoreClockUpdate+0xfc>)
  401552:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401556:	680b      	ldr	r3, [r1, #0]
  401558:	40d3      	lsrs	r3, r2
  40155a:	600b      	str	r3, [r1, #0]
  40155c:	4770      	bx	lr
  40155e:	bf00      	nop
  401560:	400e0600 	.word	0x400e0600
  401564:	400e1810 	.word	0x400e1810
  401568:	20400004 	.word	0x20400004
  40156c:	00b71b00 	.word	0x00b71b00
  401570:	003d0900 	.word	0x003d0900
  401574:	007a1200 	.word	0x007a1200
  401578:	aaaaaaab 	.word	0xaaaaaaab

0040157c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40157c:	4b16      	ldr	r3, [pc, #88]	; (4015d8 <system_init_flash+0x5c>)
  40157e:	4298      	cmp	r0, r3
  401580:	d804      	bhi.n	40158c <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401582:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401586:	4b15      	ldr	r3, [pc, #84]	; (4015dc <system_init_flash+0x60>)
  401588:	601a      	str	r2, [r3, #0]
  40158a:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40158c:	4b14      	ldr	r3, [pc, #80]	; (4015e0 <system_init_flash+0x64>)
  40158e:	4298      	cmp	r0, r3
  401590:	d803      	bhi.n	40159a <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401592:	4a14      	ldr	r2, [pc, #80]	; (4015e4 <system_init_flash+0x68>)
  401594:	4b11      	ldr	r3, [pc, #68]	; (4015dc <system_init_flash+0x60>)
  401596:	601a      	str	r2, [r3, #0]
  401598:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40159a:	4b13      	ldr	r3, [pc, #76]	; (4015e8 <system_init_flash+0x6c>)
  40159c:	4298      	cmp	r0, r3
  40159e:	d803      	bhi.n	4015a8 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015a0:	4a12      	ldr	r2, [pc, #72]	; (4015ec <system_init_flash+0x70>)
  4015a2:	4b0e      	ldr	r3, [pc, #56]	; (4015dc <system_init_flash+0x60>)
  4015a4:	601a      	str	r2, [r3, #0]
  4015a6:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4015a8:	4b11      	ldr	r3, [pc, #68]	; (4015f0 <system_init_flash+0x74>)
  4015aa:	4298      	cmp	r0, r3
  4015ac:	d803      	bhi.n	4015b6 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015ae:	4a11      	ldr	r2, [pc, #68]	; (4015f4 <system_init_flash+0x78>)
  4015b0:	4b0a      	ldr	r3, [pc, #40]	; (4015dc <system_init_flash+0x60>)
  4015b2:	601a      	str	r2, [r3, #0]
  4015b4:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4015b6:	4b10      	ldr	r3, [pc, #64]	; (4015f8 <system_init_flash+0x7c>)
  4015b8:	4298      	cmp	r0, r3
  4015ba:	d804      	bhi.n	4015c6 <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015bc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4015c0:	4b06      	ldr	r3, [pc, #24]	; (4015dc <system_init_flash+0x60>)
  4015c2:	601a      	str	r2, [r3, #0]
  4015c4:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4015c6:	4b0d      	ldr	r3, [pc, #52]	; (4015fc <system_init_flash+0x80>)
  4015c8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015ca:	bf94      	ite	ls
  4015cc:	4a0c      	ldrls	r2, [pc, #48]	; (401600 <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4015ce:	4a0d      	ldrhi	r2, [pc, #52]	; (401604 <system_init_flash+0x88>)
  4015d0:	4b02      	ldr	r3, [pc, #8]	; (4015dc <system_init_flash+0x60>)
  4015d2:	601a      	str	r2, [r3, #0]
  4015d4:	4770      	bx	lr
  4015d6:	bf00      	nop
  4015d8:	015ef3bf 	.word	0x015ef3bf
  4015dc:	400e0c00 	.word	0x400e0c00
  4015e0:	02bde77f 	.word	0x02bde77f
  4015e4:	04000100 	.word	0x04000100
  4015e8:	041cdb3f 	.word	0x041cdb3f
  4015ec:	04000200 	.word	0x04000200
  4015f0:	057bceff 	.word	0x057bceff
  4015f4:	04000300 	.word	0x04000300
  4015f8:	06dac2bf 	.word	0x06dac2bf
  4015fc:	0839b67f 	.word	0x0839b67f
  401600:	04000500 	.word	0x04000500
  401604:	04000600 	.word	0x04000600

00401608 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401608:	4b09      	ldr	r3, [pc, #36]	; (401630 <_sbrk+0x28>)
  40160a:	681b      	ldr	r3, [r3, #0]
  40160c:	b913      	cbnz	r3, 401614 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40160e:	4a09      	ldr	r2, [pc, #36]	; (401634 <_sbrk+0x2c>)
  401610:	4b07      	ldr	r3, [pc, #28]	; (401630 <_sbrk+0x28>)
  401612:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401614:	4b06      	ldr	r3, [pc, #24]	; (401630 <_sbrk+0x28>)
  401616:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401618:	181a      	adds	r2, r3, r0
  40161a:	4907      	ldr	r1, [pc, #28]	; (401638 <_sbrk+0x30>)
  40161c:	4291      	cmp	r1, r2
  40161e:	db04      	blt.n	40162a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401620:	4610      	mov	r0, r2
  401622:	4a03      	ldr	r2, [pc, #12]	; (401630 <_sbrk+0x28>)
  401624:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401626:	4618      	mov	r0, r3
  401628:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40162a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40162e:	4770      	bx	lr
  401630:	20400904 	.word	0x20400904
  401634:	20402bf0 	.word	0x20402bf0
  401638:	2045fffc 	.word	0x2045fffc

0040163c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40163c:	f04f 30ff 	mov.w	r0, #4294967295
  401640:	4770      	bx	lr
  401642:	bf00      	nop

00401644 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401648:	604b      	str	r3, [r1, #4]

	return 0;
}
  40164a:	2000      	movs	r0, #0
  40164c:	4770      	bx	lr
  40164e:	bf00      	nop

00401650 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401650:	2001      	movs	r0, #1
  401652:	4770      	bx	lr

00401654 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401654:	2000      	movs	r0, #0
  401656:	4770      	bx	lr

00401658 <__libc_init_array>:
  401658:	b570      	push	{r4, r5, r6, lr}
  40165a:	4e0f      	ldr	r6, [pc, #60]	; (401698 <__libc_init_array+0x40>)
  40165c:	4d0f      	ldr	r5, [pc, #60]	; (40169c <__libc_init_array+0x44>)
  40165e:	1b76      	subs	r6, r6, r5
  401660:	10b6      	asrs	r6, r6, #2
  401662:	bf18      	it	ne
  401664:	2400      	movne	r4, #0
  401666:	d005      	beq.n	401674 <__libc_init_array+0x1c>
  401668:	3401      	adds	r4, #1
  40166a:	f855 3b04 	ldr.w	r3, [r5], #4
  40166e:	4798      	blx	r3
  401670:	42a6      	cmp	r6, r4
  401672:	d1f9      	bne.n	401668 <__libc_init_array+0x10>
  401674:	4e0a      	ldr	r6, [pc, #40]	; (4016a0 <__libc_init_array+0x48>)
  401676:	4d0b      	ldr	r5, [pc, #44]	; (4016a4 <__libc_init_array+0x4c>)
  401678:	1b76      	subs	r6, r6, r5
  40167a:	f003 f8db 	bl	404834 <_init>
  40167e:	10b6      	asrs	r6, r6, #2
  401680:	bf18      	it	ne
  401682:	2400      	movne	r4, #0
  401684:	d006      	beq.n	401694 <__libc_init_array+0x3c>
  401686:	3401      	adds	r4, #1
  401688:	f855 3b04 	ldr.w	r3, [r5], #4
  40168c:	4798      	blx	r3
  40168e:	42a6      	cmp	r6, r4
  401690:	d1f9      	bne.n	401686 <__libc_init_array+0x2e>
  401692:	bd70      	pop	{r4, r5, r6, pc}
  401694:	bd70      	pop	{r4, r5, r6, pc}
  401696:	bf00      	nop
  401698:	00404840 	.word	0x00404840
  40169c:	00404840 	.word	0x00404840
  4016a0:	00404848 	.word	0x00404848
  4016a4:	00404840 	.word	0x00404840

004016a8 <iprintf>:
  4016a8:	b40f      	push	{r0, r1, r2, r3}
  4016aa:	b500      	push	{lr}
  4016ac:	4907      	ldr	r1, [pc, #28]	; (4016cc <iprintf+0x24>)
  4016ae:	b083      	sub	sp, #12
  4016b0:	ab04      	add	r3, sp, #16
  4016b2:	6808      	ldr	r0, [r1, #0]
  4016b4:	f853 2b04 	ldr.w	r2, [r3], #4
  4016b8:	6881      	ldr	r1, [r0, #8]
  4016ba:	9301      	str	r3, [sp, #4]
  4016bc:	f000 fa0a 	bl	401ad4 <_vfiprintf_r>
  4016c0:	b003      	add	sp, #12
  4016c2:	f85d eb04 	ldr.w	lr, [sp], #4
  4016c6:	b004      	add	sp, #16
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop
  4016cc:	20400430 	.word	0x20400430

004016d0 <memset>:
  4016d0:	b470      	push	{r4, r5, r6}
  4016d2:	0784      	lsls	r4, r0, #30
  4016d4:	d046      	beq.n	401764 <memset+0x94>
  4016d6:	1e54      	subs	r4, r2, #1
  4016d8:	2a00      	cmp	r2, #0
  4016da:	d041      	beq.n	401760 <memset+0x90>
  4016dc:	b2cd      	uxtb	r5, r1
  4016de:	4603      	mov	r3, r0
  4016e0:	e002      	b.n	4016e8 <memset+0x18>
  4016e2:	1e62      	subs	r2, r4, #1
  4016e4:	b3e4      	cbz	r4, 401760 <memset+0x90>
  4016e6:	4614      	mov	r4, r2
  4016e8:	f803 5b01 	strb.w	r5, [r3], #1
  4016ec:	079a      	lsls	r2, r3, #30
  4016ee:	d1f8      	bne.n	4016e2 <memset+0x12>
  4016f0:	2c03      	cmp	r4, #3
  4016f2:	d92e      	bls.n	401752 <memset+0x82>
  4016f4:	b2cd      	uxtb	r5, r1
  4016f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4016fa:	2c0f      	cmp	r4, #15
  4016fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401700:	d919      	bls.n	401736 <memset+0x66>
  401702:	f103 0210 	add.w	r2, r3, #16
  401706:	4626      	mov	r6, r4
  401708:	3e10      	subs	r6, #16
  40170a:	2e0f      	cmp	r6, #15
  40170c:	f842 5c10 	str.w	r5, [r2, #-16]
  401710:	f842 5c0c 	str.w	r5, [r2, #-12]
  401714:	f842 5c08 	str.w	r5, [r2, #-8]
  401718:	f842 5c04 	str.w	r5, [r2, #-4]
  40171c:	f102 0210 	add.w	r2, r2, #16
  401720:	d8f2      	bhi.n	401708 <memset+0x38>
  401722:	f1a4 0210 	sub.w	r2, r4, #16
  401726:	f022 020f 	bic.w	r2, r2, #15
  40172a:	f004 040f 	and.w	r4, r4, #15
  40172e:	3210      	adds	r2, #16
  401730:	2c03      	cmp	r4, #3
  401732:	4413      	add	r3, r2
  401734:	d90d      	bls.n	401752 <memset+0x82>
  401736:	461e      	mov	r6, r3
  401738:	4622      	mov	r2, r4
  40173a:	3a04      	subs	r2, #4
  40173c:	2a03      	cmp	r2, #3
  40173e:	f846 5b04 	str.w	r5, [r6], #4
  401742:	d8fa      	bhi.n	40173a <memset+0x6a>
  401744:	1f22      	subs	r2, r4, #4
  401746:	f022 0203 	bic.w	r2, r2, #3
  40174a:	3204      	adds	r2, #4
  40174c:	4413      	add	r3, r2
  40174e:	f004 0403 	and.w	r4, r4, #3
  401752:	b12c      	cbz	r4, 401760 <memset+0x90>
  401754:	b2c9      	uxtb	r1, r1
  401756:	441c      	add	r4, r3
  401758:	f803 1b01 	strb.w	r1, [r3], #1
  40175c:	42a3      	cmp	r3, r4
  40175e:	d1fb      	bne.n	401758 <memset+0x88>
  401760:	bc70      	pop	{r4, r5, r6}
  401762:	4770      	bx	lr
  401764:	4614      	mov	r4, r2
  401766:	4603      	mov	r3, r0
  401768:	e7c2      	b.n	4016f0 <memset+0x20>
  40176a:	bf00      	nop

0040176c <_puts_r>:
  40176c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40176e:	4605      	mov	r5, r0
  401770:	b089      	sub	sp, #36	; 0x24
  401772:	4608      	mov	r0, r1
  401774:	460c      	mov	r4, r1
  401776:	f000 f903 	bl	401980 <strlen>
  40177a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40177c:	4f14      	ldr	r7, [pc, #80]	; (4017d0 <_puts_r+0x64>)
  40177e:	9404      	str	r4, [sp, #16]
  401780:	2601      	movs	r6, #1
  401782:	1c44      	adds	r4, r0, #1
  401784:	a904      	add	r1, sp, #16
  401786:	2202      	movs	r2, #2
  401788:	9403      	str	r4, [sp, #12]
  40178a:	9005      	str	r0, [sp, #20]
  40178c:	68ac      	ldr	r4, [r5, #8]
  40178e:	9706      	str	r7, [sp, #24]
  401790:	9607      	str	r6, [sp, #28]
  401792:	9101      	str	r1, [sp, #4]
  401794:	9202      	str	r2, [sp, #8]
  401796:	b1b3      	cbz	r3, 4017c6 <_puts_r+0x5a>
  401798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40179c:	049a      	lsls	r2, r3, #18
  40179e:	d406      	bmi.n	4017ae <_puts_r+0x42>
  4017a0:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4017a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4017a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4017aa:	81a3      	strh	r3, [r4, #12]
  4017ac:	6662      	str	r2, [r4, #100]	; 0x64
  4017ae:	4621      	mov	r1, r4
  4017b0:	4628      	mov	r0, r5
  4017b2:	aa01      	add	r2, sp, #4
  4017b4:	f001 fc20 	bl	402ff8 <__sfvwrite_r>
  4017b8:	2800      	cmp	r0, #0
  4017ba:	bf14      	ite	ne
  4017bc:	f04f 30ff 	movne.w	r0, #4294967295
  4017c0:	200a      	moveq	r0, #10
  4017c2:	b009      	add	sp, #36	; 0x24
  4017c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4017c6:	4628      	mov	r0, r5
  4017c8:	f001 fa64 	bl	402c94 <__sinit>
  4017cc:	e7e4      	b.n	401798 <_puts_r+0x2c>
  4017ce:	bf00      	nop
  4017d0:	004047e0 	.word	0x004047e0

004017d4 <puts>:
  4017d4:	4b02      	ldr	r3, [pc, #8]	; (4017e0 <puts+0xc>)
  4017d6:	4601      	mov	r1, r0
  4017d8:	6818      	ldr	r0, [r3, #0]
  4017da:	f7ff bfc7 	b.w	40176c <_puts_r>
  4017de:	bf00      	nop
  4017e0:	20400430 	.word	0x20400430

004017e4 <setbuf>:
  4017e4:	2900      	cmp	r1, #0
  4017e6:	bf0c      	ite	eq
  4017e8:	2202      	moveq	r2, #2
  4017ea:	2200      	movne	r2, #0
  4017ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4017f0:	f000 b800 	b.w	4017f4 <setvbuf>

004017f4 <setvbuf>:
  4017f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4017f8:	4c51      	ldr	r4, [pc, #324]	; (401940 <setvbuf+0x14c>)
  4017fa:	6825      	ldr	r5, [r4, #0]
  4017fc:	b083      	sub	sp, #12
  4017fe:	4604      	mov	r4, r0
  401800:	460f      	mov	r7, r1
  401802:	4690      	mov	r8, r2
  401804:	461e      	mov	r6, r3
  401806:	b115      	cbz	r5, 40180e <setvbuf+0x1a>
  401808:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40180a:	2b00      	cmp	r3, #0
  40180c:	d079      	beq.n	401902 <setvbuf+0x10e>
  40180e:	f1b8 0f02 	cmp.w	r8, #2
  401812:	d004      	beq.n	40181e <setvbuf+0x2a>
  401814:	f1b8 0f01 	cmp.w	r8, #1
  401818:	d87f      	bhi.n	40191a <setvbuf+0x126>
  40181a:	2e00      	cmp	r6, #0
  40181c:	db7d      	blt.n	40191a <setvbuf+0x126>
  40181e:	4621      	mov	r1, r4
  401820:	4628      	mov	r0, r5
  401822:	f001 f9a3 	bl	402b6c <_fflush_r>
  401826:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401828:	b141      	cbz	r1, 40183c <setvbuf+0x48>
  40182a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40182e:	4299      	cmp	r1, r3
  401830:	d002      	beq.n	401838 <setvbuf+0x44>
  401832:	4628      	mov	r0, r5
  401834:	f001 faf8 	bl	402e28 <_free_r>
  401838:	2300      	movs	r3, #0
  40183a:	6323      	str	r3, [r4, #48]	; 0x30
  40183c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401840:	2200      	movs	r2, #0
  401842:	61a2      	str	r2, [r4, #24]
  401844:	6062      	str	r2, [r4, #4]
  401846:	061a      	lsls	r2, r3, #24
  401848:	d454      	bmi.n	4018f4 <setvbuf+0x100>
  40184a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40184e:	f023 0303 	bic.w	r3, r3, #3
  401852:	f1b8 0f02 	cmp.w	r8, #2
  401856:	81a3      	strh	r3, [r4, #12]
  401858:	d039      	beq.n	4018ce <setvbuf+0xda>
  40185a:	ab01      	add	r3, sp, #4
  40185c:	466a      	mov	r2, sp
  40185e:	4621      	mov	r1, r4
  401860:	4628      	mov	r0, r5
  401862:	f001 fd7f 	bl	403364 <__swhatbuf_r>
  401866:	89a3      	ldrh	r3, [r4, #12]
  401868:	4318      	orrs	r0, r3
  40186a:	81a0      	strh	r0, [r4, #12]
  40186c:	b326      	cbz	r6, 4018b8 <setvbuf+0xc4>
  40186e:	b327      	cbz	r7, 4018ba <setvbuf+0xc6>
  401870:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401872:	2b00      	cmp	r3, #0
  401874:	d04d      	beq.n	401912 <setvbuf+0x11e>
  401876:	9b00      	ldr	r3, [sp, #0]
  401878:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40187c:	6027      	str	r7, [r4, #0]
  40187e:	429e      	cmp	r6, r3
  401880:	bf1c      	itt	ne
  401882:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401886:	81a0      	strhne	r0, [r4, #12]
  401888:	f1b8 0f01 	cmp.w	r8, #1
  40188c:	bf08      	it	eq
  40188e:	f040 0001 	orreq.w	r0, r0, #1
  401892:	b283      	uxth	r3, r0
  401894:	bf08      	it	eq
  401896:	81a0      	strheq	r0, [r4, #12]
  401898:	f003 0008 	and.w	r0, r3, #8
  40189c:	b280      	uxth	r0, r0
  40189e:	6127      	str	r7, [r4, #16]
  4018a0:	6166      	str	r6, [r4, #20]
  4018a2:	b318      	cbz	r0, 4018ec <setvbuf+0xf8>
  4018a4:	f013 0001 	ands.w	r0, r3, #1
  4018a8:	d02f      	beq.n	40190a <setvbuf+0x116>
  4018aa:	2000      	movs	r0, #0
  4018ac:	4276      	negs	r6, r6
  4018ae:	61a6      	str	r6, [r4, #24]
  4018b0:	60a0      	str	r0, [r4, #8]
  4018b2:	b003      	add	sp, #12
  4018b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4018b8:	9e00      	ldr	r6, [sp, #0]
  4018ba:	4630      	mov	r0, r6
  4018bc:	f001 fdc6 	bl	40344c <malloc>
  4018c0:	4607      	mov	r7, r0
  4018c2:	b368      	cbz	r0, 401920 <setvbuf+0x12c>
  4018c4:	89a3      	ldrh	r3, [r4, #12]
  4018c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4018ca:	81a3      	strh	r3, [r4, #12]
  4018cc:	e7d0      	b.n	401870 <setvbuf+0x7c>
  4018ce:	2000      	movs	r0, #0
  4018d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4018d4:	f043 0302 	orr.w	r3, r3, #2
  4018d8:	2500      	movs	r5, #0
  4018da:	2101      	movs	r1, #1
  4018dc:	81a3      	strh	r3, [r4, #12]
  4018de:	60a5      	str	r5, [r4, #8]
  4018e0:	6022      	str	r2, [r4, #0]
  4018e2:	6122      	str	r2, [r4, #16]
  4018e4:	6161      	str	r1, [r4, #20]
  4018e6:	b003      	add	sp, #12
  4018e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4018ec:	60a0      	str	r0, [r4, #8]
  4018ee:	b003      	add	sp, #12
  4018f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4018f4:	6921      	ldr	r1, [r4, #16]
  4018f6:	4628      	mov	r0, r5
  4018f8:	f001 fa96 	bl	402e28 <_free_r>
  4018fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401900:	e7a3      	b.n	40184a <setvbuf+0x56>
  401902:	4628      	mov	r0, r5
  401904:	f001 f9c6 	bl	402c94 <__sinit>
  401908:	e781      	b.n	40180e <setvbuf+0x1a>
  40190a:	60a6      	str	r6, [r4, #8]
  40190c:	b003      	add	sp, #12
  40190e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401912:	4628      	mov	r0, r5
  401914:	f001 f9be 	bl	402c94 <__sinit>
  401918:	e7ad      	b.n	401876 <setvbuf+0x82>
  40191a:	f04f 30ff 	mov.w	r0, #4294967295
  40191e:	e7e2      	b.n	4018e6 <setvbuf+0xf2>
  401920:	f8dd 9000 	ldr.w	r9, [sp]
  401924:	45b1      	cmp	r9, r6
  401926:	d006      	beq.n	401936 <setvbuf+0x142>
  401928:	4648      	mov	r0, r9
  40192a:	f001 fd8f 	bl	40344c <malloc>
  40192e:	4607      	mov	r7, r0
  401930:	b108      	cbz	r0, 401936 <setvbuf+0x142>
  401932:	464e      	mov	r6, r9
  401934:	e7c6      	b.n	4018c4 <setvbuf+0xd0>
  401936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40193a:	f04f 30ff 	mov.w	r0, #4294967295
  40193e:	e7c7      	b.n	4018d0 <setvbuf+0xdc>
  401940:	20400430 	.word	0x20400430
	...

00401980 <strlen>:
  401980:	f890 f000 	pld	[r0]
  401984:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401988:	f020 0107 	bic.w	r1, r0, #7
  40198c:	f06f 0c00 	mvn.w	ip, #0
  401990:	f010 0407 	ands.w	r4, r0, #7
  401994:	f891 f020 	pld	[r1, #32]
  401998:	f040 8049 	bne.w	401a2e <strlen+0xae>
  40199c:	f04f 0400 	mov.w	r4, #0
  4019a0:	f06f 0007 	mvn.w	r0, #7
  4019a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4019a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4019ac:	f100 0008 	add.w	r0, r0, #8
  4019b0:	fa82 f24c 	uadd8	r2, r2, ip
  4019b4:	faa4 f28c 	sel	r2, r4, ip
  4019b8:	fa83 f34c 	uadd8	r3, r3, ip
  4019bc:	faa2 f38c 	sel	r3, r2, ip
  4019c0:	bb4b      	cbnz	r3, 401a16 <strlen+0x96>
  4019c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4019c6:	fa82 f24c 	uadd8	r2, r2, ip
  4019ca:	f100 0008 	add.w	r0, r0, #8
  4019ce:	faa4 f28c 	sel	r2, r4, ip
  4019d2:	fa83 f34c 	uadd8	r3, r3, ip
  4019d6:	faa2 f38c 	sel	r3, r2, ip
  4019da:	b9e3      	cbnz	r3, 401a16 <strlen+0x96>
  4019dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4019e0:	fa82 f24c 	uadd8	r2, r2, ip
  4019e4:	f100 0008 	add.w	r0, r0, #8
  4019e8:	faa4 f28c 	sel	r2, r4, ip
  4019ec:	fa83 f34c 	uadd8	r3, r3, ip
  4019f0:	faa2 f38c 	sel	r3, r2, ip
  4019f4:	b97b      	cbnz	r3, 401a16 <strlen+0x96>
  4019f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4019fa:	f101 0120 	add.w	r1, r1, #32
  4019fe:	fa82 f24c 	uadd8	r2, r2, ip
  401a02:	f100 0008 	add.w	r0, r0, #8
  401a06:	faa4 f28c 	sel	r2, r4, ip
  401a0a:	fa83 f34c 	uadd8	r3, r3, ip
  401a0e:	faa2 f38c 	sel	r3, r2, ip
  401a12:	2b00      	cmp	r3, #0
  401a14:	d0c6      	beq.n	4019a4 <strlen+0x24>
  401a16:	2a00      	cmp	r2, #0
  401a18:	bf04      	itt	eq
  401a1a:	3004      	addeq	r0, #4
  401a1c:	461a      	moveq	r2, r3
  401a1e:	ba12      	rev	r2, r2
  401a20:	fab2 f282 	clz	r2, r2
  401a24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401a28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401a2c:	4770      	bx	lr
  401a2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401a32:	f004 0503 	and.w	r5, r4, #3
  401a36:	f1c4 0000 	rsb	r0, r4, #0
  401a3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401a3e:	f014 0f04 	tst.w	r4, #4
  401a42:	f891 f040 	pld	[r1, #64]	; 0x40
  401a46:	fa0c f505 	lsl.w	r5, ip, r5
  401a4a:	ea62 0205 	orn	r2, r2, r5
  401a4e:	bf1c      	itt	ne
  401a50:	ea63 0305 	ornne	r3, r3, r5
  401a54:	4662      	movne	r2, ip
  401a56:	f04f 0400 	mov.w	r4, #0
  401a5a:	e7a9      	b.n	4019b0 <strlen+0x30>

00401a5c <__sprint_r.part.0>:
  401a5c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401a5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401a62:	049c      	lsls	r4, r3, #18
  401a64:	4692      	mov	sl, r2
  401a66:	d52c      	bpl.n	401ac2 <__sprint_r.part.0+0x66>
  401a68:	6893      	ldr	r3, [r2, #8]
  401a6a:	6812      	ldr	r2, [r2, #0]
  401a6c:	b33b      	cbz	r3, 401abe <__sprint_r.part.0+0x62>
  401a6e:	460f      	mov	r7, r1
  401a70:	4680      	mov	r8, r0
  401a72:	f102 0908 	add.w	r9, r2, #8
  401a76:	e919 0060 	ldmdb	r9, {r5, r6}
  401a7a:	08b6      	lsrs	r6, r6, #2
  401a7c:	d017      	beq.n	401aae <__sprint_r.part.0+0x52>
  401a7e:	3d04      	subs	r5, #4
  401a80:	2400      	movs	r4, #0
  401a82:	e001      	b.n	401a88 <__sprint_r.part.0+0x2c>
  401a84:	42a6      	cmp	r6, r4
  401a86:	d010      	beq.n	401aaa <__sprint_r.part.0+0x4e>
  401a88:	463a      	mov	r2, r7
  401a8a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401a8e:	4640      	mov	r0, r8
  401a90:	f001 f96a 	bl	402d68 <_fputwc_r>
  401a94:	1c43      	adds	r3, r0, #1
  401a96:	f104 0401 	add.w	r4, r4, #1
  401a9a:	d1f3      	bne.n	401a84 <__sprint_r.part.0+0x28>
  401a9c:	2300      	movs	r3, #0
  401a9e:	f8ca 3008 	str.w	r3, [sl, #8]
  401aa2:	f8ca 3004 	str.w	r3, [sl, #4]
  401aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401aaa:	f8da 3008 	ldr.w	r3, [sl, #8]
  401aae:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401ab2:	f8ca 3008 	str.w	r3, [sl, #8]
  401ab6:	f109 0908 	add.w	r9, r9, #8
  401aba:	2b00      	cmp	r3, #0
  401abc:	d1db      	bne.n	401a76 <__sprint_r.part.0+0x1a>
  401abe:	2000      	movs	r0, #0
  401ac0:	e7ec      	b.n	401a9c <__sprint_r.part.0+0x40>
  401ac2:	f001 fa99 	bl	402ff8 <__sfvwrite_r>
  401ac6:	2300      	movs	r3, #0
  401ac8:	f8ca 3008 	str.w	r3, [sl, #8]
  401acc:	f8ca 3004 	str.w	r3, [sl, #4]
  401ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401ad4 <_vfiprintf_r>:
  401ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ad8:	b0ab      	sub	sp, #172	; 0xac
  401ada:	461c      	mov	r4, r3
  401adc:	9100      	str	r1, [sp, #0]
  401ade:	4690      	mov	r8, r2
  401ae0:	9304      	str	r3, [sp, #16]
  401ae2:	9005      	str	r0, [sp, #20]
  401ae4:	b118      	cbz	r0, 401aee <_vfiprintf_r+0x1a>
  401ae6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401ae8:	2b00      	cmp	r3, #0
  401aea:	f000 80de 	beq.w	401caa <_vfiprintf_r+0x1d6>
  401aee:	9800      	ldr	r0, [sp, #0]
  401af0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  401af4:	b28a      	uxth	r2, r1
  401af6:	0495      	lsls	r5, r2, #18
  401af8:	d407      	bmi.n	401b0a <_vfiprintf_r+0x36>
  401afa:	6e43      	ldr	r3, [r0, #100]	; 0x64
  401afc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401b04:	8182      	strh	r2, [r0, #12]
  401b06:	6643      	str	r3, [r0, #100]	; 0x64
  401b08:	b292      	uxth	r2, r2
  401b0a:	0711      	lsls	r1, r2, #28
  401b0c:	f140 80b1 	bpl.w	401c72 <_vfiprintf_r+0x19e>
  401b10:	9b00      	ldr	r3, [sp, #0]
  401b12:	691b      	ldr	r3, [r3, #16]
  401b14:	2b00      	cmp	r3, #0
  401b16:	f000 80ac 	beq.w	401c72 <_vfiprintf_r+0x19e>
  401b1a:	f002 021a 	and.w	r2, r2, #26
  401b1e:	2a0a      	cmp	r2, #10
  401b20:	f000 80b5 	beq.w	401c8e <_vfiprintf_r+0x1ba>
  401b24:	2300      	movs	r3, #0
  401b26:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  401b2a:	9302      	str	r3, [sp, #8]
  401b2c:	930f      	str	r3, [sp, #60]	; 0x3c
  401b2e:	930e      	str	r3, [sp, #56]	; 0x38
  401b30:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  401b34:	46da      	mov	sl, fp
  401b36:	f898 3000 	ldrb.w	r3, [r8]
  401b3a:	4644      	mov	r4, r8
  401b3c:	b1fb      	cbz	r3, 401b7e <_vfiprintf_r+0xaa>
  401b3e:	2b25      	cmp	r3, #37	; 0x25
  401b40:	d102      	bne.n	401b48 <_vfiprintf_r+0x74>
  401b42:	e01c      	b.n	401b7e <_vfiprintf_r+0xaa>
  401b44:	2b25      	cmp	r3, #37	; 0x25
  401b46:	d003      	beq.n	401b50 <_vfiprintf_r+0x7c>
  401b48:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401b4c:	2b00      	cmp	r3, #0
  401b4e:	d1f9      	bne.n	401b44 <_vfiprintf_r+0x70>
  401b50:	ebc8 0504 	rsb	r5, r8, r4
  401b54:	b19d      	cbz	r5, 401b7e <_vfiprintf_r+0xaa>
  401b56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401b58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b5a:	f8ca 8000 	str.w	r8, [sl]
  401b5e:	3301      	adds	r3, #1
  401b60:	442a      	add	r2, r5
  401b62:	2b07      	cmp	r3, #7
  401b64:	f8ca 5004 	str.w	r5, [sl, #4]
  401b68:	920f      	str	r2, [sp, #60]	; 0x3c
  401b6a:	930e      	str	r3, [sp, #56]	; 0x38
  401b6c:	dd7b      	ble.n	401c66 <_vfiprintf_r+0x192>
  401b6e:	2a00      	cmp	r2, #0
  401b70:	f040 8528 	bne.w	4025c4 <_vfiprintf_r+0xaf0>
  401b74:	9b02      	ldr	r3, [sp, #8]
  401b76:	920e      	str	r2, [sp, #56]	; 0x38
  401b78:	442b      	add	r3, r5
  401b7a:	46da      	mov	sl, fp
  401b7c:	9302      	str	r3, [sp, #8]
  401b7e:	7823      	ldrb	r3, [r4, #0]
  401b80:	2b00      	cmp	r3, #0
  401b82:	f000 843e 	beq.w	402402 <_vfiprintf_r+0x92e>
  401b86:	2100      	movs	r1, #0
  401b88:	f04f 0300 	mov.w	r3, #0
  401b8c:	f04f 32ff 	mov.w	r2, #4294967295
  401b90:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401b94:	f104 0801 	add.w	r8, r4, #1
  401b98:	7863      	ldrb	r3, [r4, #1]
  401b9a:	9201      	str	r2, [sp, #4]
  401b9c:	4608      	mov	r0, r1
  401b9e:	460e      	mov	r6, r1
  401ba0:	460c      	mov	r4, r1
  401ba2:	f108 0801 	add.w	r8, r8, #1
  401ba6:	f1a3 0220 	sub.w	r2, r3, #32
  401baa:	2a58      	cmp	r2, #88	; 0x58
  401bac:	f200 8393 	bhi.w	4022d6 <_vfiprintf_r+0x802>
  401bb0:	e8df f012 	tbh	[pc, r2, lsl #1]
  401bb4:	03910346 	.word	0x03910346
  401bb8:	034e0391 	.word	0x034e0391
  401bbc:	03910391 	.word	0x03910391
  401bc0:	03910391 	.word	0x03910391
  401bc4:	03910391 	.word	0x03910391
  401bc8:	02670289 	.word	0x02670289
  401bcc:	00800391 	.word	0x00800391
  401bd0:	0391026c 	.word	0x0391026c
  401bd4:	025901c6 	.word	0x025901c6
  401bd8:	02590259 	.word	0x02590259
  401bdc:	02590259 	.word	0x02590259
  401be0:	02590259 	.word	0x02590259
  401be4:	02590259 	.word	0x02590259
  401be8:	03910391 	.word	0x03910391
  401bec:	03910391 	.word	0x03910391
  401bf0:	03910391 	.word	0x03910391
  401bf4:	03910391 	.word	0x03910391
  401bf8:	03910391 	.word	0x03910391
  401bfc:	039101cb 	.word	0x039101cb
  401c00:	03910391 	.word	0x03910391
  401c04:	03910391 	.word	0x03910391
  401c08:	03910391 	.word	0x03910391
  401c0c:	03910391 	.word	0x03910391
  401c10:	02140391 	.word	0x02140391
  401c14:	03910391 	.word	0x03910391
  401c18:	03910391 	.word	0x03910391
  401c1c:	02ee0391 	.word	0x02ee0391
  401c20:	03910391 	.word	0x03910391
  401c24:	03910311 	.word	0x03910311
  401c28:	03910391 	.word	0x03910391
  401c2c:	03910391 	.word	0x03910391
  401c30:	03910391 	.word	0x03910391
  401c34:	03910391 	.word	0x03910391
  401c38:	03340391 	.word	0x03340391
  401c3c:	0391038a 	.word	0x0391038a
  401c40:	03910391 	.word	0x03910391
  401c44:	038a0367 	.word	0x038a0367
  401c48:	03910391 	.word	0x03910391
  401c4c:	0391036c 	.word	0x0391036c
  401c50:	02950379 	.word	0x02950379
  401c54:	02e90085 	.word	0x02e90085
  401c58:	029b0391 	.word	0x029b0391
  401c5c:	02ba0391 	.word	0x02ba0391
  401c60:	03910391 	.word	0x03910391
  401c64:	0353      	.short	0x0353
  401c66:	f10a 0a08 	add.w	sl, sl, #8
  401c6a:	9b02      	ldr	r3, [sp, #8]
  401c6c:	442b      	add	r3, r5
  401c6e:	9302      	str	r3, [sp, #8]
  401c70:	e785      	b.n	401b7e <_vfiprintf_r+0xaa>
  401c72:	9900      	ldr	r1, [sp, #0]
  401c74:	9805      	ldr	r0, [sp, #20]
  401c76:	f000 fe61 	bl	40293c <__swsetup_r>
  401c7a:	2800      	cmp	r0, #0
  401c7c:	f040 8558 	bne.w	402730 <_vfiprintf_r+0xc5c>
  401c80:	9b00      	ldr	r3, [sp, #0]
  401c82:	899a      	ldrh	r2, [r3, #12]
  401c84:	f002 021a 	and.w	r2, r2, #26
  401c88:	2a0a      	cmp	r2, #10
  401c8a:	f47f af4b 	bne.w	401b24 <_vfiprintf_r+0x50>
  401c8e:	9900      	ldr	r1, [sp, #0]
  401c90:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401c94:	2b00      	cmp	r3, #0
  401c96:	f6ff af45 	blt.w	401b24 <_vfiprintf_r+0x50>
  401c9a:	4623      	mov	r3, r4
  401c9c:	4642      	mov	r2, r8
  401c9e:	9805      	ldr	r0, [sp, #20]
  401ca0:	f000 fe16 	bl	4028d0 <__sbprintf>
  401ca4:	b02b      	add	sp, #172	; 0xac
  401ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401caa:	f000 fff3 	bl	402c94 <__sinit>
  401cae:	e71e      	b.n	401aee <_vfiprintf_r+0x1a>
  401cb0:	4264      	negs	r4, r4
  401cb2:	9304      	str	r3, [sp, #16]
  401cb4:	f046 0604 	orr.w	r6, r6, #4
  401cb8:	f898 3000 	ldrb.w	r3, [r8]
  401cbc:	e771      	b.n	401ba2 <_vfiprintf_r+0xce>
  401cbe:	2130      	movs	r1, #48	; 0x30
  401cc0:	9804      	ldr	r0, [sp, #16]
  401cc2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401cc6:	9901      	ldr	r1, [sp, #4]
  401cc8:	9406      	str	r4, [sp, #24]
  401cca:	f04f 0300 	mov.w	r3, #0
  401cce:	2278      	movs	r2, #120	; 0x78
  401cd0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401cd4:	2900      	cmp	r1, #0
  401cd6:	4603      	mov	r3, r0
  401cd8:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  401cdc:	6804      	ldr	r4, [r0, #0]
  401cde:	f103 0304 	add.w	r3, r3, #4
  401ce2:	f04f 0500 	mov.w	r5, #0
  401ce6:	f046 0202 	orr.w	r2, r6, #2
  401cea:	f2c0 8525 	blt.w	402738 <_vfiprintf_r+0xc64>
  401cee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401cf2:	ea54 0205 	orrs.w	r2, r4, r5
  401cf6:	f046 0602 	orr.w	r6, r6, #2
  401cfa:	9304      	str	r3, [sp, #16]
  401cfc:	f040 84bf 	bne.w	40267e <_vfiprintf_r+0xbaa>
  401d00:	48b3      	ldr	r0, [pc, #716]	; (401fd0 <_vfiprintf_r+0x4fc>)
  401d02:	9b01      	ldr	r3, [sp, #4]
  401d04:	2b00      	cmp	r3, #0
  401d06:	f040 841c 	bne.w	402542 <_vfiprintf_r+0xa6e>
  401d0a:	4699      	mov	r9, r3
  401d0c:	2300      	movs	r3, #0
  401d0e:	9301      	str	r3, [sp, #4]
  401d10:	9303      	str	r3, [sp, #12]
  401d12:	465f      	mov	r7, fp
  401d14:	9b01      	ldr	r3, [sp, #4]
  401d16:	9a03      	ldr	r2, [sp, #12]
  401d18:	4293      	cmp	r3, r2
  401d1a:	bfb8      	it	lt
  401d1c:	4613      	movlt	r3, r2
  401d1e:	461d      	mov	r5, r3
  401d20:	f1b9 0f00 	cmp.w	r9, #0
  401d24:	d000      	beq.n	401d28 <_vfiprintf_r+0x254>
  401d26:	3501      	adds	r5, #1
  401d28:	f016 0302 	ands.w	r3, r6, #2
  401d2c:	9307      	str	r3, [sp, #28]
  401d2e:	bf18      	it	ne
  401d30:	3502      	addne	r5, #2
  401d32:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  401d36:	9308      	str	r3, [sp, #32]
  401d38:	f040 82f1 	bne.w	40231e <_vfiprintf_r+0x84a>
  401d3c:	9b06      	ldr	r3, [sp, #24]
  401d3e:	1b5c      	subs	r4, r3, r5
  401d40:	2c00      	cmp	r4, #0
  401d42:	f340 82ec 	ble.w	40231e <_vfiprintf_r+0x84a>
  401d46:	2c10      	cmp	r4, #16
  401d48:	f340 8556 	ble.w	4027f8 <_vfiprintf_r+0xd24>
  401d4c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401fd4 <_vfiprintf_r+0x500>
  401d50:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401d54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d56:	46d4      	mov	ip, sl
  401d58:	2310      	movs	r3, #16
  401d5a:	46c2      	mov	sl, r8
  401d5c:	4670      	mov	r0, lr
  401d5e:	46a8      	mov	r8, r5
  401d60:	464d      	mov	r5, r9
  401d62:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401d66:	e007      	b.n	401d78 <_vfiprintf_r+0x2a4>
  401d68:	f100 0e02 	add.w	lr, r0, #2
  401d6c:	f10c 0c08 	add.w	ip, ip, #8
  401d70:	4608      	mov	r0, r1
  401d72:	3c10      	subs	r4, #16
  401d74:	2c10      	cmp	r4, #16
  401d76:	dd13      	ble.n	401da0 <_vfiprintf_r+0x2cc>
  401d78:	1c41      	adds	r1, r0, #1
  401d7a:	3210      	adds	r2, #16
  401d7c:	2907      	cmp	r1, #7
  401d7e:	920f      	str	r2, [sp, #60]	; 0x3c
  401d80:	f8cc 5000 	str.w	r5, [ip]
  401d84:	f8cc 3004 	str.w	r3, [ip, #4]
  401d88:	910e      	str	r1, [sp, #56]	; 0x38
  401d8a:	dded      	ble.n	401d68 <_vfiprintf_r+0x294>
  401d8c:	2a00      	cmp	r2, #0
  401d8e:	f040 82b7 	bne.w	402300 <_vfiprintf_r+0x82c>
  401d92:	3c10      	subs	r4, #16
  401d94:	2c10      	cmp	r4, #16
  401d96:	4610      	mov	r0, r2
  401d98:	f04f 0e01 	mov.w	lr, #1
  401d9c:	46dc      	mov	ip, fp
  401d9e:	dceb      	bgt.n	401d78 <_vfiprintf_r+0x2a4>
  401da0:	46a9      	mov	r9, r5
  401da2:	4670      	mov	r0, lr
  401da4:	4645      	mov	r5, r8
  401da6:	46d0      	mov	r8, sl
  401da8:	46e2      	mov	sl, ip
  401daa:	4422      	add	r2, r4
  401dac:	2807      	cmp	r0, #7
  401dae:	920f      	str	r2, [sp, #60]	; 0x3c
  401db0:	f8ca 9000 	str.w	r9, [sl]
  401db4:	f8ca 4004 	str.w	r4, [sl, #4]
  401db8:	900e      	str	r0, [sp, #56]	; 0x38
  401dba:	f300 8375 	bgt.w	4024a8 <_vfiprintf_r+0x9d4>
  401dbe:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401dc2:	f10a 0a08 	add.w	sl, sl, #8
  401dc6:	f100 0e01 	add.w	lr, r0, #1
  401dca:	2b00      	cmp	r3, #0
  401dcc:	f040 82b0 	bne.w	402330 <_vfiprintf_r+0x85c>
  401dd0:	9b07      	ldr	r3, [sp, #28]
  401dd2:	2b00      	cmp	r3, #0
  401dd4:	f000 82c3 	beq.w	40235e <_vfiprintf_r+0x88a>
  401dd8:	3202      	adds	r2, #2
  401dda:	a90c      	add	r1, sp, #48	; 0x30
  401ddc:	2302      	movs	r3, #2
  401dde:	f1be 0f07 	cmp.w	lr, #7
  401de2:	920f      	str	r2, [sp, #60]	; 0x3c
  401de4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401de8:	e88a 000a 	stmia.w	sl, {r1, r3}
  401dec:	f340 8378 	ble.w	4024e0 <_vfiprintf_r+0xa0c>
  401df0:	2a00      	cmp	r2, #0
  401df2:	f040 840a 	bne.w	40260a <_vfiprintf_r+0xb36>
  401df6:	9b08      	ldr	r3, [sp, #32]
  401df8:	2b80      	cmp	r3, #128	; 0x80
  401dfa:	f04f 0e01 	mov.w	lr, #1
  401dfe:	4610      	mov	r0, r2
  401e00:	46da      	mov	sl, fp
  401e02:	f040 82b0 	bne.w	402366 <_vfiprintf_r+0x892>
  401e06:	9b06      	ldr	r3, [sp, #24]
  401e08:	1b5c      	subs	r4, r3, r5
  401e0a:	2c00      	cmp	r4, #0
  401e0c:	f340 82ab 	ble.w	402366 <_vfiprintf_r+0x892>
  401e10:	2c10      	cmp	r4, #16
  401e12:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401fd8 <_vfiprintf_r+0x504>
  401e16:	f340 850b 	ble.w	402830 <_vfiprintf_r+0xd5c>
  401e1a:	46d6      	mov	lr, sl
  401e1c:	2310      	movs	r3, #16
  401e1e:	46c2      	mov	sl, r8
  401e20:	46a8      	mov	r8, r5
  401e22:	464d      	mov	r5, r9
  401e24:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401e28:	e007      	b.n	401e3a <_vfiprintf_r+0x366>
  401e2a:	f100 0c02 	add.w	ip, r0, #2
  401e2e:	f10e 0e08 	add.w	lr, lr, #8
  401e32:	4608      	mov	r0, r1
  401e34:	3c10      	subs	r4, #16
  401e36:	2c10      	cmp	r4, #16
  401e38:	dd13      	ble.n	401e62 <_vfiprintf_r+0x38e>
  401e3a:	1c41      	adds	r1, r0, #1
  401e3c:	3210      	adds	r2, #16
  401e3e:	2907      	cmp	r1, #7
  401e40:	920f      	str	r2, [sp, #60]	; 0x3c
  401e42:	f8ce 5000 	str.w	r5, [lr]
  401e46:	f8ce 3004 	str.w	r3, [lr, #4]
  401e4a:	910e      	str	r1, [sp, #56]	; 0x38
  401e4c:	dded      	ble.n	401e2a <_vfiprintf_r+0x356>
  401e4e:	2a00      	cmp	r2, #0
  401e50:	f040 8315 	bne.w	40247e <_vfiprintf_r+0x9aa>
  401e54:	3c10      	subs	r4, #16
  401e56:	2c10      	cmp	r4, #16
  401e58:	f04f 0c01 	mov.w	ip, #1
  401e5c:	4610      	mov	r0, r2
  401e5e:	46de      	mov	lr, fp
  401e60:	dceb      	bgt.n	401e3a <_vfiprintf_r+0x366>
  401e62:	46a9      	mov	r9, r5
  401e64:	4645      	mov	r5, r8
  401e66:	46d0      	mov	r8, sl
  401e68:	46f2      	mov	sl, lr
  401e6a:	4422      	add	r2, r4
  401e6c:	f1bc 0f07 	cmp.w	ip, #7
  401e70:	920f      	str	r2, [sp, #60]	; 0x3c
  401e72:	f8ca 9000 	str.w	r9, [sl]
  401e76:	f8ca 4004 	str.w	r4, [sl, #4]
  401e7a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  401e7e:	f300 83d2 	bgt.w	402626 <_vfiprintf_r+0xb52>
  401e82:	9b01      	ldr	r3, [sp, #4]
  401e84:	9903      	ldr	r1, [sp, #12]
  401e86:	1a5c      	subs	r4, r3, r1
  401e88:	2c00      	cmp	r4, #0
  401e8a:	f10a 0a08 	add.w	sl, sl, #8
  401e8e:	f10c 0e01 	add.w	lr, ip, #1
  401e92:	4660      	mov	r0, ip
  401e94:	f300 826d 	bgt.w	402372 <_vfiprintf_r+0x89e>
  401e98:	9903      	ldr	r1, [sp, #12]
  401e9a:	f8ca 7000 	str.w	r7, [sl]
  401e9e:	440a      	add	r2, r1
  401ea0:	f1be 0f07 	cmp.w	lr, #7
  401ea4:	920f      	str	r2, [sp, #60]	; 0x3c
  401ea6:	f8ca 1004 	str.w	r1, [sl, #4]
  401eaa:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401eae:	f340 82ce 	ble.w	40244e <_vfiprintf_r+0x97a>
  401eb2:	2a00      	cmp	r2, #0
  401eb4:	f040 833a 	bne.w	40252c <_vfiprintf_r+0xa58>
  401eb8:	0770      	lsls	r0, r6, #29
  401eba:	920e      	str	r2, [sp, #56]	; 0x38
  401ebc:	d538      	bpl.n	401f30 <_vfiprintf_r+0x45c>
  401ebe:	9b06      	ldr	r3, [sp, #24]
  401ec0:	1b5c      	subs	r4, r3, r5
  401ec2:	2c00      	cmp	r4, #0
  401ec4:	dd34      	ble.n	401f30 <_vfiprintf_r+0x45c>
  401ec6:	46da      	mov	sl, fp
  401ec8:	2c10      	cmp	r4, #16
  401eca:	f340 84ab 	ble.w	402824 <_vfiprintf_r+0xd50>
  401ece:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401fd4 <_vfiprintf_r+0x500>
  401ed2:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ed4:	464f      	mov	r7, r9
  401ed6:	2610      	movs	r6, #16
  401ed8:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401edc:	e006      	b.n	401eec <_vfiprintf_r+0x418>
  401ede:	1c88      	adds	r0, r1, #2
  401ee0:	f10a 0a08 	add.w	sl, sl, #8
  401ee4:	4619      	mov	r1, r3
  401ee6:	3c10      	subs	r4, #16
  401ee8:	2c10      	cmp	r4, #16
  401eea:	dd13      	ble.n	401f14 <_vfiprintf_r+0x440>
  401eec:	1c4b      	adds	r3, r1, #1
  401eee:	3210      	adds	r2, #16
  401ef0:	2b07      	cmp	r3, #7
  401ef2:	920f      	str	r2, [sp, #60]	; 0x3c
  401ef4:	f8ca 7000 	str.w	r7, [sl]
  401ef8:	f8ca 6004 	str.w	r6, [sl, #4]
  401efc:	930e      	str	r3, [sp, #56]	; 0x38
  401efe:	ddee      	ble.n	401ede <_vfiprintf_r+0x40a>
  401f00:	2a00      	cmp	r2, #0
  401f02:	f040 828e 	bne.w	402422 <_vfiprintf_r+0x94e>
  401f06:	3c10      	subs	r4, #16
  401f08:	2c10      	cmp	r4, #16
  401f0a:	f04f 0001 	mov.w	r0, #1
  401f0e:	4611      	mov	r1, r2
  401f10:	46da      	mov	sl, fp
  401f12:	dceb      	bgt.n	401eec <_vfiprintf_r+0x418>
  401f14:	46b9      	mov	r9, r7
  401f16:	4422      	add	r2, r4
  401f18:	2807      	cmp	r0, #7
  401f1a:	920f      	str	r2, [sp, #60]	; 0x3c
  401f1c:	f8ca 9000 	str.w	r9, [sl]
  401f20:	f8ca 4004 	str.w	r4, [sl, #4]
  401f24:	900e      	str	r0, [sp, #56]	; 0x38
  401f26:	f340 829b 	ble.w	402460 <_vfiprintf_r+0x98c>
  401f2a:	2a00      	cmp	r2, #0
  401f2c:	f040 8425 	bne.w	40277a <_vfiprintf_r+0xca6>
  401f30:	9b02      	ldr	r3, [sp, #8]
  401f32:	9a06      	ldr	r2, [sp, #24]
  401f34:	42aa      	cmp	r2, r5
  401f36:	bfac      	ite	ge
  401f38:	189b      	addge	r3, r3, r2
  401f3a:	195b      	addlt	r3, r3, r5
  401f3c:	9302      	str	r3, [sp, #8]
  401f3e:	e299      	b.n	402474 <_vfiprintf_r+0x9a0>
  401f40:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401f44:	f898 3000 	ldrb.w	r3, [r8]
  401f48:	e62b      	b.n	401ba2 <_vfiprintf_r+0xce>
  401f4a:	9406      	str	r4, [sp, #24]
  401f4c:	2900      	cmp	r1, #0
  401f4e:	f040 84af 	bne.w	4028b0 <_vfiprintf_r+0xddc>
  401f52:	f046 0610 	orr.w	r6, r6, #16
  401f56:	06b3      	lsls	r3, r6, #26
  401f58:	f140 8312 	bpl.w	402580 <_vfiprintf_r+0xaac>
  401f5c:	9904      	ldr	r1, [sp, #16]
  401f5e:	3107      	adds	r1, #7
  401f60:	f021 0107 	bic.w	r1, r1, #7
  401f64:	e9d1 2300 	ldrd	r2, r3, [r1]
  401f68:	3108      	adds	r1, #8
  401f6a:	9104      	str	r1, [sp, #16]
  401f6c:	4614      	mov	r4, r2
  401f6e:	461d      	mov	r5, r3
  401f70:	2a00      	cmp	r2, #0
  401f72:	f173 0300 	sbcs.w	r3, r3, #0
  401f76:	f2c0 8386 	blt.w	402686 <_vfiprintf_r+0xbb2>
  401f7a:	9b01      	ldr	r3, [sp, #4]
  401f7c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401f80:	2b00      	cmp	r3, #0
  401f82:	f2c0 831a 	blt.w	4025ba <_vfiprintf_r+0xae6>
  401f86:	ea54 0305 	orrs.w	r3, r4, r5
  401f8a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f8e:	f000 80ed 	beq.w	40216c <_vfiprintf_r+0x698>
  401f92:	2d00      	cmp	r5, #0
  401f94:	bf08      	it	eq
  401f96:	2c0a      	cmpeq	r4, #10
  401f98:	f0c0 80ed 	bcc.w	402176 <_vfiprintf_r+0x6a2>
  401f9c:	465f      	mov	r7, fp
  401f9e:	4620      	mov	r0, r4
  401fa0:	4629      	mov	r1, r5
  401fa2:	220a      	movs	r2, #10
  401fa4:	2300      	movs	r3, #0
  401fa6:	f002 fa47 	bl	404438 <__aeabi_uldivmod>
  401faa:	3230      	adds	r2, #48	; 0x30
  401fac:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401fb0:	4620      	mov	r0, r4
  401fb2:	4629      	mov	r1, r5
  401fb4:	2300      	movs	r3, #0
  401fb6:	220a      	movs	r2, #10
  401fb8:	f002 fa3e 	bl	404438 <__aeabi_uldivmod>
  401fbc:	4604      	mov	r4, r0
  401fbe:	460d      	mov	r5, r1
  401fc0:	ea54 0305 	orrs.w	r3, r4, r5
  401fc4:	d1eb      	bne.n	401f9e <_vfiprintf_r+0x4ca>
  401fc6:	ebc7 030b 	rsb	r3, r7, fp
  401fca:	9303      	str	r3, [sp, #12]
  401fcc:	e6a2      	b.n	401d14 <_vfiprintf_r+0x240>
  401fce:	bf00      	nop
  401fd0:	00404808 	.word	0x00404808
  401fd4:	00404824 	.word	0x00404824
  401fd8:	004047e4 	.word	0x004047e4
  401fdc:	9406      	str	r4, [sp, #24]
  401fde:	2900      	cmp	r1, #0
  401fe0:	f040 8462 	bne.w	4028a8 <_vfiprintf_r+0xdd4>
  401fe4:	f046 0610 	orr.w	r6, r6, #16
  401fe8:	f016 0320 	ands.w	r3, r6, #32
  401fec:	f000 82ae 	beq.w	40254c <_vfiprintf_r+0xa78>
  401ff0:	9b04      	ldr	r3, [sp, #16]
  401ff2:	3307      	adds	r3, #7
  401ff4:	f023 0307 	bic.w	r3, r3, #7
  401ff8:	f04f 0200 	mov.w	r2, #0
  401ffc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402000:	e9d3 4500 	ldrd	r4, r5, [r3]
  402004:	f103 0208 	add.w	r2, r3, #8
  402008:	9b01      	ldr	r3, [sp, #4]
  40200a:	9204      	str	r2, [sp, #16]
  40200c:	2b00      	cmp	r3, #0
  40200e:	f2c0 8174 	blt.w	4022fa <_vfiprintf_r+0x826>
  402012:	ea54 0305 	orrs.w	r3, r4, r5
  402016:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40201a:	f040 816e 	bne.w	4022fa <_vfiprintf_r+0x826>
  40201e:	9b01      	ldr	r3, [sp, #4]
  402020:	2b00      	cmp	r3, #0
  402022:	f000 8430 	beq.w	402886 <_vfiprintf_r+0xdb2>
  402026:	f04f 0900 	mov.w	r9, #0
  40202a:	2400      	movs	r4, #0
  40202c:	2500      	movs	r5, #0
  40202e:	465f      	mov	r7, fp
  402030:	08e2      	lsrs	r2, r4, #3
  402032:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402036:	08e9      	lsrs	r1, r5, #3
  402038:	f004 0307 	and.w	r3, r4, #7
  40203c:	460d      	mov	r5, r1
  40203e:	4614      	mov	r4, r2
  402040:	3330      	adds	r3, #48	; 0x30
  402042:	ea54 0205 	orrs.w	r2, r4, r5
  402046:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40204a:	d1f1      	bne.n	402030 <_vfiprintf_r+0x55c>
  40204c:	07f4      	lsls	r4, r6, #31
  40204e:	d5ba      	bpl.n	401fc6 <_vfiprintf_r+0x4f2>
  402050:	2b30      	cmp	r3, #48	; 0x30
  402052:	d0b8      	beq.n	401fc6 <_vfiprintf_r+0x4f2>
  402054:	2230      	movs	r2, #48	; 0x30
  402056:	1e7b      	subs	r3, r7, #1
  402058:	f807 2c01 	strb.w	r2, [r7, #-1]
  40205c:	ebc3 020b 	rsb	r2, r3, fp
  402060:	9203      	str	r2, [sp, #12]
  402062:	461f      	mov	r7, r3
  402064:	e656      	b.n	401d14 <_vfiprintf_r+0x240>
  402066:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40206a:	2400      	movs	r4, #0
  40206c:	f818 3b01 	ldrb.w	r3, [r8], #1
  402070:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402074:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402078:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40207c:	2a09      	cmp	r2, #9
  40207e:	d9f5      	bls.n	40206c <_vfiprintf_r+0x598>
  402080:	e591      	b.n	401ba6 <_vfiprintf_r+0xd2>
  402082:	f898 3000 	ldrb.w	r3, [r8]
  402086:	2101      	movs	r1, #1
  402088:	202b      	movs	r0, #43	; 0x2b
  40208a:	e58a      	b.n	401ba2 <_vfiprintf_r+0xce>
  40208c:	f898 3000 	ldrb.w	r3, [r8]
  402090:	2b2a      	cmp	r3, #42	; 0x2a
  402092:	f108 0501 	add.w	r5, r8, #1
  402096:	f000 83dd 	beq.w	402854 <_vfiprintf_r+0xd80>
  40209a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40209e:	2a09      	cmp	r2, #9
  4020a0:	46a8      	mov	r8, r5
  4020a2:	bf98      	it	ls
  4020a4:	2500      	movls	r5, #0
  4020a6:	f200 83ce 	bhi.w	402846 <_vfiprintf_r+0xd72>
  4020aa:	f818 3b01 	ldrb.w	r3, [r8], #1
  4020ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4020b2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4020b6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4020ba:	2a09      	cmp	r2, #9
  4020bc:	d9f5      	bls.n	4020aa <_vfiprintf_r+0x5d6>
  4020be:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  4020c2:	9201      	str	r2, [sp, #4]
  4020c4:	e56f      	b.n	401ba6 <_vfiprintf_r+0xd2>
  4020c6:	9a04      	ldr	r2, [sp, #16]
  4020c8:	6814      	ldr	r4, [r2, #0]
  4020ca:	4613      	mov	r3, r2
  4020cc:	2c00      	cmp	r4, #0
  4020ce:	f103 0304 	add.w	r3, r3, #4
  4020d2:	f6ff aded 	blt.w	401cb0 <_vfiprintf_r+0x1dc>
  4020d6:	9304      	str	r3, [sp, #16]
  4020d8:	f898 3000 	ldrb.w	r3, [r8]
  4020dc:	e561      	b.n	401ba2 <_vfiprintf_r+0xce>
  4020de:	9406      	str	r4, [sp, #24]
  4020e0:	2900      	cmp	r1, #0
  4020e2:	d081      	beq.n	401fe8 <_vfiprintf_r+0x514>
  4020e4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4020e8:	e77e      	b.n	401fe8 <_vfiprintf_r+0x514>
  4020ea:	9a04      	ldr	r2, [sp, #16]
  4020ec:	9406      	str	r4, [sp, #24]
  4020ee:	6817      	ldr	r7, [r2, #0]
  4020f0:	f04f 0300 	mov.w	r3, #0
  4020f4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4020f8:	1d14      	adds	r4, r2, #4
  4020fa:	9b01      	ldr	r3, [sp, #4]
  4020fc:	2f00      	cmp	r7, #0
  4020fe:	f000 8386 	beq.w	40280e <_vfiprintf_r+0xd3a>
  402102:	2b00      	cmp	r3, #0
  402104:	f2c0 835f 	blt.w	4027c6 <_vfiprintf_r+0xcf2>
  402108:	461a      	mov	r2, r3
  40210a:	2100      	movs	r1, #0
  40210c:	4638      	mov	r0, r7
  40210e:	f001 fc5f 	bl	4039d0 <memchr>
  402112:	2800      	cmp	r0, #0
  402114:	f000 838f 	beq.w	402836 <_vfiprintf_r+0xd62>
  402118:	1bc3      	subs	r3, r0, r7
  40211a:	9303      	str	r3, [sp, #12]
  40211c:	2300      	movs	r3, #0
  40211e:	9404      	str	r4, [sp, #16]
  402120:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402124:	9301      	str	r3, [sp, #4]
  402126:	e5f5      	b.n	401d14 <_vfiprintf_r+0x240>
  402128:	9406      	str	r4, [sp, #24]
  40212a:	2900      	cmp	r1, #0
  40212c:	f040 83b9 	bne.w	4028a2 <_vfiprintf_r+0xdce>
  402130:	f016 0920 	ands.w	r9, r6, #32
  402134:	d135      	bne.n	4021a2 <_vfiprintf_r+0x6ce>
  402136:	f016 0310 	ands.w	r3, r6, #16
  40213a:	d103      	bne.n	402144 <_vfiprintf_r+0x670>
  40213c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402140:	f040 832a 	bne.w	402798 <_vfiprintf_r+0xcc4>
  402144:	9a04      	ldr	r2, [sp, #16]
  402146:	4613      	mov	r3, r2
  402148:	6814      	ldr	r4, [r2, #0]
  40214a:	9a01      	ldr	r2, [sp, #4]
  40214c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402150:	2a00      	cmp	r2, #0
  402152:	f103 0304 	add.w	r3, r3, #4
  402156:	f04f 0500 	mov.w	r5, #0
  40215a:	f2c0 8332 	blt.w	4027c2 <_vfiprintf_r+0xcee>
  40215e:	ea54 0205 	orrs.w	r2, r4, r5
  402162:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402166:	9304      	str	r3, [sp, #16]
  402168:	f47f af13 	bne.w	401f92 <_vfiprintf_r+0x4be>
  40216c:	9b01      	ldr	r3, [sp, #4]
  40216e:	2b00      	cmp	r3, #0
  402170:	f43f adcc 	beq.w	401d0c <_vfiprintf_r+0x238>
  402174:	2400      	movs	r4, #0
  402176:	af2a      	add	r7, sp, #168	; 0xa8
  402178:	3430      	adds	r4, #48	; 0x30
  40217a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40217e:	ebc7 030b 	rsb	r3, r7, fp
  402182:	9303      	str	r3, [sp, #12]
  402184:	e5c6      	b.n	401d14 <_vfiprintf_r+0x240>
  402186:	f046 0620 	orr.w	r6, r6, #32
  40218a:	f898 3000 	ldrb.w	r3, [r8]
  40218e:	e508      	b.n	401ba2 <_vfiprintf_r+0xce>
  402190:	9406      	str	r4, [sp, #24]
  402192:	2900      	cmp	r1, #0
  402194:	f040 836e 	bne.w	402874 <_vfiprintf_r+0xda0>
  402198:	f046 0610 	orr.w	r6, r6, #16
  40219c:	f016 0920 	ands.w	r9, r6, #32
  4021a0:	d0c9      	beq.n	402136 <_vfiprintf_r+0x662>
  4021a2:	9b04      	ldr	r3, [sp, #16]
  4021a4:	3307      	adds	r3, #7
  4021a6:	f023 0307 	bic.w	r3, r3, #7
  4021aa:	f04f 0200 	mov.w	r2, #0
  4021ae:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4021b2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4021b6:	f103 0208 	add.w	r2, r3, #8
  4021ba:	9b01      	ldr	r3, [sp, #4]
  4021bc:	9204      	str	r2, [sp, #16]
  4021be:	2b00      	cmp	r3, #0
  4021c0:	f2c0 81f9 	blt.w	4025b6 <_vfiprintf_r+0xae2>
  4021c4:	ea54 0305 	orrs.w	r3, r4, r5
  4021c8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4021cc:	f04f 0900 	mov.w	r9, #0
  4021d0:	f47f aedf 	bne.w	401f92 <_vfiprintf_r+0x4be>
  4021d4:	e7ca      	b.n	40216c <_vfiprintf_r+0x698>
  4021d6:	9406      	str	r4, [sp, #24]
  4021d8:	2900      	cmp	r1, #0
  4021da:	f040 8351 	bne.w	402880 <_vfiprintf_r+0xdac>
  4021de:	06b2      	lsls	r2, r6, #26
  4021e0:	48ae      	ldr	r0, [pc, #696]	; (40249c <_vfiprintf_r+0x9c8>)
  4021e2:	d541      	bpl.n	402268 <_vfiprintf_r+0x794>
  4021e4:	9a04      	ldr	r2, [sp, #16]
  4021e6:	3207      	adds	r2, #7
  4021e8:	f022 0207 	bic.w	r2, r2, #7
  4021ec:	e9d2 4500 	ldrd	r4, r5, [r2]
  4021f0:	f102 0108 	add.w	r1, r2, #8
  4021f4:	9104      	str	r1, [sp, #16]
  4021f6:	f016 0901 	ands.w	r9, r6, #1
  4021fa:	f000 8177 	beq.w	4024ec <_vfiprintf_r+0xa18>
  4021fe:	ea54 0205 	orrs.w	r2, r4, r5
  402202:	f040 8226 	bne.w	402652 <_vfiprintf_r+0xb7e>
  402206:	f04f 0300 	mov.w	r3, #0
  40220a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40220e:	9b01      	ldr	r3, [sp, #4]
  402210:	2b00      	cmp	r3, #0
  402212:	f2c0 8196 	blt.w	402542 <_vfiprintf_r+0xa6e>
  402216:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40221a:	e572      	b.n	401d02 <_vfiprintf_r+0x22e>
  40221c:	9a04      	ldr	r2, [sp, #16]
  40221e:	9406      	str	r4, [sp, #24]
  402220:	6813      	ldr	r3, [r2, #0]
  402222:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402226:	4613      	mov	r3, r2
  402228:	f04f 0100 	mov.w	r1, #0
  40222c:	2501      	movs	r5, #1
  40222e:	3304      	adds	r3, #4
  402230:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402234:	9304      	str	r3, [sp, #16]
  402236:	9503      	str	r5, [sp, #12]
  402238:	af10      	add	r7, sp, #64	; 0x40
  40223a:	2300      	movs	r3, #0
  40223c:	9301      	str	r3, [sp, #4]
  40223e:	e573      	b.n	401d28 <_vfiprintf_r+0x254>
  402240:	f898 3000 	ldrb.w	r3, [r8]
  402244:	2800      	cmp	r0, #0
  402246:	f47f acac 	bne.w	401ba2 <_vfiprintf_r+0xce>
  40224a:	2101      	movs	r1, #1
  40224c:	2020      	movs	r0, #32
  40224e:	e4a8      	b.n	401ba2 <_vfiprintf_r+0xce>
  402250:	f046 0601 	orr.w	r6, r6, #1
  402254:	f898 3000 	ldrb.w	r3, [r8]
  402258:	e4a3      	b.n	401ba2 <_vfiprintf_r+0xce>
  40225a:	9406      	str	r4, [sp, #24]
  40225c:	2900      	cmp	r1, #0
  40225e:	f040 830c 	bne.w	40287a <_vfiprintf_r+0xda6>
  402262:	06b2      	lsls	r2, r6, #26
  402264:	488e      	ldr	r0, [pc, #568]	; (4024a0 <_vfiprintf_r+0x9cc>)
  402266:	d4bd      	bmi.n	4021e4 <_vfiprintf_r+0x710>
  402268:	9904      	ldr	r1, [sp, #16]
  40226a:	06f7      	lsls	r7, r6, #27
  40226c:	460a      	mov	r2, r1
  40226e:	f100 819d 	bmi.w	4025ac <_vfiprintf_r+0xad8>
  402272:	0675      	lsls	r5, r6, #25
  402274:	f140 819a 	bpl.w	4025ac <_vfiprintf_r+0xad8>
  402278:	3204      	adds	r2, #4
  40227a:	880c      	ldrh	r4, [r1, #0]
  40227c:	9204      	str	r2, [sp, #16]
  40227e:	2500      	movs	r5, #0
  402280:	e7b9      	b.n	4021f6 <_vfiprintf_r+0x722>
  402282:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402286:	f898 3000 	ldrb.w	r3, [r8]
  40228a:	e48a      	b.n	401ba2 <_vfiprintf_r+0xce>
  40228c:	f898 3000 	ldrb.w	r3, [r8]
  402290:	2b6c      	cmp	r3, #108	; 0x6c
  402292:	bf03      	ittte	eq
  402294:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402298:	f046 0620 	orreq.w	r6, r6, #32
  40229c:	f108 0801 	addeq.w	r8, r8, #1
  4022a0:	f046 0610 	orrne.w	r6, r6, #16
  4022a4:	e47d      	b.n	401ba2 <_vfiprintf_r+0xce>
  4022a6:	2900      	cmp	r1, #0
  4022a8:	f040 8309 	bne.w	4028be <_vfiprintf_r+0xdea>
  4022ac:	06b4      	lsls	r4, r6, #26
  4022ae:	f140 821c 	bpl.w	4026ea <_vfiprintf_r+0xc16>
  4022b2:	9a04      	ldr	r2, [sp, #16]
  4022b4:	9902      	ldr	r1, [sp, #8]
  4022b6:	6813      	ldr	r3, [r2, #0]
  4022b8:	17cd      	asrs	r5, r1, #31
  4022ba:	4608      	mov	r0, r1
  4022bc:	3204      	adds	r2, #4
  4022be:	4629      	mov	r1, r5
  4022c0:	9204      	str	r2, [sp, #16]
  4022c2:	e9c3 0100 	strd	r0, r1, [r3]
  4022c6:	e436      	b.n	401b36 <_vfiprintf_r+0x62>
  4022c8:	9406      	str	r4, [sp, #24]
  4022ca:	2900      	cmp	r1, #0
  4022cc:	f43f ae43 	beq.w	401f56 <_vfiprintf_r+0x482>
  4022d0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4022d4:	e63f      	b.n	401f56 <_vfiprintf_r+0x482>
  4022d6:	9406      	str	r4, [sp, #24]
  4022d8:	2900      	cmp	r1, #0
  4022da:	f040 82ed 	bne.w	4028b8 <_vfiprintf_r+0xde4>
  4022de:	2b00      	cmp	r3, #0
  4022e0:	f000 808f 	beq.w	402402 <_vfiprintf_r+0x92e>
  4022e4:	2501      	movs	r5, #1
  4022e6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4022ea:	f04f 0300 	mov.w	r3, #0
  4022ee:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4022f2:	9503      	str	r5, [sp, #12]
  4022f4:	af10      	add	r7, sp, #64	; 0x40
  4022f6:	e7a0      	b.n	40223a <_vfiprintf_r+0x766>
  4022f8:	9304      	str	r3, [sp, #16]
  4022fa:	f04f 0900 	mov.w	r9, #0
  4022fe:	e696      	b.n	40202e <_vfiprintf_r+0x55a>
  402300:	aa0d      	add	r2, sp, #52	; 0x34
  402302:	9900      	ldr	r1, [sp, #0]
  402304:	9309      	str	r3, [sp, #36]	; 0x24
  402306:	4648      	mov	r0, r9
  402308:	f7ff fba8 	bl	401a5c <__sprint_r.part.0>
  40230c:	2800      	cmp	r0, #0
  40230e:	d17f      	bne.n	402410 <_vfiprintf_r+0x93c>
  402310:	980e      	ldr	r0, [sp, #56]	; 0x38
  402312:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402314:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402316:	f100 0e01 	add.w	lr, r0, #1
  40231a:	46dc      	mov	ip, fp
  40231c:	e529      	b.n	401d72 <_vfiprintf_r+0x29e>
  40231e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402320:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402322:	f100 0e01 	add.w	lr, r0, #1
  402326:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40232a:	2b00      	cmp	r3, #0
  40232c:	f43f ad50 	beq.w	401dd0 <_vfiprintf_r+0x2fc>
  402330:	3201      	adds	r2, #1
  402332:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402336:	2301      	movs	r3, #1
  402338:	f1be 0f07 	cmp.w	lr, #7
  40233c:	920f      	str	r2, [sp, #60]	; 0x3c
  40233e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402342:	e88a 000a 	stmia.w	sl, {r1, r3}
  402346:	f340 80bf 	ble.w	4024c8 <_vfiprintf_r+0x9f4>
  40234a:	2a00      	cmp	r2, #0
  40234c:	f040 814e 	bne.w	4025ec <_vfiprintf_r+0xb18>
  402350:	9907      	ldr	r1, [sp, #28]
  402352:	2900      	cmp	r1, #0
  402354:	f040 80be 	bne.w	4024d4 <_vfiprintf_r+0xa00>
  402358:	469e      	mov	lr, r3
  40235a:	4610      	mov	r0, r2
  40235c:	46da      	mov	sl, fp
  40235e:	9b08      	ldr	r3, [sp, #32]
  402360:	2b80      	cmp	r3, #128	; 0x80
  402362:	f43f ad50 	beq.w	401e06 <_vfiprintf_r+0x332>
  402366:	9b01      	ldr	r3, [sp, #4]
  402368:	9903      	ldr	r1, [sp, #12]
  40236a:	1a5c      	subs	r4, r3, r1
  40236c:	2c00      	cmp	r4, #0
  40236e:	f77f ad93 	ble.w	401e98 <_vfiprintf_r+0x3c4>
  402372:	2c10      	cmp	r4, #16
  402374:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4024a4 <_vfiprintf_r+0x9d0>
  402378:	dd25      	ble.n	4023c6 <_vfiprintf_r+0x8f2>
  40237a:	46d4      	mov	ip, sl
  40237c:	2310      	movs	r3, #16
  40237e:	46c2      	mov	sl, r8
  402380:	46a8      	mov	r8, r5
  402382:	464d      	mov	r5, r9
  402384:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402388:	e007      	b.n	40239a <_vfiprintf_r+0x8c6>
  40238a:	f100 0e02 	add.w	lr, r0, #2
  40238e:	f10c 0c08 	add.w	ip, ip, #8
  402392:	4608      	mov	r0, r1
  402394:	3c10      	subs	r4, #16
  402396:	2c10      	cmp	r4, #16
  402398:	dd11      	ble.n	4023be <_vfiprintf_r+0x8ea>
  40239a:	1c41      	adds	r1, r0, #1
  40239c:	3210      	adds	r2, #16
  40239e:	2907      	cmp	r1, #7
  4023a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4023a2:	f8cc 5000 	str.w	r5, [ip]
  4023a6:	f8cc 3004 	str.w	r3, [ip, #4]
  4023aa:	910e      	str	r1, [sp, #56]	; 0x38
  4023ac:	dded      	ble.n	40238a <_vfiprintf_r+0x8b6>
  4023ae:	b9d2      	cbnz	r2, 4023e6 <_vfiprintf_r+0x912>
  4023b0:	3c10      	subs	r4, #16
  4023b2:	2c10      	cmp	r4, #16
  4023b4:	f04f 0e01 	mov.w	lr, #1
  4023b8:	4610      	mov	r0, r2
  4023ba:	46dc      	mov	ip, fp
  4023bc:	dced      	bgt.n	40239a <_vfiprintf_r+0x8c6>
  4023be:	46a9      	mov	r9, r5
  4023c0:	4645      	mov	r5, r8
  4023c2:	46d0      	mov	r8, sl
  4023c4:	46e2      	mov	sl, ip
  4023c6:	4422      	add	r2, r4
  4023c8:	f1be 0f07 	cmp.w	lr, #7
  4023cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4023ce:	f8ca 9000 	str.w	r9, [sl]
  4023d2:	f8ca 4004 	str.w	r4, [sl, #4]
  4023d6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4023da:	dc2e      	bgt.n	40243a <_vfiprintf_r+0x966>
  4023dc:	f10a 0a08 	add.w	sl, sl, #8
  4023e0:	f10e 0e01 	add.w	lr, lr, #1
  4023e4:	e558      	b.n	401e98 <_vfiprintf_r+0x3c4>
  4023e6:	aa0d      	add	r2, sp, #52	; 0x34
  4023e8:	9900      	ldr	r1, [sp, #0]
  4023ea:	9301      	str	r3, [sp, #4]
  4023ec:	4648      	mov	r0, r9
  4023ee:	f7ff fb35 	bl	401a5c <__sprint_r.part.0>
  4023f2:	b968      	cbnz	r0, 402410 <_vfiprintf_r+0x93c>
  4023f4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4023f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023f8:	9b01      	ldr	r3, [sp, #4]
  4023fa:	f100 0e01 	add.w	lr, r0, #1
  4023fe:	46dc      	mov	ip, fp
  402400:	e7c8      	b.n	402394 <_vfiprintf_r+0x8c0>
  402402:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402404:	b123      	cbz	r3, 402410 <_vfiprintf_r+0x93c>
  402406:	9805      	ldr	r0, [sp, #20]
  402408:	9900      	ldr	r1, [sp, #0]
  40240a:	aa0d      	add	r2, sp, #52	; 0x34
  40240c:	f7ff fb26 	bl	401a5c <__sprint_r.part.0>
  402410:	9b00      	ldr	r3, [sp, #0]
  402412:	899b      	ldrh	r3, [r3, #12]
  402414:	065a      	lsls	r2, r3, #25
  402416:	f100 818b 	bmi.w	402730 <_vfiprintf_r+0xc5c>
  40241a:	9802      	ldr	r0, [sp, #8]
  40241c:	b02b      	add	sp, #172	; 0xac
  40241e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402422:	aa0d      	add	r2, sp, #52	; 0x34
  402424:	9900      	ldr	r1, [sp, #0]
  402426:	4648      	mov	r0, r9
  402428:	f7ff fb18 	bl	401a5c <__sprint_r.part.0>
  40242c:	2800      	cmp	r0, #0
  40242e:	d1ef      	bne.n	402410 <_vfiprintf_r+0x93c>
  402430:	990e      	ldr	r1, [sp, #56]	; 0x38
  402432:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402434:	1c48      	adds	r0, r1, #1
  402436:	46da      	mov	sl, fp
  402438:	e555      	b.n	401ee6 <_vfiprintf_r+0x412>
  40243a:	2a00      	cmp	r2, #0
  40243c:	f040 80fb 	bne.w	402636 <_vfiprintf_r+0xb62>
  402440:	9a03      	ldr	r2, [sp, #12]
  402442:	921b      	str	r2, [sp, #108]	; 0x6c
  402444:	2301      	movs	r3, #1
  402446:	920f      	str	r2, [sp, #60]	; 0x3c
  402448:	971a      	str	r7, [sp, #104]	; 0x68
  40244a:	930e      	str	r3, [sp, #56]	; 0x38
  40244c:	46da      	mov	sl, fp
  40244e:	f10a 0a08 	add.w	sl, sl, #8
  402452:	0771      	lsls	r1, r6, #29
  402454:	d504      	bpl.n	402460 <_vfiprintf_r+0x98c>
  402456:	9b06      	ldr	r3, [sp, #24]
  402458:	1b5c      	subs	r4, r3, r5
  40245a:	2c00      	cmp	r4, #0
  40245c:	f73f ad34 	bgt.w	401ec8 <_vfiprintf_r+0x3f4>
  402460:	9b02      	ldr	r3, [sp, #8]
  402462:	9906      	ldr	r1, [sp, #24]
  402464:	42a9      	cmp	r1, r5
  402466:	bfac      	ite	ge
  402468:	185b      	addge	r3, r3, r1
  40246a:	195b      	addlt	r3, r3, r5
  40246c:	9302      	str	r3, [sp, #8]
  40246e:	2a00      	cmp	r2, #0
  402470:	f040 80b3 	bne.w	4025da <_vfiprintf_r+0xb06>
  402474:	2300      	movs	r3, #0
  402476:	930e      	str	r3, [sp, #56]	; 0x38
  402478:	46da      	mov	sl, fp
  40247a:	f7ff bb5c 	b.w	401b36 <_vfiprintf_r+0x62>
  40247e:	aa0d      	add	r2, sp, #52	; 0x34
  402480:	9900      	ldr	r1, [sp, #0]
  402482:	9307      	str	r3, [sp, #28]
  402484:	4648      	mov	r0, r9
  402486:	f7ff fae9 	bl	401a5c <__sprint_r.part.0>
  40248a:	2800      	cmp	r0, #0
  40248c:	d1c0      	bne.n	402410 <_vfiprintf_r+0x93c>
  40248e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402490:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402492:	9b07      	ldr	r3, [sp, #28]
  402494:	f100 0c01 	add.w	ip, r0, #1
  402498:	46de      	mov	lr, fp
  40249a:	e4cb      	b.n	401e34 <_vfiprintf_r+0x360>
  40249c:	004047f4 	.word	0x004047f4
  4024a0:	00404808 	.word	0x00404808
  4024a4:	004047e4 	.word	0x004047e4
  4024a8:	2a00      	cmp	r2, #0
  4024aa:	f040 8133 	bne.w	402714 <_vfiprintf_r+0xc40>
  4024ae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4024b2:	2b00      	cmp	r3, #0
  4024b4:	f000 80f5 	beq.w	4026a2 <_vfiprintf_r+0xbce>
  4024b8:	2301      	movs	r3, #1
  4024ba:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4024be:	461a      	mov	r2, r3
  4024c0:	931b      	str	r3, [sp, #108]	; 0x6c
  4024c2:	469e      	mov	lr, r3
  4024c4:	911a      	str	r1, [sp, #104]	; 0x68
  4024c6:	46da      	mov	sl, fp
  4024c8:	4670      	mov	r0, lr
  4024ca:	f10a 0a08 	add.w	sl, sl, #8
  4024ce:	f10e 0e01 	add.w	lr, lr, #1
  4024d2:	e47d      	b.n	401dd0 <_vfiprintf_r+0x2fc>
  4024d4:	a90c      	add	r1, sp, #48	; 0x30
  4024d6:	2202      	movs	r2, #2
  4024d8:	469e      	mov	lr, r3
  4024da:	911a      	str	r1, [sp, #104]	; 0x68
  4024dc:	921b      	str	r2, [sp, #108]	; 0x6c
  4024de:	46da      	mov	sl, fp
  4024e0:	4670      	mov	r0, lr
  4024e2:	f10a 0a08 	add.w	sl, sl, #8
  4024e6:	f10e 0e01 	add.w	lr, lr, #1
  4024ea:	e738      	b.n	40235e <_vfiprintf_r+0x88a>
  4024ec:	9b01      	ldr	r3, [sp, #4]
  4024ee:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4024f2:	2b00      	cmp	r3, #0
  4024f4:	f2c0 812a 	blt.w	40274c <_vfiprintf_r+0xc78>
  4024f8:	ea54 0305 	orrs.w	r3, r4, r5
  4024fc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402500:	f43f abff 	beq.w	401d02 <_vfiprintf_r+0x22e>
  402504:	465f      	mov	r7, fp
  402506:	0923      	lsrs	r3, r4, #4
  402508:	f004 010f 	and.w	r1, r4, #15
  40250c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402510:	092a      	lsrs	r2, r5, #4
  402512:	461c      	mov	r4, r3
  402514:	4615      	mov	r5, r2
  402516:	5c43      	ldrb	r3, [r0, r1]
  402518:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40251c:	ea54 0305 	orrs.w	r3, r4, r5
  402520:	d1f1      	bne.n	402506 <_vfiprintf_r+0xa32>
  402522:	ebc7 030b 	rsb	r3, r7, fp
  402526:	9303      	str	r3, [sp, #12]
  402528:	f7ff bbf4 	b.w	401d14 <_vfiprintf_r+0x240>
  40252c:	aa0d      	add	r2, sp, #52	; 0x34
  40252e:	9900      	ldr	r1, [sp, #0]
  402530:	9805      	ldr	r0, [sp, #20]
  402532:	f7ff fa93 	bl	401a5c <__sprint_r.part.0>
  402536:	2800      	cmp	r0, #0
  402538:	f47f af6a 	bne.w	402410 <_vfiprintf_r+0x93c>
  40253c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40253e:	46da      	mov	sl, fp
  402540:	e787      	b.n	402452 <_vfiprintf_r+0x97e>
  402542:	f04f 0900 	mov.w	r9, #0
  402546:	2400      	movs	r4, #0
  402548:	2500      	movs	r5, #0
  40254a:	e7db      	b.n	402504 <_vfiprintf_r+0xa30>
  40254c:	f016 0210 	ands.w	r2, r6, #16
  402550:	f000 80b2 	beq.w	4026b8 <_vfiprintf_r+0xbe4>
  402554:	9904      	ldr	r1, [sp, #16]
  402556:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40255a:	460a      	mov	r2, r1
  40255c:	680c      	ldr	r4, [r1, #0]
  40255e:	9901      	ldr	r1, [sp, #4]
  402560:	2900      	cmp	r1, #0
  402562:	f102 0204 	add.w	r2, r2, #4
  402566:	f04f 0500 	mov.w	r5, #0
  40256a:	f2c0 8159 	blt.w	402820 <_vfiprintf_r+0xd4c>
  40256e:	ea54 0105 	orrs.w	r1, r4, r5
  402572:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402576:	9204      	str	r2, [sp, #16]
  402578:	f43f ad51 	beq.w	40201e <_vfiprintf_r+0x54a>
  40257c:	4699      	mov	r9, r3
  40257e:	e556      	b.n	40202e <_vfiprintf_r+0x55a>
  402580:	06f7      	lsls	r7, r6, #27
  402582:	d40a      	bmi.n	40259a <_vfiprintf_r+0xac6>
  402584:	0675      	lsls	r5, r6, #25
  402586:	d508      	bpl.n	40259a <_vfiprintf_r+0xac6>
  402588:	9904      	ldr	r1, [sp, #16]
  40258a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40258e:	3104      	adds	r1, #4
  402590:	17e5      	asrs	r5, r4, #31
  402592:	4622      	mov	r2, r4
  402594:	462b      	mov	r3, r5
  402596:	9104      	str	r1, [sp, #16]
  402598:	e4ea      	b.n	401f70 <_vfiprintf_r+0x49c>
  40259a:	9a04      	ldr	r2, [sp, #16]
  40259c:	6814      	ldr	r4, [r2, #0]
  40259e:	4613      	mov	r3, r2
  4025a0:	3304      	adds	r3, #4
  4025a2:	17e5      	asrs	r5, r4, #31
  4025a4:	9304      	str	r3, [sp, #16]
  4025a6:	4622      	mov	r2, r4
  4025a8:	462b      	mov	r3, r5
  4025aa:	e4e1      	b.n	401f70 <_vfiprintf_r+0x49c>
  4025ac:	6814      	ldr	r4, [r2, #0]
  4025ae:	3204      	adds	r2, #4
  4025b0:	9204      	str	r2, [sp, #16]
  4025b2:	2500      	movs	r5, #0
  4025b4:	e61f      	b.n	4021f6 <_vfiprintf_r+0x722>
  4025b6:	f04f 0900 	mov.w	r9, #0
  4025ba:	ea54 0305 	orrs.w	r3, r4, r5
  4025be:	f47f ace8 	bne.w	401f92 <_vfiprintf_r+0x4be>
  4025c2:	e5d8      	b.n	402176 <_vfiprintf_r+0x6a2>
  4025c4:	aa0d      	add	r2, sp, #52	; 0x34
  4025c6:	9900      	ldr	r1, [sp, #0]
  4025c8:	9805      	ldr	r0, [sp, #20]
  4025ca:	f7ff fa47 	bl	401a5c <__sprint_r.part.0>
  4025ce:	2800      	cmp	r0, #0
  4025d0:	f47f af1e 	bne.w	402410 <_vfiprintf_r+0x93c>
  4025d4:	46da      	mov	sl, fp
  4025d6:	f7ff bb48 	b.w	401c6a <_vfiprintf_r+0x196>
  4025da:	aa0d      	add	r2, sp, #52	; 0x34
  4025dc:	9900      	ldr	r1, [sp, #0]
  4025de:	9805      	ldr	r0, [sp, #20]
  4025e0:	f7ff fa3c 	bl	401a5c <__sprint_r.part.0>
  4025e4:	2800      	cmp	r0, #0
  4025e6:	f43f af45 	beq.w	402474 <_vfiprintf_r+0x9a0>
  4025ea:	e711      	b.n	402410 <_vfiprintf_r+0x93c>
  4025ec:	aa0d      	add	r2, sp, #52	; 0x34
  4025ee:	9900      	ldr	r1, [sp, #0]
  4025f0:	9805      	ldr	r0, [sp, #20]
  4025f2:	f7ff fa33 	bl	401a5c <__sprint_r.part.0>
  4025f6:	2800      	cmp	r0, #0
  4025f8:	f47f af0a 	bne.w	402410 <_vfiprintf_r+0x93c>
  4025fc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402600:	f100 0e01 	add.w	lr, r0, #1
  402604:	46da      	mov	sl, fp
  402606:	f7ff bbe3 	b.w	401dd0 <_vfiprintf_r+0x2fc>
  40260a:	aa0d      	add	r2, sp, #52	; 0x34
  40260c:	9900      	ldr	r1, [sp, #0]
  40260e:	9805      	ldr	r0, [sp, #20]
  402610:	f7ff fa24 	bl	401a5c <__sprint_r.part.0>
  402614:	2800      	cmp	r0, #0
  402616:	f47f aefb 	bne.w	402410 <_vfiprintf_r+0x93c>
  40261a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40261c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40261e:	f100 0e01 	add.w	lr, r0, #1
  402622:	46da      	mov	sl, fp
  402624:	e69b      	b.n	40235e <_vfiprintf_r+0x88a>
  402626:	2a00      	cmp	r2, #0
  402628:	f040 80d8 	bne.w	4027dc <_vfiprintf_r+0xd08>
  40262c:	f04f 0e01 	mov.w	lr, #1
  402630:	4610      	mov	r0, r2
  402632:	46da      	mov	sl, fp
  402634:	e697      	b.n	402366 <_vfiprintf_r+0x892>
  402636:	aa0d      	add	r2, sp, #52	; 0x34
  402638:	9900      	ldr	r1, [sp, #0]
  40263a:	9805      	ldr	r0, [sp, #20]
  40263c:	f7ff fa0e 	bl	401a5c <__sprint_r.part.0>
  402640:	2800      	cmp	r0, #0
  402642:	f47f aee5 	bne.w	402410 <_vfiprintf_r+0x93c>
  402646:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402648:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40264a:	f103 0e01 	add.w	lr, r3, #1
  40264e:	46da      	mov	sl, fp
  402650:	e422      	b.n	401e98 <_vfiprintf_r+0x3c4>
  402652:	2230      	movs	r2, #48	; 0x30
  402654:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402658:	9a01      	ldr	r2, [sp, #4]
  40265a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40265e:	2a00      	cmp	r2, #0
  402660:	f04f 0300 	mov.w	r3, #0
  402664:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402668:	f046 0302 	orr.w	r3, r6, #2
  40266c:	f2c0 80cb 	blt.w	402806 <_vfiprintf_r+0xd32>
  402670:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402674:	f046 0602 	orr.w	r6, r6, #2
  402678:	f04f 0900 	mov.w	r9, #0
  40267c:	e742      	b.n	402504 <_vfiprintf_r+0xa30>
  40267e:	f04f 0900 	mov.w	r9, #0
  402682:	4890      	ldr	r0, [pc, #576]	; (4028c4 <_vfiprintf_r+0xdf0>)
  402684:	e73e      	b.n	402504 <_vfiprintf_r+0xa30>
  402686:	9b01      	ldr	r3, [sp, #4]
  402688:	4264      	negs	r4, r4
  40268a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40268e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402692:	2b00      	cmp	r3, #0
  402694:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402698:	f6ff ac7b 	blt.w	401f92 <_vfiprintf_r+0x4be>
  40269c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4026a0:	e477      	b.n	401f92 <_vfiprintf_r+0x4be>
  4026a2:	9b07      	ldr	r3, [sp, #28]
  4026a4:	2b00      	cmp	r3, #0
  4026a6:	d072      	beq.n	40278e <_vfiprintf_r+0xcba>
  4026a8:	ab0c      	add	r3, sp, #48	; 0x30
  4026aa:	2202      	movs	r2, #2
  4026ac:	931a      	str	r3, [sp, #104]	; 0x68
  4026ae:	921b      	str	r2, [sp, #108]	; 0x6c
  4026b0:	f04f 0e01 	mov.w	lr, #1
  4026b4:	46da      	mov	sl, fp
  4026b6:	e713      	b.n	4024e0 <_vfiprintf_r+0xa0c>
  4026b8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4026bc:	d048      	beq.n	402750 <_vfiprintf_r+0xc7c>
  4026be:	9904      	ldr	r1, [sp, #16]
  4026c0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4026c4:	460b      	mov	r3, r1
  4026c6:	880c      	ldrh	r4, [r1, #0]
  4026c8:	9901      	ldr	r1, [sp, #4]
  4026ca:	2900      	cmp	r1, #0
  4026cc:	f103 0304 	add.w	r3, r3, #4
  4026d0:	f04f 0500 	mov.w	r5, #0
  4026d4:	f6ff ae10 	blt.w	4022f8 <_vfiprintf_r+0x824>
  4026d8:	ea54 0105 	orrs.w	r1, r4, r5
  4026dc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4026e0:	9304      	str	r3, [sp, #16]
  4026e2:	f43f ac9c 	beq.w	40201e <_vfiprintf_r+0x54a>
  4026e6:	4691      	mov	r9, r2
  4026e8:	e4a1      	b.n	40202e <_vfiprintf_r+0x55a>
  4026ea:	06f0      	lsls	r0, r6, #27
  4026ec:	d40a      	bmi.n	402704 <_vfiprintf_r+0xc30>
  4026ee:	0671      	lsls	r1, r6, #25
  4026f0:	d508      	bpl.n	402704 <_vfiprintf_r+0xc30>
  4026f2:	9a04      	ldr	r2, [sp, #16]
  4026f4:	6813      	ldr	r3, [r2, #0]
  4026f6:	3204      	adds	r2, #4
  4026f8:	9204      	str	r2, [sp, #16]
  4026fa:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4026fe:	801a      	strh	r2, [r3, #0]
  402700:	f7ff ba19 	b.w	401b36 <_vfiprintf_r+0x62>
  402704:	9a04      	ldr	r2, [sp, #16]
  402706:	6813      	ldr	r3, [r2, #0]
  402708:	3204      	adds	r2, #4
  40270a:	9204      	str	r2, [sp, #16]
  40270c:	9a02      	ldr	r2, [sp, #8]
  40270e:	601a      	str	r2, [r3, #0]
  402710:	f7ff ba11 	b.w	401b36 <_vfiprintf_r+0x62>
  402714:	aa0d      	add	r2, sp, #52	; 0x34
  402716:	9900      	ldr	r1, [sp, #0]
  402718:	9805      	ldr	r0, [sp, #20]
  40271a:	f7ff f99f 	bl	401a5c <__sprint_r.part.0>
  40271e:	2800      	cmp	r0, #0
  402720:	f47f ae76 	bne.w	402410 <_vfiprintf_r+0x93c>
  402724:	980e      	ldr	r0, [sp, #56]	; 0x38
  402726:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402728:	f100 0e01 	add.w	lr, r0, #1
  40272c:	46da      	mov	sl, fp
  40272e:	e5fa      	b.n	402326 <_vfiprintf_r+0x852>
  402730:	f04f 30ff 	mov.w	r0, #4294967295
  402734:	f7ff bab6 	b.w	401ca4 <_vfiprintf_r+0x1d0>
  402738:	4862      	ldr	r0, [pc, #392]	; (4028c4 <_vfiprintf_r+0xdf0>)
  40273a:	4616      	mov	r6, r2
  40273c:	ea54 0205 	orrs.w	r2, r4, r5
  402740:	9304      	str	r3, [sp, #16]
  402742:	f04f 0900 	mov.w	r9, #0
  402746:	f47f aedd 	bne.w	402504 <_vfiprintf_r+0xa30>
  40274a:	e6fc      	b.n	402546 <_vfiprintf_r+0xa72>
  40274c:	9b04      	ldr	r3, [sp, #16]
  40274e:	e7f5      	b.n	40273c <_vfiprintf_r+0xc68>
  402750:	9a04      	ldr	r2, [sp, #16]
  402752:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402756:	4613      	mov	r3, r2
  402758:	6814      	ldr	r4, [r2, #0]
  40275a:	9a01      	ldr	r2, [sp, #4]
  40275c:	2a00      	cmp	r2, #0
  40275e:	f103 0304 	add.w	r3, r3, #4
  402762:	f04f 0500 	mov.w	r5, #0
  402766:	f6ff adc7 	blt.w	4022f8 <_vfiprintf_r+0x824>
  40276a:	ea54 0205 	orrs.w	r2, r4, r5
  40276e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402772:	9304      	str	r3, [sp, #16]
  402774:	f47f ac5b 	bne.w	40202e <_vfiprintf_r+0x55a>
  402778:	e451      	b.n	40201e <_vfiprintf_r+0x54a>
  40277a:	aa0d      	add	r2, sp, #52	; 0x34
  40277c:	9900      	ldr	r1, [sp, #0]
  40277e:	9805      	ldr	r0, [sp, #20]
  402780:	f7ff f96c 	bl	401a5c <__sprint_r.part.0>
  402784:	2800      	cmp	r0, #0
  402786:	f47f ae43 	bne.w	402410 <_vfiprintf_r+0x93c>
  40278a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40278c:	e668      	b.n	402460 <_vfiprintf_r+0x98c>
  40278e:	4610      	mov	r0, r2
  402790:	f04f 0e01 	mov.w	lr, #1
  402794:	46da      	mov	sl, fp
  402796:	e5e6      	b.n	402366 <_vfiprintf_r+0x892>
  402798:	9904      	ldr	r1, [sp, #16]
  40279a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40279e:	460a      	mov	r2, r1
  4027a0:	880c      	ldrh	r4, [r1, #0]
  4027a2:	9901      	ldr	r1, [sp, #4]
  4027a4:	2900      	cmp	r1, #0
  4027a6:	f102 0204 	add.w	r2, r2, #4
  4027aa:	f04f 0500 	mov.w	r5, #0
  4027ae:	db4e      	blt.n	40284e <_vfiprintf_r+0xd7a>
  4027b0:	ea54 0105 	orrs.w	r1, r4, r5
  4027b4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4027b8:	9204      	str	r2, [sp, #16]
  4027ba:	4699      	mov	r9, r3
  4027bc:	f47f abe9 	bne.w	401f92 <_vfiprintf_r+0x4be>
  4027c0:	e4d4      	b.n	40216c <_vfiprintf_r+0x698>
  4027c2:	9304      	str	r3, [sp, #16]
  4027c4:	e6f9      	b.n	4025ba <_vfiprintf_r+0xae6>
  4027c6:	4638      	mov	r0, r7
  4027c8:	9404      	str	r4, [sp, #16]
  4027ca:	f7ff f8d9 	bl	401980 <strlen>
  4027ce:	2300      	movs	r3, #0
  4027d0:	9003      	str	r0, [sp, #12]
  4027d2:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4027d6:	9301      	str	r3, [sp, #4]
  4027d8:	f7ff ba9c 	b.w	401d14 <_vfiprintf_r+0x240>
  4027dc:	aa0d      	add	r2, sp, #52	; 0x34
  4027de:	9900      	ldr	r1, [sp, #0]
  4027e0:	9805      	ldr	r0, [sp, #20]
  4027e2:	f7ff f93b 	bl	401a5c <__sprint_r.part.0>
  4027e6:	2800      	cmp	r0, #0
  4027e8:	f47f ae12 	bne.w	402410 <_vfiprintf_r+0x93c>
  4027ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4027ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027f0:	f100 0e01 	add.w	lr, r0, #1
  4027f4:	46da      	mov	sl, fp
  4027f6:	e5b6      	b.n	402366 <_vfiprintf_r+0x892>
  4027f8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4027fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027fc:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4028cc <_vfiprintf_r+0xdf8>
  402800:	3001      	adds	r0, #1
  402802:	f7ff bad2 	b.w	401daa <_vfiprintf_r+0x2d6>
  402806:	461e      	mov	r6, r3
  402808:	f04f 0900 	mov.w	r9, #0
  40280c:	e67a      	b.n	402504 <_vfiprintf_r+0xa30>
  40280e:	2b06      	cmp	r3, #6
  402810:	bf28      	it	cs
  402812:	2306      	movcs	r3, #6
  402814:	9303      	str	r3, [sp, #12]
  402816:	9404      	str	r4, [sp, #16]
  402818:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40281c:	4f2a      	ldr	r7, [pc, #168]	; (4028c8 <_vfiprintf_r+0xdf4>)
  40281e:	e50c      	b.n	40223a <_vfiprintf_r+0x766>
  402820:	9204      	str	r2, [sp, #16]
  402822:	e56a      	b.n	4022fa <_vfiprintf_r+0x826>
  402824:	980e      	ldr	r0, [sp, #56]	; 0x38
  402826:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4028cc <_vfiprintf_r+0xdf8>
  40282a:	3001      	adds	r0, #1
  40282c:	f7ff bb73 	b.w	401f16 <_vfiprintf_r+0x442>
  402830:	46f4      	mov	ip, lr
  402832:	f7ff bb1a 	b.w	401e6a <_vfiprintf_r+0x396>
  402836:	9b01      	ldr	r3, [sp, #4]
  402838:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40283c:	9303      	str	r3, [sp, #12]
  40283e:	9404      	str	r4, [sp, #16]
  402840:	9001      	str	r0, [sp, #4]
  402842:	f7ff ba67 	b.w	401d14 <_vfiprintf_r+0x240>
  402846:	2200      	movs	r2, #0
  402848:	9201      	str	r2, [sp, #4]
  40284a:	f7ff b9ac 	b.w	401ba6 <_vfiprintf_r+0xd2>
  40284e:	9204      	str	r2, [sp, #16]
  402850:	4699      	mov	r9, r3
  402852:	e6b2      	b.n	4025ba <_vfiprintf_r+0xae6>
  402854:	9a04      	ldr	r2, [sp, #16]
  402856:	6813      	ldr	r3, [r2, #0]
  402858:	9301      	str	r3, [sp, #4]
  40285a:	3204      	adds	r2, #4
  40285c:	2b00      	cmp	r3, #0
  40285e:	9204      	str	r2, [sp, #16]
  402860:	f898 3001 	ldrb.w	r3, [r8, #1]
  402864:	46a8      	mov	r8, r5
  402866:	f6bf a99c 	bge.w	401ba2 <_vfiprintf_r+0xce>
  40286a:	f04f 32ff 	mov.w	r2, #4294967295
  40286e:	9201      	str	r2, [sp, #4]
  402870:	f7ff b997 	b.w	401ba2 <_vfiprintf_r+0xce>
  402874:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402878:	e48e      	b.n	402198 <_vfiprintf_r+0x6c4>
  40287a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40287e:	e4f0      	b.n	402262 <_vfiprintf_r+0x78e>
  402880:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402884:	e4ab      	b.n	4021de <_vfiprintf_r+0x70a>
  402886:	4699      	mov	r9, r3
  402888:	07f3      	lsls	r3, r6, #31
  40288a:	d505      	bpl.n	402898 <_vfiprintf_r+0xdc4>
  40288c:	af2a      	add	r7, sp, #168	; 0xa8
  40288e:	2330      	movs	r3, #48	; 0x30
  402890:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402894:	f7ff bb97 	b.w	401fc6 <_vfiprintf_r+0x4f2>
  402898:	9b01      	ldr	r3, [sp, #4]
  40289a:	9303      	str	r3, [sp, #12]
  40289c:	465f      	mov	r7, fp
  40289e:	f7ff ba39 	b.w	401d14 <_vfiprintf_r+0x240>
  4028a2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028a6:	e443      	b.n	402130 <_vfiprintf_r+0x65c>
  4028a8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028ac:	f7ff bb9a 	b.w	401fe4 <_vfiprintf_r+0x510>
  4028b0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028b4:	f7ff bb4d 	b.w	401f52 <_vfiprintf_r+0x47e>
  4028b8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028bc:	e50f      	b.n	4022de <_vfiprintf_r+0x80a>
  4028be:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4028c2:	e4f3      	b.n	4022ac <_vfiprintf_r+0x7d8>
  4028c4:	00404808 	.word	0x00404808
  4028c8:	0040481c 	.word	0x0040481c
  4028cc:	00404824 	.word	0x00404824

004028d0 <__sbprintf>:
  4028d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4028d2:	460c      	mov	r4, r1
  4028d4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4028d8:	8989      	ldrh	r1, [r1, #12]
  4028da:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4028dc:	89e5      	ldrh	r5, [r4, #14]
  4028de:	9619      	str	r6, [sp, #100]	; 0x64
  4028e0:	f021 0102 	bic.w	r1, r1, #2
  4028e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4028e6:	f8ad 500e 	strh.w	r5, [sp, #14]
  4028ea:	2500      	movs	r5, #0
  4028ec:	69e7      	ldr	r7, [r4, #28]
  4028ee:	f8ad 100c 	strh.w	r1, [sp, #12]
  4028f2:	9609      	str	r6, [sp, #36]	; 0x24
  4028f4:	9506      	str	r5, [sp, #24]
  4028f6:	ae1a      	add	r6, sp, #104	; 0x68
  4028f8:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4028fc:	4669      	mov	r1, sp
  4028fe:	9600      	str	r6, [sp, #0]
  402900:	9604      	str	r6, [sp, #16]
  402902:	9502      	str	r5, [sp, #8]
  402904:	9505      	str	r5, [sp, #20]
  402906:	9707      	str	r7, [sp, #28]
  402908:	4606      	mov	r6, r0
  40290a:	f7ff f8e3 	bl	401ad4 <_vfiprintf_r>
  40290e:	1e05      	subs	r5, r0, #0
  402910:	db07      	blt.n	402922 <__sbprintf+0x52>
  402912:	4630      	mov	r0, r6
  402914:	4669      	mov	r1, sp
  402916:	f000 f929 	bl	402b6c <_fflush_r>
  40291a:	2800      	cmp	r0, #0
  40291c:	bf18      	it	ne
  40291e:	f04f 35ff 	movne.w	r5, #4294967295
  402922:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402926:	065b      	lsls	r3, r3, #25
  402928:	d503      	bpl.n	402932 <__sbprintf+0x62>
  40292a:	89a3      	ldrh	r3, [r4, #12]
  40292c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402930:	81a3      	strh	r3, [r4, #12]
  402932:	4628      	mov	r0, r5
  402934:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  402938:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40293a:	bf00      	nop

0040293c <__swsetup_r>:
  40293c:	b538      	push	{r3, r4, r5, lr}
  40293e:	4b30      	ldr	r3, [pc, #192]	; (402a00 <__swsetup_r+0xc4>)
  402940:	681b      	ldr	r3, [r3, #0]
  402942:	4605      	mov	r5, r0
  402944:	460c      	mov	r4, r1
  402946:	b113      	cbz	r3, 40294e <__swsetup_r+0x12>
  402948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40294a:	2a00      	cmp	r2, #0
  40294c:	d038      	beq.n	4029c0 <__swsetup_r+0x84>
  40294e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402952:	b293      	uxth	r3, r2
  402954:	0718      	lsls	r0, r3, #28
  402956:	d50c      	bpl.n	402972 <__swsetup_r+0x36>
  402958:	6920      	ldr	r0, [r4, #16]
  40295a:	b1a8      	cbz	r0, 402988 <__swsetup_r+0x4c>
  40295c:	f013 0201 	ands.w	r2, r3, #1
  402960:	d01e      	beq.n	4029a0 <__swsetup_r+0x64>
  402962:	6963      	ldr	r3, [r4, #20]
  402964:	2200      	movs	r2, #0
  402966:	425b      	negs	r3, r3
  402968:	61a3      	str	r3, [r4, #24]
  40296a:	60a2      	str	r2, [r4, #8]
  40296c:	b1f0      	cbz	r0, 4029ac <__swsetup_r+0x70>
  40296e:	2000      	movs	r0, #0
  402970:	bd38      	pop	{r3, r4, r5, pc}
  402972:	06d9      	lsls	r1, r3, #27
  402974:	d53c      	bpl.n	4029f0 <__swsetup_r+0xb4>
  402976:	0758      	lsls	r0, r3, #29
  402978:	d426      	bmi.n	4029c8 <__swsetup_r+0x8c>
  40297a:	6920      	ldr	r0, [r4, #16]
  40297c:	f042 0308 	orr.w	r3, r2, #8
  402980:	81a3      	strh	r3, [r4, #12]
  402982:	b29b      	uxth	r3, r3
  402984:	2800      	cmp	r0, #0
  402986:	d1e9      	bne.n	40295c <__swsetup_r+0x20>
  402988:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40298c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402990:	d0e4      	beq.n	40295c <__swsetup_r+0x20>
  402992:	4628      	mov	r0, r5
  402994:	4621      	mov	r1, r4
  402996:	f000 fd15 	bl	4033c4 <__smakebuf_r>
  40299a:	89a3      	ldrh	r3, [r4, #12]
  40299c:	6920      	ldr	r0, [r4, #16]
  40299e:	e7dd      	b.n	40295c <__swsetup_r+0x20>
  4029a0:	0799      	lsls	r1, r3, #30
  4029a2:	bf58      	it	pl
  4029a4:	6962      	ldrpl	r2, [r4, #20]
  4029a6:	60a2      	str	r2, [r4, #8]
  4029a8:	2800      	cmp	r0, #0
  4029aa:	d1e0      	bne.n	40296e <__swsetup_r+0x32>
  4029ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029b0:	061a      	lsls	r2, r3, #24
  4029b2:	d5dd      	bpl.n	402970 <__swsetup_r+0x34>
  4029b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029b8:	81a3      	strh	r3, [r4, #12]
  4029ba:	f04f 30ff 	mov.w	r0, #4294967295
  4029be:	bd38      	pop	{r3, r4, r5, pc}
  4029c0:	4618      	mov	r0, r3
  4029c2:	f000 f967 	bl	402c94 <__sinit>
  4029c6:	e7c2      	b.n	40294e <__swsetup_r+0x12>
  4029c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4029ca:	b151      	cbz	r1, 4029e2 <__swsetup_r+0xa6>
  4029cc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4029d0:	4299      	cmp	r1, r3
  4029d2:	d004      	beq.n	4029de <__swsetup_r+0xa2>
  4029d4:	4628      	mov	r0, r5
  4029d6:	f000 fa27 	bl	402e28 <_free_r>
  4029da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4029de:	2300      	movs	r3, #0
  4029e0:	6323      	str	r3, [r4, #48]	; 0x30
  4029e2:	2300      	movs	r3, #0
  4029e4:	6920      	ldr	r0, [r4, #16]
  4029e6:	6063      	str	r3, [r4, #4]
  4029e8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4029ec:	6020      	str	r0, [r4, #0]
  4029ee:	e7c5      	b.n	40297c <__swsetup_r+0x40>
  4029f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4029f4:	2309      	movs	r3, #9
  4029f6:	602b      	str	r3, [r5, #0]
  4029f8:	f04f 30ff 	mov.w	r0, #4294967295
  4029fc:	81a2      	strh	r2, [r4, #12]
  4029fe:	bd38      	pop	{r3, r4, r5, pc}
  402a00:	20400430 	.word	0x20400430

00402a04 <register_fini>:
  402a04:	4b02      	ldr	r3, [pc, #8]	; (402a10 <register_fini+0xc>)
  402a06:	b113      	cbz	r3, 402a0e <register_fini+0xa>
  402a08:	4802      	ldr	r0, [pc, #8]	; (402a14 <register_fini+0x10>)
  402a0a:	f000 b805 	b.w	402a18 <atexit>
  402a0e:	4770      	bx	lr
  402a10:	00000000 	.word	0x00000000
  402a14:	00402ca9 	.word	0x00402ca9

00402a18 <atexit>:
  402a18:	2300      	movs	r3, #0
  402a1a:	4601      	mov	r1, r0
  402a1c:	461a      	mov	r2, r3
  402a1e:	4618      	mov	r0, r3
  402a20:	f001 bc12 	b.w	404248 <__register_exitproc>

00402a24 <__sflush_r>:
  402a24:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402a28:	b29a      	uxth	r2, r3
  402a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a2e:	460d      	mov	r5, r1
  402a30:	0711      	lsls	r1, r2, #28
  402a32:	4680      	mov	r8, r0
  402a34:	d43c      	bmi.n	402ab0 <__sflush_r+0x8c>
  402a36:	686a      	ldr	r2, [r5, #4]
  402a38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402a3c:	2a00      	cmp	r2, #0
  402a3e:	81ab      	strh	r3, [r5, #12]
  402a40:	dd73      	ble.n	402b2a <__sflush_r+0x106>
  402a42:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402a44:	2c00      	cmp	r4, #0
  402a46:	d04b      	beq.n	402ae0 <__sflush_r+0xbc>
  402a48:	b29b      	uxth	r3, r3
  402a4a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402a4e:	2100      	movs	r1, #0
  402a50:	b292      	uxth	r2, r2
  402a52:	f8d8 6000 	ldr.w	r6, [r8]
  402a56:	f8c8 1000 	str.w	r1, [r8]
  402a5a:	2a00      	cmp	r2, #0
  402a5c:	d069      	beq.n	402b32 <__sflush_r+0x10e>
  402a5e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402a60:	075f      	lsls	r7, r3, #29
  402a62:	d505      	bpl.n	402a70 <__sflush_r+0x4c>
  402a64:	6869      	ldr	r1, [r5, #4]
  402a66:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402a68:	1a52      	subs	r2, r2, r1
  402a6a:	b10b      	cbz	r3, 402a70 <__sflush_r+0x4c>
  402a6c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402a6e:	1ad2      	subs	r2, r2, r3
  402a70:	2300      	movs	r3, #0
  402a72:	69e9      	ldr	r1, [r5, #28]
  402a74:	4640      	mov	r0, r8
  402a76:	47a0      	blx	r4
  402a78:	1c44      	adds	r4, r0, #1
  402a7a:	d03c      	beq.n	402af6 <__sflush_r+0xd2>
  402a7c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402a80:	692a      	ldr	r2, [r5, #16]
  402a82:	602a      	str	r2, [r5, #0]
  402a84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402a88:	2200      	movs	r2, #0
  402a8a:	81ab      	strh	r3, [r5, #12]
  402a8c:	04db      	lsls	r3, r3, #19
  402a8e:	606a      	str	r2, [r5, #4]
  402a90:	d449      	bmi.n	402b26 <__sflush_r+0x102>
  402a92:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402a94:	f8c8 6000 	str.w	r6, [r8]
  402a98:	b311      	cbz	r1, 402ae0 <__sflush_r+0xbc>
  402a9a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402a9e:	4299      	cmp	r1, r3
  402aa0:	d002      	beq.n	402aa8 <__sflush_r+0x84>
  402aa2:	4640      	mov	r0, r8
  402aa4:	f000 f9c0 	bl	402e28 <_free_r>
  402aa8:	2000      	movs	r0, #0
  402aaa:	6328      	str	r0, [r5, #48]	; 0x30
  402aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402ab0:	692e      	ldr	r6, [r5, #16]
  402ab2:	b1ae      	cbz	r6, 402ae0 <__sflush_r+0xbc>
  402ab4:	682c      	ldr	r4, [r5, #0]
  402ab6:	602e      	str	r6, [r5, #0]
  402ab8:	0790      	lsls	r0, r2, #30
  402aba:	bf0c      	ite	eq
  402abc:	696b      	ldreq	r3, [r5, #20]
  402abe:	2300      	movne	r3, #0
  402ac0:	1ba4      	subs	r4, r4, r6
  402ac2:	60ab      	str	r3, [r5, #8]
  402ac4:	e00a      	b.n	402adc <__sflush_r+0xb8>
  402ac6:	4623      	mov	r3, r4
  402ac8:	4632      	mov	r2, r6
  402aca:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402acc:	69e9      	ldr	r1, [r5, #28]
  402ace:	4640      	mov	r0, r8
  402ad0:	47b8      	blx	r7
  402ad2:	2800      	cmp	r0, #0
  402ad4:	eba4 0400 	sub.w	r4, r4, r0
  402ad8:	4406      	add	r6, r0
  402ada:	dd04      	ble.n	402ae6 <__sflush_r+0xc2>
  402adc:	2c00      	cmp	r4, #0
  402ade:	dcf2      	bgt.n	402ac6 <__sflush_r+0xa2>
  402ae0:	2000      	movs	r0, #0
  402ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402ae6:	89ab      	ldrh	r3, [r5, #12]
  402ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402aec:	81ab      	strh	r3, [r5, #12]
  402aee:	f04f 30ff 	mov.w	r0, #4294967295
  402af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402af6:	f8d8 2000 	ldr.w	r2, [r8]
  402afa:	2a1d      	cmp	r2, #29
  402afc:	d8f3      	bhi.n	402ae6 <__sflush_r+0xc2>
  402afe:	4b1a      	ldr	r3, [pc, #104]	; (402b68 <__sflush_r+0x144>)
  402b00:	40d3      	lsrs	r3, r2
  402b02:	f003 0301 	and.w	r3, r3, #1
  402b06:	f083 0401 	eor.w	r4, r3, #1
  402b0a:	2b00      	cmp	r3, #0
  402b0c:	d0eb      	beq.n	402ae6 <__sflush_r+0xc2>
  402b0e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402b12:	6929      	ldr	r1, [r5, #16]
  402b14:	6029      	str	r1, [r5, #0]
  402b16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402b1a:	04d9      	lsls	r1, r3, #19
  402b1c:	606c      	str	r4, [r5, #4]
  402b1e:	81ab      	strh	r3, [r5, #12]
  402b20:	d5b7      	bpl.n	402a92 <__sflush_r+0x6e>
  402b22:	2a00      	cmp	r2, #0
  402b24:	d1b5      	bne.n	402a92 <__sflush_r+0x6e>
  402b26:	6528      	str	r0, [r5, #80]	; 0x50
  402b28:	e7b3      	b.n	402a92 <__sflush_r+0x6e>
  402b2a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402b2c:	2a00      	cmp	r2, #0
  402b2e:	dc88      	bgt.n	402a42 <__sflush_r+0x1e>
  402b30:	e7d6      	b.n	402ae0 <__sflush_r+0xbc>
  402b32:	2301      	movs	r3, #1
  402b34:	69e9      	ldr	r1, [r5, #28]
  402b36:	4640      	mov	r0, r8
  402b38:	47a0      	blx	r4
  402b3a:	1c43      	adds	r3, r0, #1
  402b3c:	4602      	mov	r2, r0
  402b3e:	d002      	beq.n	402b46 <__sflush_r+0x122>
  402b40:	89ab      	ldrh	r3, [r5, #12]
  402b42:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402b44:	e78c      	b.n	402a60 <__sflush_r+0x3c>
  402b46:	f8d8 3000 	ldr.w	r3, [r8]
  402b4a:	2b00      	cmp	r3, #0
  402b4c:	d0f8      	beq.n	402b40 <__sflush_r+0x11c>
  402b4e:	2b1d      	cmp	r3, #29
  402b50:	d001      	beq.n	402b56 <__sflush_r+0x132>
  402b52:	2b16      	cmp	r3, #22
  402b54:	d102      	bne.n	402b5c <__sflush_r+0x138>
  402b56:	f8c8 6000 	str.w	r6, [r8]
  402b5a:	e7c1      	b.n	402ae0 <__sflush_r+0xbc>
  402b5c:	89ab      	ldrh	r3, [r5, #12]
  402b5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b62:	81ab      	strh	r3, [r5, #12]
  402b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402b68:	20400001 	.word	0x20400001

00402b6c <_fflush_r>:
  402b6c:	b510      	push	{r4, lr}
  402b6e:	4604      	mov	r4, r0
  402b70:	b082      	sub	sp, #8
  402b72:	b108      	cbz	r0, 402b78 <_fflush_r+0xc>
  402b74:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b76:	b153      	cbz	r3, 402b8e <_fflush_r+0x22>
  402b78:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402b7c:	b908      	cbnz	r0, 402b82 <_fflush_r+0x16>
  402b7e:	b002      	add	sp, #8
  402b80:	bd10      	pop	{r4, pc}
  402b82:	4620      	mov	r0, r4
  402b84:	b002      	add	sp, #8
  402b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402b8a:	f7ff bf4b 	b.w	402a24 <__sflush_r>
  402b8e:	9101      	str	r1, [sp, #4]
  402b90:	f000 f880 	bl	402c94 <__sinit>
  402b94:	9901      	ldr	r1, [sp, #4]
  402b96:	e7ef      	b.n	402b78 <_fflush_r+0xc>

00402b98 <_cleanup_r>:
  402b98:	4901      	ldr	r1, [pc, #4]	; (402ba0 <_cleanup_r+0x8>)
  402b9a:	f000 bbaf 	b.w	4032fc <_fwalk_reent>
  402b9e:	bf00      	nop
  402ba0:	00404311 	.word	0x00404311

00402ba4 <__sinit.part.1>:
  402ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ba8:	4b35      	ldr	r3, [pc, #212]	; (402c80 <__sinit.part.1+0xdc>)
  402baa:	6845      	ldr	r5, [r0, #4]
  402bac:	63c3      	str	r3, [r0, #60]	; 0x3c
  402bae:	2400      	movs	r4, #0
  402bb0:	4607      	mov	r7, r0
  402bb2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402bb6:	2304      	movs	r3, #4
  402bb8:	2103      	movs	r1, #3
  402bba:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402bbe:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402bc2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402bc6:	b083      	sub	sp, #12
  402bc8:	602c      	str	r4, [r5, #0]
  402bca:	606c      	str	r4, [r5, #4]
  402bcc:	60ac      	str	r4, [r5, #8]
  402bce:	666c      	str	r4, [r5, #100]	; 0x64
  402bd0:	81ec      	strh	r4, [r5, #14]
  402bd2:	612c      	str	r4, [r5, #16]
  402bd4:	616c      	str	r4, [r5, #20]
  402bd6:	61ac      	str	r4, [r5, #24]
  402bd8:	81ab      	strh	r3, [r5, #12]
  402bda:	4621      	mov	r1, r4
  402bdc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402be0:	2208      	movs	r2, #8
  402be2:	f7fe fd75 	bl	4016d0 <memset>
  402be6:	68be      	ldr	r6, [r7, #8]
  402be8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402c84 <__sinit.part.1+0xe0>
  402bec:	f8df a098 	ldr.w	sl, [pc, #152]	; 402c88 <__sinit.part.1+0xe4>
  402bf0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402c8c <__sinit.part.1+0xe8>
  402bf4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402c90 <__sinit.part.1+0xec>
  402bf8:	f8c5 b020 	str.w	fp, [r5, #32]
  402bfc:	2301      	movs	r3, #1
  402bfe:	2209      	movs	r2, #9
  402c00:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402c04:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402c08:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402c0c:	61ed      	str	r5, [r5, #28]
  402c0e:	4621      	mov	r1, r4
  402c10:	81f3      	strh	r3, [r6, #14]
  402c12:	81b2      	strh	r2, [r6, #12]
  402c14:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402c18:	6034      	str	r4, [r6, #0]
  402c1a:	6074      	str	r4, [r6, #4]
  402c1c:	60b4      	str	r4, [r6, #8]
  402c1e:	6674      	str	r4, [r6, #100]	; 0x64
  402c20:	6134      	str	r4, [r6, #16]
  402c22:	6174      	str	r4, [r6, #20]
  402c24:	61b4      	str	r4, [r6, #24]
  402c26:	2208      	movs	r2, #8
  402c28:	9301      	str	r3, [sp, #4]
  402c2a:	f7fe fd51 	bl	4016d0 <memset>
  402c2e:	68fd      	ldr	r5, [r7, #12]
  402c30:	61f6      	str	r6, [r6, #28]
  402c32:	2012      	movs	r0, #18
  402c34:	2202      	movs	r2, #2
  402c36:	f8c6 b020 	str.w	fp, [r6, #32]
  402c3a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402c3e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402c42:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402c46:	4621      	mov	r1, r4
  402c48:	81a8      	strh	r0, [r5, #12]
  402c4a:	81ea      	strh	r2, [r5, #14]
  402c4c:	602c      	str	r4, [r5, #0]
  402c4e:	606c      	str	r4, [r5, #4]
  402c50:	60ac      	str	r4, [r5, #8]
  402c52:	666c      	str	r4, [r5, #100]	; 0x64
  402c54:	612c      	str	r4, [r5, #16]
  402c56:	616c      	str	r4, [r5, #20]
  402c58:	61ac      	str	r4, [r5, #24]
  402c5a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402c5e:	2208      	movs	r2, #8
  402c60:	f7fe fd36 	bl	4016d0 <memset>
  402c64:	9b01      	ldr	r3, [sp, #4]
  402c66:	61ed      	str	r5, [r5, #28]
  402c68:	f8c5 b020 	str.w	fp, [r5, #32]
  402c6c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402c70:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402c74:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402c78:	63bb      	str	r3, [r7, #56]	; 0x38
  402c7a:	b003      	add	sp, #12
  402c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c80:	00402b99 	.word	0x00402b99
  402c84:	00404079 	.word	0x00404079
  402c88:	0040409d 	.word	0x0040409d
  402c8c:	004040d9 	.word	0x004040d9
  402c90:	004040f9 	.word	0x004040f9

00402c94 <__sinit>:
  402c94:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c96:	b103      	cbz	r3, 402c9a <__sinit+0x6>
  402c98:	4770      	bx	lr
  402c9a:	f7ff bf83 	b.w	402ba4 <__sinit.part.1>
  402c9e:	bf00      	nop

00402ca0 <__sfp_lock_acquire>:
  402ca0:	4770      	bx	lr
  402ca2:	bf00      	nop

00402ca4 <__sfp_lock_release>:
  402ca4:	4770      	bx	lr
  402ca6:	bf00      	nop

00402ca8 <__libc_fini_array>:
  402ca8:	b538      	push	{r3, r4, r5, lr}
  402caa:	4d07      	ldr	r5, [pc, #28]	; (402cc8 <__libc_fini_array+0x20>)
  402cac:	4c07      	ldr	r4, [pc, #28]	; (402ccc <__libc_fini_array+0x24>)
  402cae:	1b2c      	subs	r4, r5, r4
  402cb0:	10a4      	asrs	r4, r4, #2
  402cb2:	d005      	beq.n	402cc0 <__libc_fini_array+0x18>
  402cb4:	3c01      	subs	r4, #1
  402cb6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402cba:	4798      	blx	r3
  402cbc:	2c00      	cmp	r4, #0
  402cbe:	d1f9      	bne.n	402cb4 <__libc_fini_array+0xc>
  402cc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402cc4:	f001 bdc0 	b.w	404848 <_fini>
  402cc8:	00404858 	.word	0x00404858
  402ccc:	00404854 	.word	0x00404854

00402cd0 <__fputwc>:
  402cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402cd4:	b082      	sub	sp, #8
  402cd6:	4680      	mov	r8, r0
  402cd8:	4689      	mov	r9, r1
  402cda:	4614      	mov	r4, r2
  402cdc:	f000 fb3c 	bl	403358 <__locale_mb_cur_max>
  402ce0:	2801      	cmp	r0, #1
  402ce2:	d033      	beq.n	402d4c <__fputwc+0x7c>
  402ce4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402ce8:	464a      	mov	r2, r9
  402cea:	a901      	add	r1, sp, #4
  402cec:	4640      	mov	r0, r8
  402cee:	f001 fa5d 	bl	4041ac <_wcrtomb_r>
  402cf2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402cf6:	4682      	mov	sl, r0
  402cf8:	d021      	beq.n	402d3e <__fputwc+0x6e>
  402cfa:	b388      	cbz	r0, 402d60 <__fputwc+0x90>
  402cfc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402d00:	2500      	movs	r5, #0
  402d02:	e008      	b.n	402d16 <__fputwc+0x46>
  402d04:	6823      	ldr	r3, [r4, #0]
  402d06:	1c5a      	adds	r2, r3, #1
  402d08:	6022      	str	r2, [r4, #0]
  402d0a:	701e      	strb	r6, [r3, #0]
  402d0c:	3501      	adds	r5, #1
  402d0e:	4555      	cmp	r5, sl
  402d10:	d226      	bcs.n	402d60 <__fputwc+0x90>
  402d12:	ab01      	add	r3, sp, #4
  402d14:	5d5e      	ldrb	r6, [r3, r5]
  402d16:	68a3      	ldr	r3, [r4, #8]
  402d18:	3b01      	subs	r3, #1
  402d1a:	2b00      	cmp	r3, #0
  402d1c:	60a3      	str	r3, [r4, #8]
  402d1e:	daf1      	bge.n	402d04 <__fputwc+0x34>
  402d20:	69a7      	ldr	r7, [r4, #24]
  402d22:	42bb      	cmp	r3, r7
  402d24:	4631      	mov	r1, r6
  402d26:	4622      	mov	r2, r4
  402d28:	4640      	mov	r0, r8
  402d2a:	db01      	blt.n	402d30 <__fputwc+0x60>
  402d2c:	2e0a      	cmp	r6, #10
  402d2e:	d1e9      	bne.n	402d04 <__fputwc+0x34>
  402d30:	f001 f9e6 	bl	404100 <__swbuf_r>
  402d34:	1c43      	adds	r3, r0, #1
  402d36:	d1e9      	bne.n	402d0c <__fputwc+0x3c>
  402d38:	b002      	add	sp, #8
  402d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d3e:	89a3      	ldrh	r3, [r4, #12]
  402d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402d44:	81a3      	strh	r3, [r4, #12]
  402d46:	b002      	add	sp, #8
  402d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d4c:	f109 33ff 	add.w	r3, r9, #4294967295
  402d50:	2bfe      	cmp	r3, #254	; 0xfe
  402d52:	d8c7      	bhi.n	402ce4 <__fputwc+0x14>
  402d54:	fa5f f689 	uxtb.w	r6, r9
  402d58:	4682      	mov	sl, r0
  402d5a:	f88d 6004 	strb.w	r6, [sp, #4]
  402d5e:	e7cf      	b.n	402d00 <__fputwc+0x30>
  402d60:	4648      	mov	r0, r9
  402d62:	b002      	add	sp, #8
  402d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402d68 <_fputwc_r>:
  402d68:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402d6c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402d70:	d10a      	bne.n	402d88 <_fputwc_r+0x20>
  402d72:	b410      	push	{r4}
  402d74:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402d76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402d7a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402d7e:	6654      	str	r4, [r2, #100]	; 0x64
  402d80:	8193      	strh	r3, [r2, #12]
  402d82:	bc10      	pop	{r4}
  402d84:	f7ff bfa4 	b.w	402cd0 <__fputwc>
  402d88:	f7ff bfa2 	b.w	402cd0 <__fputwc>

00402d8c <_malloc_trim_r>:
  402d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402d8e:	4f23      	ldr	r7, [pc, #140]	; (402e1c <_malloc_trim_r+0x90>)
  402d90:	460c      	mov	r4, r1
  402d92:	4606      	mov	r6, r0
  402d94:	f000 ff6a 	bl	403c6c <__malloc_lock>
  402d98:	68bb      	ldr	r3, [r7, #8]
  402d9a:	685d      	ldr	r5, [r3, #4]
  402d9c:	f025 0503 	bic.w	r5, r5, #3
  402da0:	1b29      	subs	r1, r5, r4
  402da2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402da6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402daa:	f021 010f 	bic.w	r1, r1, #15
  402dae:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402db2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402db6:	db07      	blt.n	402dc8 <_malloc_trim_r+0x3c>
  402db8:	2100      	movs	r1, #0
  402dba:	4630      	mov	r0, r6
  402dbc:	f001 f94a 	bl	404054 <_sbrk_r>
  402dc0:	68bb      	ldr	r3, [r7, #8]
  402dc2:	442b      	add	r3, r5
  402dc4:	4298      	cmp	r0, r3
  402dc6:	d004      	beq.n	402dd2 <_malloc_trim_r+0x46>
  402dc8:	4630      	mov	r0, r6
  402dca:	f000 ff51 	bl	403c70 <__malloc_unlock>
  402dce:	2000      	movs	r0, #0
  402dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402dd2:	4261      	negs	r1, r4
  402dd4:	4630      	mov	r0, r6
  402dd6:	f001 f93d 	bl	404054 <_sbrk_r>
  402dda:	3001      	adds	r0, #1
  402ddc:	d00d      	beq.n	402dfa <_malloc_trim_r+0x6e>
  402dde:	4b10      	ldr	r3, [pc, #64]	; (402e20 <_malloc_trim_r+0x94>)
  402de0:	68ba      	ldr	r2, [r7, #8]
  402de2:	6819      	ldr	r1, [r3, #0]
  402de4:	1b2d      	subs	r5, r5, r4
  402de6:	f045 0501 	orr.w	r5, r5, #1
  402dea:	4630      	mov	r0, r6
  402dec:	1b09      	subs	r1, r1, r4
  402dee:	6055      	str	r5, [r2, #4]
  402df0:	6019      	str	r1, [r3, #0]
  402df2:	f000 ff3d 	bl	403c70 <__malloc_unlock>
  402df6:	2001      	movs	r0, #1
  402df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402dfa:	2100      	movs	r1, #0
  402dfc:	4630      	mov	r0, r6
  402dfe:	f001 f929 	bl	404054 <_sbrk_r>
  402e02:	68ba      	ldr	r2, [r7, #8]
  402e04:	1a83      	subs	r3, r0, r2
  402e06:	2b0f      	cmp	r3, #15
  402e08:	ddde      	ble.n	402dc8 <_malloc_trim_r+0x3c>
  402e0a:	4c06      	ldr	r4, [pc, #24]	; (402e24 <_malloc_trim_r+0x98>)
  402e0c:	4904      	ldr	r1, [pc, #16]	; (402e20 <_malloc_trim_r+0x94>)
  402e0e:	6824      	ldr	r4, [r4, #0]
  402e10:	f043 0301 	orr.w	r3, r3, #1
  402e14:	1b00      	subs	r0, r0, r4
  402e16:	6053      	str	r3, [r2, #4]
  402e18:	6008      	str	r0, [r1, #0]
  402e1a:	e7d5      	b.n	402dc8 <_malloc_trim_r+0x3c>
  402e1c:	20400458 	.word	0x20400458
  402e20:	20400914 	.word	0x20400914
  402e24:	20400864 	.word	0x20400864

00402e28 <_free_r>:
  402e28:	2900      	cmp	r1, #0
  402e2a:	d045      	beq.n	402eb8 <_free_r+0x90>
  402e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402e30:	460d      	mov	r5, r1
  402e32:	4680      	mov	r8, r0
  402e34:	f000 ff1a 	bl	403c6c <__malloc_lock>
  402e38:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402e3c:	496a      	ldr	r1, [pc, #424]	; (402fe8 <_free_r+0x1c0>)
  402e3e:	f027 0301 	bic.w	r3, r7, #1
  402e42:	f1a5 0408 	sub.w	r4, r5, #8
  402e46:	18e2      	adds	r2, r4, r3
  402e48:	688e      	ldr	r6, [r1, #8]
  402e4a:	6850      	ldr	r0, [r2, #4]
  402e4c:	42b2      	cmp	r2, r6
  402e4e:	f020 0003 	bic.w	r0, r0, #3
  402e52:	d062      	beq.n	402f1a <_free_r+0xf2>
  402e54:	07fe      	lsls	r6, r7, #31
  402e56:	6050      	str	r0, [r2, #4]
  402e58:	d40b      	bmi.n	402e72 <_free_r+0x4a>
  402e5a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402e5e:	1be4      	subs	r4, r4, r7
  402e60:	f101 0e08 	add.w	lr, r1, #8
  402e64:	68a5      	ldr	r5, [r4, #8]
  402e66:	4575      	cmp	r5, lr
  402e68:	443b      	add	r3, r7
  402e6a:	d06f      	beq.n	402f4c <_free_r+0x124>
  402e6c:	68e7      	ldr	r7, [r4, #12]
  402e6e:	60ef      	str	r7, [r5, #12]
  402e70:	60bd      	str	r5, [r7, #8]
  402e72:	1815      	adds	r5, r2, r0
  402e74:	686d      	ldr	r5, [r5, #4]
  402e76:	07ed      	lsls	r5, r5, #31
  402e78:	d542      	bpl.n	402f00 <_free_r+0xd8>
  402e7a:	f043 0201 	orr.w	r2, r3, #1
  402e7e:	6062      	str	r2, [r4, #4]
  402e80:	50e3      	str	r3, [r4, r3]
  402e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e86:	d218      	bcs.n	402eba <_free_r+0x92>
  402e88:	08db      	lsrs	r3, r3, #3
  402e8a:	1c5a      	adds	r2, r3, #1
  402e8c:	684d      	ldr	r5, [r1, #4]
  402e8e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402e92:	60a7      	str	r7, [r4, #8]
  402e94:	2001      	movs	r0, #1
  402e96:	109b      	asrs	r3, r3, #2
  402e98:	fa00 f303 	lsl.w	r3, r0, r3
  402e9c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402ea0:	431d      	orrs	r5, r3
  402ea2:	3808      	subs	r0, #8
  402ea4:	60e0      	str	r0, [r4, #12]
  402ea6:	604d      	str	r5, [r1, #4]
  402ea8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402eac:	60fc      	str	r4, [r7, #12]
  402eae:	4640      	mov	r0, r8
  402eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402eb4:	f000 bedc 	b.w	403c70 <__malloc_unlock>
  402eb8:	4770      	bx	lr
  402eba:	0a5a      	lsrs	r2, r3, #9
  402ebc:	2a04      	cmp	r2, #4
  402ebe:	d853      	bhi.n	402f68 <_free_r+0x140>
  402ec0:	099a      	lsrs	r2, r3, #6
  402ec2:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402ec6:	007f      	lsls	r7, r7, #1
  402ec8:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402ecc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402ed0:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402ed4:	4944      	ldr	r1, [pc, #272]	; (402fe8 <_free_r+0x1c0>)
  402ed6:	3808      	subs	r0, #8
  402ed8:	4290      	cmp	r0, r2
  402eda:	d04d      	beq.n	402f78 <_free_r+0x150>
  402edc:	6851      	ldr	r1, [r2, #4]
  402ede:	f021 0103 	bic.w	r1, r1, #3
  402ee2:	428b      	cmp	r3, r1
  402ee4:	d202      	bcs.n	402eec <_free_r+0xc4>
  402ee6:	6892      	ldr	r2, [r2, #8]
  402ee8:	4290      	cmp	r0, r2
  402eea:	d1f7      	bne.n	402edc <_free_r+0xb4>
  402eec:	68d0      	ldr	r0, [r2, #12]
  402eee:	60e0      	str	r0, [r4, #12]
  402ef0:	60a2      	str	r2, [r4, #8]
  402ef2:	6084      	str	r4, [r0, #8]
  402ef4:	60d4      	str	r4, [r2, #12]
  402ef6:	4640      	mov	r0, r8
  402ef8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402efc:	f000 beb8 	b.w	403c70 <__malloc_unlock>
  402f00:	6895      	ldr	r5, [r2, #8]
  402f02:	4f3a      	ldr	r7, [pc, #232]	; (402fec <_free_r+0x1c4>)
  402f04:	42bd      	cmp	r5, r7
  402f06:	4403      	add	r3, r0
  402f08:	d03f      	beq.n	402f8a <_free_r+0x162>
  402f0a:	68d0      	ldr	r0, [r2, #12]
  402f0c:	60e8      	str	r0, [r5, #12]
  402f0e:	f043 0201 	orr.w	r2, r3, #1
  402f12:	6085      	str	r5, [r0, #8]
  402f14:	6062      	str	r2, [r4, #4]
  402f16:	50e3      	str	r3, [r4, r3]
  402f18:	e7b3      	b.n	402e82 <_free_r+0x5a>
  402f1a:	07ff      	lsls	r7, r7, #31
  402f1c:	4403      	add	r3, r0
  402f1e:	d407      	bmi.n	402f30 <_free_r+0x108>
  402f20:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402f24:	1aa4      	subs	r4, r4, r2
  402f26:	4413      	add	r3, r2
  402f28:	68a0      	ldr	r0, [r4, #8]
  402f2a:	68e2      	ldr	r2, [r4, #12]
  402f2c:	60c2      	str	r2, [r0, #12]
  402f2e:	6090      	str	r0, [r2, #8]
  402f30:	4a2f      	ldr	r2, [pc, #188]	; (402ff0 <_free_r+0x1c8>)
  402f32:	6812      	ldr	r2, [r2, #0]
  402f34:	f043 0001 	orr.w	r0, r3, #1
  402f38:	4293      	cmp	r3, r2
  402f3a:	6060      	str	r0, [r4, #4]
  402f3c:	608c      	str	r4, [r1, #8]
  402f3e:	d3b6      	bcc.n	402eae <_free_r+0x86>
  402f40:	4b2c      	ldr	r3, [pc, #176]	; (402ff4 <_free_r+0x1cc>)
  402f42:	4640      	mov	r0, r8
  402f44:	6819      	ldr	r1, [r3, #0]
  402f46:	f7ff ff21 	bl	402d8c <_malloc_trim_r>
  402f4a:	e7b0      	b.n	402eae <_free_r+0x86>
  402f4c:	1811      	adds	r1, r2, r0
  402f4e:	6849      	ldr	r1, [r1, #4]
  402f50:	07c9      	lsls	r1, r1, #31
  402f52:	d444      	bmi.n	402fde <_free_r+0x1b6>
  402f54:	6891      	ldr	r1, [r2, #8]
  402f56:	68d2      	ldr	r2, [r2, #12]
  402f58:	60ca      	str	r2, [r1, #12]
  402f5a:	4403      	add	r3, r0
  402f5c:	f043 0001 	orr.w	r0, r3, #1
  402f60:	6091      	str	r1, [r2, #8]
  402f62:	6060      	str	r0, [r4, #4]
  402f64:	50e3      	str	r3, [r4, r3]
  402f66:	e7a2      	b.n	402eae <_free_r+0x86>
  402f68:	2a14      	cmp	r2, #20
  402f6a:	d817      	bhi.n	402f9c <_free_r+0x174>
  402f6c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402f70:	007f      	lsls	r7, r7, #1
  402f72:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402f76:	e7a9      	b.n	402ecc <_free_r+0xa4>
  402f78:	10aa      	asrs	r2, r5, #2
  402f7a:	684b      	ldr	r3, [r1, #4]
  402f7c:	2501      	movs	r5, #1
  402f7e:	fa05 f202 	lsl.w	r2, r5, r2
  402f82:	4313      	orrs	r3, r2
  402f84:	604b      	str	r3, [r1, #4]
  402f86:	4602      	mov	r2, r0
  402f88:	e7b1      	b.n	402eee <_free_r+0xc6>
  402f8a:	f043 0201 	orr.w	r2, r3, #1
  402f8e:	614c      	str	r4, [r1, #20]
  402f90:	610c      	str	r4, [r1, #16]
  402f92:	60e5      	str	r5, [r4, #12]
  402f94:	60a5      	str	r5, [r4, #8]
  402f96:	6062      	str	r2, [r4, #4]
  402f98:	50e3      	str	r3, [r4, r3]
  402f9a:	e788      	b.n	402eae <_free_r+0x86>
  402f9c:	2a54      	cmp	r2, #84	; 0x54
  402f9e:	d806      	bhi.n	402fae <_free_r+0x186>
  402fa0:	0b1a      	lsrs	r2, r3, #12
  402fa2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402fa6:	007f      	lsls	r7, r7, #1
  402fa8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402fac:	e78e      	b.n	402ecc <_free_r+0xa4>
  402fae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402fb2:	d806      	bhi.n	402fc2 <_free_r+0x19a>
  402fb4:	0bda      	lsrs	r2, r3, #15
  402fb6:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402fba:	007f      	lsls	r7, r7, #1
  402fbc:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402fc0:	e784      	b.n	402ecc <_free_r+0xa4>
  402fc2:	f240 5054 	movw	r0, #1364	; 0x554
  402fc6:	4282      	cmp	r2, r0
  402fc8:	d806      	bhi.n	402fd8 <_free_r+0x1b0>
  402fca:	0c9a      	lsrs	r2, r3, #18
  402fcc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402fd0:	007f      	lsls	r7, r7, #1
  402fd2:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402fd6:	e779      	b.n	402ecc <_free_r+0xa4>
  402fd8:	27fe      	movs	r7, #254	; 0xfe
  402fda:	257e      	movs	r5, #126	; 0x7e
  402fdc:	e776      	b.n	402ecc <_free_r+0xa4>
  402fde:	f043 0201 	orr.w	r2, r3, #1
  402fe2:	6062      	str	r2, [r4, #4]
  402fe4:	50e3      	str	r3, [r4, r3]
  402fe6:	e762      	b.n	402eae <_free_r+0x86>
  402fe8:	20400458 	.word	0x20400458
  402fec:	20400460 	.word	0x20400460
  402ff0:	20400860 	.word	0x20400860
  402ff4:	20400910 	.word	0x20400910

00402ff8 <__sfvwrite_r>:
  402ff8:	6893      	ldr	r3, [r2, #8]
  402ffa:	2b00      	cmp	r3, #0
  402ffc:	d076      	beq.n	4030ec <__sfvwrite_r+0xf4>
  402ffe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403002:	898b      	ldrh	r3, [r1, #12]
  403004:	b085      	sub	sp, #20
  403006:	460c      	mov	r4, r1
  403008:	0719      	lsls	r1, r3, #28
  40300a:	9001      	str	r0, [sp, #4]
  40300c:	4616      	mov	r6, r2
  40300e:	d529      	bpl.n	403064 <__sfvwrite_r+0x6c>
  403010:	6922      	ldr	r2, [r4, #16]
  403012:	b33a      	cbz	r2, 403064 <__sfvwrite_r+0x6c>
  403014:	f003 0802 	and.w	r8, r3, #2
  403018:	fa1f f088 	uxth.w	r0, r8
  40301c:	6835      	ldr	r5, [r6, #0]
  40301e:	2800      	cmp	r0, #0
  403020:	d02f      	beq.n	403082 <__sfvwrite_r+0x8a>
  403022:	f04f 0900 	mov.w	r9, #0
  403026:	4fb4      	ldr	r7, [pc, #720]	; (4032f8 <__sfvwrite_r+0x300>)
  403028:	46c8      	mov	r8, r9
  40302a:	46b2      	mov	sl, r6
  40302c:	45b8      	cmp	r8, r7
  40302e:	4643      	mov	r3, r8
  403030:	464a      	mov	r2, r9
  403032:	bf28      	it	cs
  403034:	463b      	movcs	r3, r7
  403036:	9801      	ldr	r0, [sp, #4]
  403038:	f1b8 0f00 	cmp.w	r8, #0
  40303c:	d050      	beq.n	4030e0 <__sfvwrite_r+0xe8>
  40303e:	69e1      	ldr	r1, [r4, #28]
  403040:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403042:	47b0      	blx	r6
  403044:	2800      	cmp	r0, #0
  403046:	dd71      	ble.n	40312c <__sfvwrite_r+0x134>
  403048:	f8da 3008 	ldr.w	r3, [sl, #8]
  40304c:	1a1b      	subs	r3, r3, r0
  40304e:	4481      	add	r9, r0
  403050:	ebc0 0808 	rsb	r8, r0, r8
  403054:	f8ca 3008 	str.w	r3, [sl, #8]
  403058:	2b00      	cmp	r3, #0
  40305a:	d1e7      	bne.n	40302c <__sfvwrite_r+0x34>
  40305c:	2000      	movs	r0, #0
  40305e:	b005      	add	sp, #20
  403060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403064:	4621      	mov	r1, r4
  403066:	9801      	ldr	r0, [sp, #4]
  403068:	f7ff fc68 	bl	40293c <__swsetup_r>
  40306c:	2800      	cmp	r0, #0
  40306e:	f040 813a 	bne.w	4032e6 <__sfvwrite_r+0x2ee>
  403072:	89a3      	ldrh	r3, [r4, #12]
  403074:	6835      	ldr	r5, [r6, #0]
  403076:	f003 0802 	and.w	r8, r3, #2
  40307a:	fa1f f088 	uxth.w	r0, r8
  40307e:	2800      	cmp	r0, #0
  403080:	d1cf      	bne.n	403022 <__sfvwrite_r+0x2a>
  403082:	f013 0901 	ands.w	r9, r3, #1
  403086:	d15b      	bne.n	403140 <__sfvwrite_r+0x148>
  403088:	464f      	mov	r7, r9
  40308a:	9602      	str	r6, [sp, #8]
  40308c:	b31f      	cbz	r7, 4030d6 <__sfvwrite_r+0xde>
  40308e:	059a      	lsls	r2, r3, #22
  403090:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403094:	d52c      	bpl.n	4030f0 <__sfvwrite_r+0xf8>
  403096:	4547      	cmp	r7, r8
  403098:	46c2      	mov	sl, r8
  40309a:	f0c0 80a4 	bcc.w	4031e6 <__sfvwrite_r+0x1ee>
  40309e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4030a2:	f040 80b1 	bne.w	403208 <__sfvwrite_r+0x210>
  4030a6:	6820      	ldr	r0, [r4, #0]
  4030a8:	4652      	mov	r2, sl
  4030aa:	4649      	mov	r1, r9
  4030ac:	f000 fd7a 	bl	403ba4 <memmove>
  4030b0:	68a0      	ldr	r0, [r4, #8]
  4030b2:	6823      	ldr	r3, [r4, #0]
  4030b4:	ebc8 0000 	rsb	r0, r8, r0
  4030b8:	4453      	add	r3, sl
  4030ba:	60a0      	str	r0, [r4, #8]
  4030bc:	6023      	str	r3, [r4, #0]
  4030be:	4638      	mov	r0, r7
  4030c0:	9a02      	ldr	r2, [sp, #8]
  4030c2:	6893      	ldr	r3, [r2, #8]
  4030c4:	1a1b      	subs	r3, r3, r0
  4030c6:	4481      	add	r9, r0
  4030c8:	1a3f      	subs	r7, r7, r0
  4030ca:	6093      	str	r3, [r2, #8]
  4030cc:	2b00      	cmp	r3, #0
  4030ce:	d0c5      	beq.n	40305c <__sfvwrite_r+0x64>
  4030d0:	89a3      	ldrh	r3, [r4, #12]
  4030d2:	2f00      	cmp	r7, #0
  4030d4:	d1db      	bne.n	40308e <__sfvwrite_r+0x96>
  4030d6:	f8d5 9000 	ldr.w	r9, [r5]
  4030da:	686f      	ldr	r7, [r5, #4]
  4030dc:	3508      	adds	r5, #8
  4030de:	e7d5      	b.n	40308c <__sfvwrite_r+0x94>
  4030e0:	f8d5 9000 	ldr.w	r9, [r5]
  4030e4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4030e8:	3508      	adds	r5, #8
  4030ea:	e79f      	b.n	40302c <__sfvwrite_r+0x34>
  4030ec:	2000      	movs	r0, #0
  4030ee:	4770      	bx	lr
  4030f0:	6820      	ldr	r0, [r4, #0]
  4030f2:	6923      	ldr	r3, [r4, #16]
  4030f4:	4298      	cmp	r0, r3
  4030f6:	d803      	bhi.n	403100 <__sfvwrite_r+0x108>
  4030f8:	6961      	ldr	r1, [r4, #20]
  4030fa:	428f      	cmp	r7, r1
  4030fc:	f080 80b7 	bcs.w	40326e <__sfvwrite_r+0x276>
  403100:	45b8      	cmp	r8, r7
  403102:	bf28      	it	cs
  403104:	46b8      	movcs	r8, r7
  403106:	4642      	mov	r2, r8
  403108:	4649      	mov	r1, r9
  40310a:	f000 fd4b 	bl	403ba4 <memmove>
  40310e:	68a3      	ldr	r3, [r4, #8]
  403110:	6822      	ldr	r2, [r4, #0]
  403112:	ebc8 0303 	rsb	r3, r8, r3
  403116:	4442      	add	r2, r8
  403118:	60a3      	str	r3, [r4, #8]
  40311a:	6022      	str	r2, [r4, #0]
  40311c:	2b00      	cmp	r3, #0
  40311e:	d149      	bne.n	4031b4 <__sfvwrite_r+0x1bc>
  403120:	4621      	mov	r1, r4
  403122:	9801      	ldr	r0, [sp, #4]
  403124:	f7ff fd22 	bl	402b6c <_fflush_r>
  403128:	2800      	cmp	r0, #0
  40312a:	d043      	beq.n	4031b4 <__sfvwrite_r+0x1bc>
  40312c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403134:	f04f 30ff 	mov.w	r0, #4294967295
  403138:	81a3      	strh	r3, [r4, #12]
  40313a:	b005      	add	sp, #20
  40313c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403140:	4680      	mov	r8, r0
  403142:	9002      	str	r0, [sp, #8]
  403144:	4682      	mov	sl, r0
  403146:	4681      	mov	r9, r0
  403148:	f1b9 0f00 	cmp.w	r9, #0
  40314c:	d02a      	beq.n	4031a4 <__sfvwrite_r+0x1ac>
  40314e:	9b02      	ldr	r3, [sp, #8]
  403150:	2b00      	cmp	r3, #0
  403152:	d04c      	beq.n	4031ee <__sfvwrite_r+0x1f6>
  403154:	6820      	ldr	r0, [r4, #0]
  403156:	6923      	ldr	r3, [r4, #16]
  403158:	6962      	ldr	r2, [r4, #20]
  40315a:	45c8      	cmp	r8, r9
  40315c:	46c3      	mov	fp, r8
  40315e:	bf28      	it	cs
  403160:	46cb      	movcs	fp, r9
  403162:	4298      	cmp	r0, r3
  403164:	465f      	mov	r7, fp
  403166:	d904      	bls.n	403172 <__sfvwrite_r+0x17a>
  403168:	68a3      	ldr	r3, [r4, #8]
  40316a:	4413      	add	r3, r2
  40316c:	459b      	cmp	fp, r3
  40316e:	f300 8090 	bgt.w	403292 <__sfvwrite_r+0x29a>
  403172:	4593      	cmp	fp, r2
  403174:	db20      	blt.n	4031b8 <__sfvwrite_r+0x1c0>
  403176:	4613      	mov	r3, r2
  403178:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40317a:	69e1      	ldr	r1, [r4, #28]
  40317c:	9801      	ldr	r0, [sp, #4]
  40317e:	4652      	mov	r2, sl
  403180:	47b8      	blx	r7
  403182:	1e07      	subs	r7, r0, #0
  403184:	ddd2      	ble.n	40312c <__sfvwrite_r+0x134>
  403186:	ebb8 0807 	subs.w	r8, r8, r7
  40318a:	d023      	beq.n	4031d4 <__sfvwrite_r+0x1dc>
  40318c:	68b3      	ldr	r3, [r6, #8]
  40318e:	1bdb      	subs	r3, r3, r7
  403190:	44ba      	add	sl, r7
  403192:	ebc7 0909 	rsb	r9, r7, r9
  403196:	60b3      	str	r3, [r6, #8]
  403198:	2b00      	cmp	r3, #0
  40319a:	f43f af5f 	beq.w	40305c <__sfvwrite_r+0x64>
  40319e:	f1b9 0f00 	cmp.w	r9, #0
  4031a2:	d1d4      	bne.n	40314e <__sfvwrite_r+0x156>
  4031a4:	2300      	movs	r3, #0
  4031a6:	f8d5 a000 	ldr.w	sl, [r5]
  4031aa:	f8d5 9004 	ldr.w	r9, [r5, #4]
  4031ae:	9302      	str	r3, [sp, #8]
  4031b0:	3508      	adds	r5, #8
  4031b2:	e7c9      	b.n	403148 <__sfvwrite_r+0x150>
  4031b4:	4640      	mov	r0, r8
  4031b6:	e783      	b.n	4030c0 <__sfvwrite_r+0xc8>
  4031b8:	465a      	mov	r2, fp
  4031ba:	4651      	mov	r1, sl
  4031bc:	f000 fcf2 	bl	403ba4 <memmove>
  4031c0:	68a2      	ldr	r2, [r4, #8]
  4031c2:	6823      	ldr	r3, [r4, #0]
  4031c4:	ebcb 0202 	rsb	r2, fp, r2
  4031c8:	445b      	add	r3, fp
  4031ca:	ebb8 0807 	subs.w	r8, r8, r7
  4031ce:	60a2      	str	r2, [r4, #8]
  4031d0:	6023      	str	r3, [r4, #0]
  4031d2:	d1db      	bne.n	40318c <__sfvwrite_r+0x194>
  4031d4:	4621      	mov	r1, r4
  4031d6:	9801      	ldr	r0, [sp, #4]
  4031d8:	f7ff fcc8 	bl	402b6c <_fflush_r>
  4031dc:	2800      	cmp	r0, #0
  4031de:	d1a5      	bne.n	40312c <__sfvwrite_r+0x134>
  4031e0:	f8cd 8008 	str.w	r8, [sp, #8]
  4031e4:	e7d2      	b.n	40318c <__sfvwrite_r+0x194>
  4031e6:	6820      	ldr	r0, [r4, #0]
  4031e8:	46b8      	mov	r8, r7
  4031ea:	46ba      	mov	sl, r7
  4031ec:	e75c      	b.n	4030a8 <__sfvwrite_r+0xb0>
  4031ee:	464a      	mov	r2, r9
  4031f0:	210a      	movs	r1, #10
  4031f2:	4650      	mov	r0, sl
  4031f4:	f000 fbec 	bl	4039d0 <memchr>
  4031f8:	2800      	cmp	r0, #0
  4031fa:	d06f      	beq.n	4032dc <__sfvwrite_r+0x2e4>
  4031fc:	3001      	adds	r0, #1
  4031fe:	2301      	movs	r3, #1
  403200:	ebca 0800 	rsb	r8, sl, r0
  403204:	9302      	str	r3, [sp, #8]
  403206:	e7a5      	b.n	403154 <__sfvwrite_r+0x15c>
  403208:	6962      	ldr	r2, [r4, #20]
  40320a:	6820      	ldr	r0, [r4, #0]
  40320c:	6921      	ldr	r1, [r4, #16]
  40320e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403212:	ebc1 0a00 	rsb	sl, r1, r0
  403216:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40321a:	f10a 0001 	add.w	r0, sl, #1
  40321e:	ea4f 0868 	mov.w	r8, r8, asr #1
  403222:	4438      	add	r0, r7
  403224:	4540      	cmp	r0, r8
  403226:	4642      	mov	r2, r8
  403228:	bf84      	itt	hi
  40322a:	4680      	movhi	r8, r0
  40322c:	4642      	movhi	r2, r8
  40322e:	055b      	lsls	r3, r3, #21
  403230:	d542      	bpl.n	4032b8 <__sfvwrite_r+0x2c0>
  403232:	4611      	mov	r1, r2
  403234:	9801      	ldr	r0, [sp, #4]
  403236:	f000 f911 	bl	40345c <_malloc_r>
  40323a:	4683      	mov	fp, r0
  40323c:	2800      	cmp	r0, #0
  40323e:	d055      	beq.n	4032ec <__sfvwrite_r+0x2f4>
  403240:	4652      	mov	r2, sl
  403242:	6921      	ldr	r1, [r4, #16]
  403244:	f000 fc14 	bl	403a70 <memcpy>
  403248:	89a3      	ldrh	r3, [r4, #12]
  40324a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40324e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403252:	81a3      	strh	r3, [r4, #12]
  403254:	ebca 0308 	rsb	r3, sl, r8
  403258:	eb0b 000a 	add.w	r0, fp, sl
  40325c:	f8c4 8014 	str.w	r8, [r4, #20]
  403260:	f8c4 b010 	str.w	fp, [r4, #16]
  403264:	6020      	str	r0, [r4, #0]
  403266:	60a3      	str	r3, [r4, #8]
  403268:	46b8      	mov	r8, r7
  40326a:	46ba      	mov	sl, r7
  40326c:	e71c      	b.n	4030a8 <__sfvwrite_r+0xb0>
  40326e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403272:	42bb      	cmp	r3, r7
  403274:	bf28      	it	cs
  403276:	463b      	movcs	r3, r7
  403278:	464a      	mov	r2, r9
  40327a:	fb93 f3f1 	sdiv	r3, r3, r1
  40327e:	9801      	ldr	r0, [sp, #4]
  403280:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403282:	fb01 f303 	mul.w	r3, r1, r3
  403286:	69e1      	ldr	r1, [r4, #28]
  403288:	47b0      	blx	r6
  40328a:	2800      	cmp	r0, #0
  40328c:	f73f af18 	bgt.w	4030c0 <__sfvwrite_r+0xc8>
  403290:	e74c      	b.n	40312c <__sfvwrite_r+0x134>
  403292:	461a      	mov	r2, r3
  403294:	4651      	mov	r1, sl
  403296:	9303      	str	r3, [sp, #12]
  403298:	f000 fc84 	bl	403ba4 <memmove>
  40329c:	6822      	ldr	r2, [r4, #0]
  40329e:	9b03      	ldr	r3, [sp, #12]
  4032a0:	9801      	ldr	r0, [sp, #4]
  4032a2:	441a      	add	r2, r3
  4032a4:	6022      	str	r2, [r4, #0]
  4032a6:	4621      	mov	r1, r4
  4032a8:	f7ff fc60 	bl	402b6c <_fflush_r>
  4032ac:	9b03      	ldr	r3, [sp, #12]
  4032ae:	2800      	cmp	r0, #0
  4032b0:	f47f af3c 	bne.w	40312c <__sfvwrite_r+0x134>
  4032b4:	461f      	mov	r7, r3
  4032b6:	e766      	b.n	403186 <__sfvwrite_r+0x18e>
  4032b8:	9801      	ldr	r0, [sp, #4]
  4032ba:	f000 fcdb 	bl	403c74 <_realloc_r>
  4032be:	4683      	mov	fp, r0
  4032c0:	2800      	cmp	r0, #0
  4032c2:	d1c7      	bne.n	403254 <__sfvwrite_r+0x25c>
  4032c4:	9d01      	ldr	r5, [sp, #4]
  4032c6:	6921      	ldr	r1, [r4, #16]
  4032c8:	4628      	mov	r0, r5
  4032ca:	f7ff fdad 	bl	402e28 <_free_r>
  4032ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032d2:	220c      	movs	r2, #12
  4032d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4032d8:	602a      	str	r2, [r5, #0]
  4032da:	e729      	b.n	403130 <__sfvwrite_r+0x138>
  4032dc:	2301      	movs	r3, #1
  4032de:	f109 0801 	add.w	r8, r9, #1
  4032e2:	9302      	str	r3, [sp, #8]
  4032e4:	e736      	b.n	403154 <__sfvwrite_r+0x15c>
  4032e6:	f04f 30ff 	mov.w	r0, #4294967295
  4032ea:	e6b8      	b.n	40305e <__sfvwrite_r+0x66>
  4032ec:	9a01      	ldr	r2, [sp, #4]
  4032ee:	230c      	movs	r3, #12
  4032f0:	6013      	str	r3, [r2, #0]
  4032f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032f6:	e71b      	b.n	403130 <__sfvwrite_r+0x138>
  4032f8:	7ffffc00 	.word	0x7ffffc00

004032fc <_fwalk_reent>:
  4032fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403300:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403304:	d01f      	beq.n	403346 <_fwalk_reent+0x4a>
  403306:	4688      	mov	r8, r1
  403308:	4606      	mov	r6, r0
  40330a:	f04f 0900 	mov.w	r9, #0
  40330e:	687d      	ldr	r5, [r7, #4]
  403310:	68bc      	ldr	r4, [r7, #8]
  403312:	3d01      	subs	r5, #1
  403314:	d411      	bmi.n	40333a <_fwalk_reent+0x3e>
  403316:	89a3      	ldrh	r3, [r4, #12]
  403318:	2b01      	cmp	r3, #1
  40331a:	f105 35ff 	add.w	r5, r5, #4294967295
  40331e:	d908      	bls.n	403332 <_fwalk_reent+0x36>
  403320:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403324:	3301      	adds	r3, #1
  403326:	4621      	mov	r1, r4
  403328:	4630      	mov	r0, r6
  40332a:	d002      	beq.n	403332 <_fwalk_reent+0x36>
  40332c:	47c0      	blx	r8
  40332e:	ea49 0900 	orr.w	r9, r9, r0
  403332:	1c6b      	adds	r3, r5, #1
  403334:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403338:	d1ed      	bne.n	403316 <_fwalk_reent+0x1a>
  40333a:	683f      	ldr	r7, [r7, #0]
  40333c:	2f00      	cmp	r7, #0
  40333e:	d1e6      	bne.n	40330e <_fwalk_reent+0x12>
  403340:	4648      	mov	r0, r9
  403342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403346:	46b9      	mov	r9, r7
  403348:	4648      	mov	r0, r9
  40334a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40334e:	bf00      	nop

00403350 <__locale_charset>:
  403350:	4800      	ldr	r0, [pc, #0]	; (403354 <__locale_charset+0x4>)
  403352:	4770      	bx	lr
  403354:	20400434 	.word	0x20400434

00403358 <__locale_mb_cur_max>:
  403358:	4b01      	ldr	r3, [pc, #4]	; (403360 <__locale_mb_cur_max+0x8>)
  40335a:	6818      	ldr	r0, [r3, #0]
  40335c:	4770      	bx	lr
  40335e:	bf00      	nop
  403360:	20400454 	.word	0x20400454

00403364 <__swhatbuf_r>:
  403364:	b570      	push	{r4, r5, r6, lr}
  403366:	460d      	mov	r5, r1
  403368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40336c:	2900      	cmp	r1, #0
  40336e:	b090      	sub	sp, #64	; 0x40
  403370:	4614      	mov	r4, r2
  403372:	461e      	mov	r6, r3
  403374:	db14      	blt.n	4033a0 <__swhatbuf_r+0x3c>
  403376:	aa01      	add	r2, sp, #4
  403378:	f001 f80c 	bl	404394 <_fstat_r>
  40337c:	2800      	cmp	r0, #0
  40337e:	db0f      	blt.n	4033a0 <__swhatbuf_r+0x3c>
  403380:	9a02      	ldr	r2, [sp, #8]
  403382:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403386:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40338a:	fab2 f282 	clz	r2, r2
  40338e:	0952      	lsrs	r2, r2, #5
  403390:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403394:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403398:	6032      	str	r2, [r6, #0]
  40339a:	6023      	str	r3, [r4, #0]
  40339c:	b010      	add	sp, #64	; 0x40
  40339e:	bd70      	pop	{r4, r5, r6, pc}
  4033a0:	89a8      	ldrh	r0, [r5, #12]
  4033a2:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4033a6:	b282      	uxth	r2, r0
  4033a8:	2000      	movs	r0, #0
  4033aa:	6030      	str	r0, [r6, #0]
  4033ac:	b11a      	cbz	r2, 4033b6 <__swhatbuf_r+0x52>
  4033ae:	2340      	movs	r3, #64	; 0x40
  4033b0:	6023      	str	r3, [r4, #0]
  4033b2:	b010      	add	sp, #64	; 0x40
  4033b4:	bd70      	pop	{r4, r5, r6, pc}
  4033b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4033ba:	4610      	mov	r0, r2
  4033bc:	6023      	str	r3, [r4, #0]
  4033be:	b010      	add	sp, #64	; 0x40
  4033c0:	bd70      	pop	{r4, r5, r6, pc}
  4033c2:	bf00      	nop

004033c4 <__smakebuf_r>:
  4033c4:	898a      	ldrh	r2, [r1, #12]
  4033c6:	0792      	lsls	r2, r2, #30
  4033c8:	460b      	mov	r3, r1
  4033ca:	d506      	bpl.n	4033da <__smakebuf_r+0x16>
  4033cc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4033d0:	2101      	movs	r1, #1
  4033d2:	601a      	str	r2, [r3, #0]
  4033d4:	611a      	str	r2, [r3, #16]
  4033d6:	6159      	str	r1, [r3, #20]
  4033d8:	4770      	bx	lr
  4033da:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033dc:	b083      	sub	sp, #12
  4033de:	ab01      	add	r3, sp, #4
  4033e0:	466a      	mov	r2, sp
  4033e2:	460c      	mov	r4, r1
  4033e4:	4605      	mov	r5, r0
  4033e6:	f7ff ffbd 	bl	403364 <__swhatbuf_r>
  4033ea:	9900      	ldr	r1, [sp, #0]
  4033ec:	4606      	mov	r6, r0
  4033ee:	4628      	mov	r0, r5
  4033f0:	f000 f834 	bl	40345c <_malloc_r>
  4033f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4033f8:	b1d0      	cbz	r0, 403430 <__smakebuf_r+0x6c>
  4033fa:	9a01      	ldr	r2, [sp, #4]
  4033fc:	4f12      	ldr	r7, [pc, #72]	; (403448 <__smakebuf_r+0x84>)
  4033fe:	9900      	ldr	r1, [sp, #0]
  403400:	63ef      	str	r7, [r5, #60]	; 0x3c
  403402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403406:	81a3      	strh	r3, [r4, #12]
  403408:	6020      	str	r0, [r4, #0]
  40340a:	6120      	str	r0, [r4, #16]
  40340c:	6161      	str	r1, [r4, #20]
  40340e:	b91a      	cbnz	r2, 403418 <__smakebuf_r+0x54>
  403410:	4333      	orrs	r3, r6
  403412:	81a3      	strh	r3, [r4, #12]
  403414:	b003      	add	sp, #12
  403416:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403418:	4628      	mov	r0, r5
  40341a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40341e:	f000 ffcd 	bl	4043bc <_isatty_r>
  403422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403426:	2800      	cmp	r0, #0
  403428:	d0f2      	beq.n	403410 <__smakebuf_r+0x4c>
  40342a:	f043 0301 	orr.w	r3, r3, #1
  40342e:	e7ef      	b.n	403410 <__smakebuf_r+0x4c>
  403430:	059a      	lsls	r2, r3, #22
  403432:	d4ef      	bmi.n	403414 <__smakebuf_r+0x50>
  403434:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403438:	f043 0302 	orr.w	r3, r3, #2
  40343c:	2101      	movs	r1, #1
  40343e:	81a3      	strh	r3, [r4, #12]
  403440:	6022      	str	r2, [r4, #0]
  403442:	6122      	str	r2, [r4, #16]
  403444:	6161      	str	r1, [r4, #20]
  403446:	e7e5      	b.n	403414 <__smakebuf_r+0x50>
  403448:	00402b99 	.word	0x00402b99

0040344c <malloc>:
  40344c:	4b02      	ldr	r3, [pc, #8]	; (403458 <malloc+0xc>)
  40344e:	4601      	mov	r1, r0
  403450:	6818      	ldr	r0, [r3, #0]
  403452:	f000 b803 	b.w	40345c <_malloc_r>
  403456:	bf00      	nop
  403458:	20400430 	.word	0x20400430

0040345c <_malloc_r>:
  40345c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403460:	f101 050b 	add.w	r5, r1, #11
  403464:	2d16      	cmp	r5, #22
  403466:	b083      	sub	sp, #12
  403468:	4606      	mov	r6, r0
  40346a:	f240 809f 	bls.w	4035ac <_malloc_r+0x150>
  40346e:	f035 0507 	bics.w	r5, r5, #7
  403472:	f100 80bf 	bmi.w	4035f4 <_malloc_r+0x198>
  403476:	42a9      	cmp	r1, r5
  403478:	f200 80bc 	bhi.w	4035f4 <_malloc_r+0x198>
  40347c:	f000 fbf6 	bl	403c6c <__malloc_lock>
  403480:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403484:	f0c0 829c 	bcc.w	4039c0 <_malloc_r+0x564>
  403488:	0a6b      	lsrs	r3, r5, #9
  40348a:	f000 80ba 	beq.w	403602 <_malloc_r+0x1a6>
  40348e:	2b04      	cmp	r3, #4
  403490:	f200 8183 	bhi.w	40379a <_malloc_r+0x33e>
  403494:	09a8      	lsrs	r0, r5, #6
  403496:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40349a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40349e:	3038      	adds	r0, #56	; 0x38
  4034a0:	4fc4      	ldr	r7, [pc, #784]	; (4037b4 <_malloc_r+0x358>)
  4034a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4034a6:	f1a3 0108 	sub.w	r1, r3, #8
  4034aa:	685c      	ldr	r4, [r3, #4]
  4034ac:	42a1      	cmp	r1, r4
  4034ae:	d107      	bne.n	4034c0 <_malloc_r+0x64>
  4034b0:	e0ac      	b.n	40360c <_malloc_r+0x1b0>
  4034b2:	2a00      	cmp	r2, #0
  4034b4:	f280 80ac 	bge.w	403610 <_malloc_r+0x1b4>
  4034b8:	68e4      	ldr	r4, [r4, #12]
  4034ba:	42a1      	cmp	r1, r4
  4034bc:	f000 80a6 	beq.w	40360c <_malloc_r+0x1b0>
  4034c0:	6863      	ldr	r3, [r4, #4]
  4034c2:	f023 0303 	bic.w	r3, r3, #3
  4034c6:	1b5a      	subs	r2, r3, r5
  4034c8:	2a0f      	cmp	r2, #15
  4034ca:	ddf2      	ble.n	4034b2 <_malloc_r+0x56>
  4034cc:	49b9      	ldr	r1, [pc, #740]	; (4037b4 <_malloc_r+0x358>)
  4034ce:	693c      	ldr	r4, [r7, #16]
  4034d0:	f101 0e08 	add.w	lr, r1, #8
  4034d4:	4574      	cmp	r4, lr
  4034d6:	f000 81b3 	beq.w	403840 <_malloc_r+0x3e4>
  4034da:	6863      	ldr	r3, [r4, #4]
  4034dc:	f023 0303 	bic.w	r3, r3, #3
  4034e0:	1b5a      	subs	r2, r3, r5
  4034e2:	2a0f      	cmp	r2, #15
  4034e4:	f300 8199 	bgt.w	40381a <_malloc_r+0x3be>
  4034e8:	2a00      	cmp	r2, #0
  4034ea:	f8c1 e014 	str.w	lr, [r1, #20]
  4034ee:	f8c1 e010 	str.w	lr, [r1, #16]
  4034f2:	f280 809e 	bge.w	403632 <_malloc_r+0x1d6>
  4034f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4034fa:	f080 8167 	bcs.w	4037cc <_malloc_r+0x370>
  4034fe:	08db      	lsrs	r3, r3, #3
  403500:	f103 0c01 	add.w	ip, r3, #1
  403504:	2201      	movs	r2, #1
  403506:	109b      	asrs	r3, r3, #2
  403508:	fa02 f303 	lsl.w	r3, r2, r3
  40350c:	684a      	ldr	r2, [r1, #4]
  40350e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403512:	f8c4 8008 	str.w	r8, [r4, #8]
  403516:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40351a:	431a      	orrs	r2, r3
  40351c:	f1a9 0308 	sub.w	r3, r9, #8
  403520:	60e3      	str	r3, [r4, #12]
  403522:	604a      	str	r2, [r1, #4]
  403524:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403528:	f8c8 400c 	str.w	r4, [r8, #12]
  40352c:	1083      	asrs	r3, r0, #2
  40352e:	2401      	movs	r4, #1
  403530:	409c      	lsls	r4, r3
  403532:	4294      	cmp	r4, r2
  403534:	f200 808a 	bhi.w	40364c <_malloc_r+0x1f0>
  403538:	4214      	tst	r4, r2
  40353a:	d106      	bne.n	40354a <_malloc_r+0xee>
  40353c:	f020 0003 	bic.w	r0, r0, #3
  403540:	0064      	lsls	r4, r4, #1
  403542:	4214      	tst	r4, r2
  403544:	f100 0004 	add.w	r0, r0, #4
  403548:	d0fa      	beq.n	403540 <_malloc_r+0xe4>
  40354a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40354e:	46cc      	mov	ip, r9
  403550:	4680      	mov	r8, r0
  403552:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403556:	458c      	cmp	ip, r1
  403558:	d107      	bne.n	40356a <_malloc_r+0x10e>
  40355a:	e173      	b.n	403844 <_malloc_r+0x3e8>
  40355c:	2a00      	cmp	r2, #0
  40355e:	f280 8181 	bge.w	403864 <_malloc_r+0x408>
  403562:	68c9      	ldr	r1, [r1, #12]
  403564:	458c      	cmp	ip, r1
  403566:	f000 816d 	beq.w	403844 <_malloc_r+0x3e8>
  40356a:	684b      	ldr	r3, [r1, #4]
  40356c:	f023 0303 	bic.w	r3, r3, #3
  403570:	1b5a      	subs	r2, r3, r5
  403572:	2a0f      	cmp	r2, #15
  403574:	ddf2      	ble.n	40355c <_malloc_r+0x100>
  403576:	460c      	mov	r4, r1
  403578:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40357c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403580:	194b      	adds	r3, r1, r5
  403582:	f045 0501 	orr.w	r5, r5, #1
  403586:	604d      	str	r5, [r1, #4]
  403588:	f042 0101 	orr.w	r1, r2, #1
  40358c:	f8c8 c00c 	str.w	ip, [r8, #12]
  403590:	4630      	mov	r0, r6
  403592:	f8cc 8008 	str.w	r8, [ip, #8]
  403596:	617b      	str	r3, [r7, #20]
  403598:	613b      	str	r3, [r7, #16]
  40359a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40359e:	f8c3 e008 	str.w	lr, [r3, #8]
  4035a2:	6059      	str	r1, [r3, #4]
  4035a4:	509a      	str	r2, [r3, r2]
  4035a6:	f000 fb63 	bl	403c70 <__malloc_unlock>
  4035aa:	e01f      	b.n	4035ec <_malloc_r+0x190>
  4035ac:	2910      	cmp	r1, #16
  4035ae:	d821      	bhi.n	4035f4 <_malloc_r+0x198>
  4035b0:	f000 fb5c 	bl	403c6c <__malloc_lock>
  4035b4:	2510      	movs	r5, #16
  4035b6:	2306      	movs	r3, #6
  4035b8:	2002      	movs	r0, #2
  4035ba:	4f7e      	ldr	r7, [pc, #504]	; (4037b4 <_malloc_r+0x358>)
  4035bc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4035c0:	f1a3 0208 	sub.w	r2, r3, #8
  4035c4:	685c      	ldr	r4, [r3, #4]
  4035c6:	4294      	cmp	r4, r2
  4035c8:	f000 8145 	beq.w	403856 <_malloc_r+0x3fa>
  4035cc:	6863      	ldr	r3, [r4, #4]
  4035ce:	68e1      	ldr	r1, [r4, #12]
  4035d0:	68a5      	ldr	r5, [r4, #8]
  4035d2:	f023 0303 	bic.w	r3, r3, #3
  4035d6:	4423      	add	r3, r4
  4035d8:	4630      	mov	r0, r6
  4035da:	685a      	ldr	r2, [r3, #4]
  4035dc:	60e9      	str	r1, [r5, #12]
  4035de:	f042 0201 	orr.w	r2, r2, #1
  4035e2:	608d      	str	r5, [r1, #8]
  4035e4:	605a      	str	r2, [r3, #4]
  4035e6:	f000 fb43 	bl	403c70 <__malloc_unlock>
  4035ea:	3408      	adds	r4, #8
  4035ec:	4620      	mov	r0, r4
  4035ee:	b003      	add	sp, #12
  4035f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035f4:	2400      	movs	r4, #0
  4035f6:	230c      	movs	r3, #12
  4035f8:	4620      	mov	r0, r4
  4035fa:	6033      	str	r3, [r6, #0]
  4035fc:	b003      	add	sp, #12
  4035fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403602:	2380      	movs	r3, #128	; 0x80
  403604:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403608:	203f      	movs	r0, #63	; 0x3f
  40360a:	e749      	b.n	4034a0 <_malloc_r+0x44>
  40360c:	4670      	mov	r0, lr
  40360e:	e75d      	b.n	4034cc <_malloc_r+0x70>
  403610:	4423      	add	r3, r4
  403612:	68e1      	ldr	r1, [r4, #12]
  403614:	685a      	ldr	r2, [r3, #4]
  403616:	68a5      	ldr	r5, [r4, #8]
  403618:	f042 0201 	orr.w	r2, r2, #1
  40361c:	60e9      	str	r1, [r5, #12]
  40361e:	4630      	mov	r0, r6
  403620:	608d      	str	r5, [r1, #8]
  403622:	605a      	str	r2, [r3, #4]
  403624:	f000 fb24 	bl	403c70 <__malloc_unlock>
  403628:	3408      	adds	r4, #8
  40362a:	4620      	mov	r0, r4
  40362c:	b003      	add	sp, #12
  40362e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403632:	4423      	add	r3, r4
  403634:	4630      	mov	r0, r6
  403636:	685a      	ldr	r2, [r3, #4]
  403638:	f042 0201 	orr.w	r2, r2, #1
  40363c:	605a      	str	r2, [r3, #4]
  40363e:	f000 fb17 	bl	403c70 <__malloc_unlock>
  403642:	3408      	adds	r4, #8
  403644:	4620      	mov	r0, r4
  403646:	b003      	add	sp, #12
  403648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40364c:	68bc      	ldr	r4, [r7, #8]
  40364e:	6863      	ldr	r3, [r4, #4]
  403650:	f023 0803 	bic.w	r8, r3, #3
  403654:	45a8      	cmp	r8, r5
  403656:	d304      	bcc.n	403662 <_malloc_r+0x206>
  403658:	ebc5 0308 	rsb	r3, r5, r8
  40365c:	2b0f      	cmp	r3, #15
  40365e:	f300 808c 	bgt.w	40377a <_malloc_r+0x31e>
  403662:	4b55      	ldr	r3, [pc, #340]	; (4037b8 <_malloc_r+0x35c>)
  403664:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4037c8 <_malloc_r+0x36c>
  403668:	681a      	ldr	r2, [r3, #0]
  40366a:	f8d9 3000 	ldr.w	r3, [r9]
  40366e:	3301      	adds	r3, #1
  403670:	442a      	add	r2, r5
  403672:	eb04 0a08 	add.w	sl, r4, r8
  403676:	f000 8160 	beq.w	40393a <_malloc_r+0x4de>
  40367a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40367e:	320f      	adds	r2, #15
  403680:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403684:	f022 020f 	bic.w	r2, r2, #15
  403688:	4611      	mov	r1, r2
  40368a:	4630      	mov	r0, r6
  40368c:	9201      	str	r2, [sp, #4]
  40368e:	f000 fce1 	bl	404054 <_sbrk_r>
  403692:	f1b0 3fff 	cmp.w	r0, #4294967295
  403696:	4683      	mov	fp, r0
  403698:	9a01      	ldr	r2, [sp, #4]
  40369a:	f000 8158 	beq.w	40394e <_malloc_r+0x4f2>
  40369e:	4582      	cmp	sl, r0
  4036a0:	f200 80fc 	bhi.w	40389c <_malloc_r+0x440>
  4036a4:	4b45      	ldr	r3, [pc, #276]	; (4037bc <_malloc_r+0x360>)
  4036a6:	6819      	ldr	r1, [r3, #0]
  4036a8:	45da      	cmp	sl, fp
  4036aa:	4411      	add	r1, r2
  4036ac:	6019      	str	r1, [r3, #0]
  4036ae:	f000 8153 	beq.w	403958 <_malloc_r+0x4fc>
  4036b2:	f8d9 0000 	ldr.w	r0, [r9]
  4036b6:	f8df e110 	ldr.w	lr, [pc, #272]	; 4037c8 <_malloc_r+0x36c>
  4036ba:	3001      	adds	r0, #1
  4036bc:	bf1b      	ittet	ne
  4036be:	ebca 0a0b 	rsbne	sl, sl, fp
  4036c2:	4451      	addne	r1, sl
  4036c4:	f8ce b000 	streq.w	fp, [lr]
  4036c8:	6019      	strne	r1, [r3, #0]
  4036ca:	f01b 0107 	ands.w	r1, fp, #7
  4036ce:	f000 8117 	beq.w	403900 <_malloc_r+0x4a4>
  4036d2:	f1c1 0008 	rsb	r0, r1, #8
  4036d6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4036da:	4483      	add	fp, r0
  4036dc:	3108      	adds	r1, #8
  4036de:	445a      	add	r2, fp
  4036e0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4036e4:	ebc2 0901 	rsb	r9, r2, r1
  4036e8:	4649      	mov	r1, r9
  4036ea:	4630      	mov	r0, r6
  4036ec:	9301      	str	r3, [sp, #4]
  4036ee:	f000 fcb1 	bl	404054 <_sbrk_r>
  4036f2:	1c43      	adds	r3, r0, #1
  4036f4:	9b01      	ldr	r3, [sp, #4]
  4036f6:	f000 813f 	beq.w	403978 <_malloc_r+0x51c>
  4036fa:	ebcb 0200 	rsb	r2, fp, r0
  4036fe:	444a      	add	r2, r9
  403700:	f042 0201 	orr.w	r2, r2, #1
  403704:	6819      	ldr	r1, [r3, #0]
  403706:	f8c7 b008 	str.w	fp, [r7, #8]
  40370a:	4449      	add	r1, r9
  40370c:	42bc      	cmp	r4, r7
  40370e:	f8cb 2004 	str.w	r2, [fp, #4]
  403712:	6019      	str	r1, [r3, #0]
  403714:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4037bc <_malloc_r+0x360>
  403718:	d016      	beq.n	403748 <_malloc_r+0x2ec>
  40371a:	f1b8 0f0f 	cmp.w	r8, #15
  40371e:	f240 80fd 	bls.w	40391c <_malloc_r+0x4c0>
  403722:	6862      	ldr	r2, [r4, #4]
  403724:	f1a8 030c 	sub.w	r3, r8, #12
  403728:	f023 0307 	bic.w	r3, r3, #7
  40372c:	18e0      	adds	r0, r4, r3
  40372e:	f002 0201 	and.w	r2, r2, #1
  403732:	f04f 0e05 	mov.w	lr, #5
  403736:	431a      	orrs	r2, r3
  403738:	2b0f      	cmp	r3, #15
  40373a:	6062      	str	r2, [r4, #4]
  40373c:	f8c0 e004 	str.w	lr, [r0, #4]
  403740:	f8c0 e008 	str.w	lr, [r0, #8]
  403744:	f200 811c 	bhi.w	403980 <_malloc_r+0x524>
  403748:	4b1d      	ldr	r3, [pc, #116]	; (4037c0 <_malloc_r+0x364>)
  40374a:	68bc      	ldr	r4, [r7, #8]
  40374c:	681a      	ldr	r2, [r3, #0]
  40374e:	4291      	cmp	r1, r2
  403750:	bf88      	it	hi
  403752:	6019      	strhi	r1, [r3, #0]
  403754:	4b1b      	ldr	r3, [pc, #108]	; (4037c4 <_malloc_r+0x368>)
  403756:	681a      	ldr	r2, [r3, #0]
  403758:	4291      	cmp	r1, r2
  40375a:	6862      	ldr	r2, [r4, #4]
  40375c:	bf88      	it	hi
  40375e:	6019      	strhi	r1, [r3, #0]
  403760:	f022 0203 	bic.w	r2, r2, #3
  403764:	4295      	cmp	r5, r2
  403766:	eba2 0305 	sub.w	r3, r2, r5
  40376a:	d801      	bhi.n	403770 <_malloc_r+0x314>
  40376c:	2b0f      	cmp	r3, #15
  40376e:	dc04      	bgt.n	40377a <_malloc_r+0x31e>
  403770:	4630      	mov	r0, r6
  403772:	f000 fa7d 	bl	403c70 <__malloc_unlock>
  403776:	2400      	movs	r4, #0
  403778:	e738      	b.n	4035ec <_malloc_r+0x190>
  40377a:	1962      	adds	r2, r4, r5
  40377c:	f043 0301 	orr.w	r3, r3, #1
  403780:	f045 0501 	orr.w	r5, r5, #1
  403784:	6065      	str	r5, [r4, #4]
  403786:	4630      	mov	r0, r6
  403788:	60ba      	str	r2, [r7, #8]
  40378a:	6053      	str	r3, [r2, #4]
  40378c:	f000 fa70 	bl	403c70 <__malloc_unlock>
  403790:	3408      	adds	r4, #8
  403792:	4620      	mov	r0, r4
  403794:	b003      	add	sp, #12
  403796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40379a:	2b14      	cmp	r3, #20
  40379c:	d971      	bls.n	403882 <_malloc_r+0x426>
  40379e:	2b54      	cmp	r3, #84	; 0x54
  4037a0:	f200 80a4 	bhi.w	4038ec <_malloc_r+0x490>
  4037a4:	0b28      	lsrs	r0, r5, #12
  4037a6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4037aa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4037ae:	306e      	adds	r0, #110	; 0x6e
  4037b0:	e676      	b.n	4034a0 <_malloc_r+0x44>
  4037b2:	bf00      	nop
  4037b4:	20400458 	.word	0x20400458
  4037b8:	20400910 	.word	0x20400910
  4037bc:	20400914 	.word	0x20400914
  4037c0:	2040090c 	.word	0x2040090c
  4037c4:	20400908 	.word	0x20400908
  4037c8:	20400864 	.word	0x20400864
  4037cc:	0a5a      	lsrs	r2, r3, #9
  4037ce:	2a04      	cmp	r2, #4
  4037d0:	d95e      	bls.n	403890 <_malloc_r+0x434>
  4037d2:	2a14      	cmp	r2, #20
  4037d4:	f200 80b3 	bhi.w	40393e <_malloc_r+0x4e2>
  4037d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4037dc:	0049      	lsls	r1, r1, #1
  4037de:	325b      	adds	r2, #91	; 0x5b
  4037e0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4037e4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4037e8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4039c8 <_malloc_r+0x56c>
  4037ec:	f1ac 0c08 	sub.w	ip, ip, #8
  4037f0:	458c      	cmp	ip, r1
  4037f2:	f000 8088 	beq.w	403906 <_malloc_r+0x4aa>
  4037f6:	684a      	ldr	r2, [r1, #4]
  4037f8:	f022 0203 	bic.w	r2, r2, #3
  4037fc:	4293      	cmp	r3, r2
  4037fe:	d202      	bcs.n	403806 <_malloc_r+0x3aa>
  403800:	6889      	ldr	r1, [r1, #8]
  403802:	458c      	cmp	ip, r1
  403804:	d1f7      	bne.n	4037f6 <_malloc_r+0x39a>
  403806:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40380a:	687a      	ldr	r2, [r7, #4]
  40380c:	f8c4 c00c 	str.w	ip, [r4, #12]
  403810:	60a1      	str	r1, [r4, #8]
  403812:	f8cc 4008 	str.w	r4, [ip, #8]
  403816:	60cc      	str	r4, [r1, #12]
  403818:	e688      	b.n	40352c <_malloc_r+0xd0>
  40381a:	1963      	adds	r3, r4, r5
  40381c:	f042 0701 	orr.w	r7, r2, #1
  403820:	f045 0501 	orr.w	r5, r5, #1
  403824:	6065      	str	r5, [r4, #4]
  403826:	4630      	mov	r0, r6
  403828:	614b      	str	r3, [r1, #20]
  40382a:	610b      	str	r3, [r1, #16]
  40382c:	f8c3 e00c 	str.w	lr, [r3, #12]
  403830:	f8c3 e008 	str.w	lr, [r3, #8]
  403834:	605f      	str	r7, [r3, #4]
  403836:	509a      	str	r2, [r3, r2]
  403838:	3408      	adds	r4, #8
  40383a:	f000 fa19 	bl	403c70 <__malloc_unlock>
  40383e:	e6d5      	b.n	4035ec <_malloc_r+0x190>
  403840:	684a      	ldr	r2, [r1, #4]
  403842:	e673      	b.n	40352c <_malloc_r+0xd0>
  403844:	f108 0801 	add.w	r8, r8, #1
  403848:	f018 0f03 	tst.w	r8, #3
  40384c:	f10c 0c08 	add.w	ip, ip, #8
  403850:	f47f ae7f 	bne.w	403552 <_malloc_r+0xf6>
  403854:	e030      	b.n	4038b8 <_malloc_r+0x45c>
  403856:	68dc      	ldr	r4, [r3, #12]
  403858:	42a3      	cmp	r3, r4
  40385a:	bf08      	it	eq
  40385c:	3002      	addeq	r0, #2
  40385e:	f43f ae35 	beq.w	4034cc <_malloc_r+0x70>
  403862:	e6b3      	b.n	4035cc <_malloc_r+0x170>
  403864:	440b      	add	r3, r1
  403866:	460c      	mov	r4, r1
  403868:	685a      	ldr	r2, [r3, #4]
  40386a:	68c9      	ldr	r1, [r1, #12]
  40386c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403870:	f042 0201 	orr.w	r2, r2, #1
  403874:	605a      	str	r2, [r3, #4]
  403876:	4630      	mov	r0, r6
  403878:	60e9      	str	r1, [r5, #12]
  40387a:	608d      	str	r5, [r1, #8]
  40387c:	f000 f9f8 	bl	403c70 <__malloc_unlock>
  403880:	e6b4      	b.n	4035ec <_malloc_r+0x190>
  403882:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403886:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40388a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40388e:	e607      	b.n	4034a0 <_malloc_r+0x44>
  403890:	099a      	lsrs	r2, r3, #6
  403892:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403896:	0049      	lsls	r1, r1, #1
  403898:	3238      	adds	r2, #56	; 0x38
  40389a:	e7a1      	b.n	4037e0 <_malloc_r+0x384>
  40389c:	42bc      	cmp	r4, r7
  40389e:	4b4a      	ldr	r3, [pc, #296]	; (4039c8 <_malloc_r+0x56c>)
  4038a0:	f43f af00 	beq.w	4036a4 <_malloc_r+0x248>
  4038a4:	689c      	ldr	r4, [r3, #8]
  4038a6:	6862      	ldr	r2, [r4, #4]
  4038a8:	f022 0203 	bic.w	r2, r2, #3
  4038ac:	e75a      	b.n	403764 <_malloc_r+0x308>
  4038ae:	f859 3908 	ldr.w	r3, [r9], #-8
  4038b2:	4599      	cmp	r9, r3
  4038b4:	f040 8082 	bne.w	4039bc <_malloc_r+0x560>
  4038b8:	f010 0f03 	tst.w	r0, #3
  4038bc:	f100 30ff 	add.w	r0, r0, #4294967295
  4038c0:	d1f5      	bne.n	4038ae <_malloc_r+0x452>
  4038c2:	687b      	ldr	r3, [r7, #4]
  4038c4:	ea23 0304 	bic.w	r3, r3, r4
  4038c8:	607b      	str	r3, [r7, #4]
  4038ca:	0064      	lsls	r4, r4, #1
  4038cc:	429c      	cmp	r4, r3
  4038ce:	f63f aebd 	bhi.w	40364c <_malloc_r+0x1f0>
  4038d2:	2c00      	cmp	r4, #0
  4038d4:	f43f aeba 	beq.w	40364c <_malloc_r+0x1f0>
  4038d8:	421c      	tst	r4, r3
  4038da:	4640      	mov	r0, r8
  4038dc:	f47f ae35 	bne.w	40354a <_malloc_r+0xee>
  4038e0:	0064      	lsls	r4, r4, #1
  4038e2:	421c      	tst	r4, r3
  4038e4:	f100 0004 	add.w	r0, r0, #4
  4038e8:	d0fa      	beq.n	4038e0 <_malloc_r+0x484>
  4038ea:	e62e      	b.n	40354a <_malloc_r+0xee>
  4038ec:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4038f0:	d818      	bhi.n	403924 <_malloc_r+0x4c8>
  4038f2:	0be8      	lsrs	r0, r5, #15
  4038f4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4038f8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4038fc:	3077      	adds	r0, #119	; 0x77
  4038fe:	e5cf      	b.n	4034a0 <_malloc_r+0x44>
  403900:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403904:	e6eb      	b.n	4036de <_malloc_r+0x282>
  403906:	2101      	movs	r1, #1
  403908:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40390c:	1092      	asrs	r2, r2, #2
  40390e:	fa01 f202 	lsl.w	r2, r1, r2
  403912:	431a      	orrs	r2, r3
  403914:	f8c8 2004 	str.w	r2, [r8, #4]
  403918:	4661      	mov	r1, ip
  40391a:	e777      	b.n	40380c <_malloc_r+0x3b0>
  40391c:	2301      	movs	r3, #1
  40391e:	f8cb 3004 	str.w	r3, [fp, #4]
  403922:	e725      	b.n	403770 <_malloc_r+0x314>
  403924:	f240 5254 	movw	r2, #1364	; 0x554
  403928:	4293      	cmp	r3, r2
  40392a:	d820      	bhi.n	40396e <_malloc_r+0x512>
  40392c:	0ca8      	lsrs	r0, r5, #18
  40392e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  403932:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403936:	307c      	adds	r0, #124	; 0x7c
  403938:	e5b2      	b.n	4034a0 <_malloc_r+0x44>
  40393a:	3210      	adds	r2, #16
  40393c:	e6a4      	b.n	403688 <_malloc_r+0x22c>
  40393e:	2a54      	cmp	r2, #84	; 0x54
  403940:	d826      	bhi.n	403990 <_malloc_r+0x534>
  403942:	0b1a      	lsrs	r2, r3, #12
  403944:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403948:	0049      	lsls	r1, r1, #1
  40394a:	326e      	adds	r2, #110	; 0x6e
  40394c:	e748      	b.n	4037e0 <_malloc_r+0x384>
  40394e:	68bc      	ldr	r4, [r7, #8]
  403950:	6862      	ldr	r2, [r4, #4]
  403952:	f022 0203 	bic.w	r2, r2, #3
  403956:	e705      	b.n	403764 <_malloc_r+0x308>
  403958:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40395c:	2800      	cmp	r0, #0
  40395e:	f47f aea8 	bne.w	4036b2 <_malloc_r+0x256>
  403962:	4442      	add	r2, r8
  403964:	68bb      	ldr	r3, [r7, #8]
  403966:	f042 0201 	orr.w	r2, r2, #1
  40396a:	605a      	str	r2, [r3, #4]
  40396c:	e6ec      	b.n	403748 <_malloc_r+0x2ec>
  40396e:	23fe      	movs	r3, #254	; 0xfe
  403970:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403974:	207e      	movs	r0, #126	; 0x7e
  403976:	e593      	b.n	4034a0 <_malloc_r+0x44>
  403978:	2201      	movs	r2, #1
  40397a:	f04f 0900 	mov.w	r9, #0
  40397e:	e6c1      	b.n	403704 <_malloc_r+0x2a8>
  403980:	f104 0108 	add.w	r1, r4, #8
  403984:	4630      	mov	r0, r6
  403986:	f7ff fa4f 	bl	402e28 <_free_r>
  40398a:	f8d9 1000 	ldr.w	r1, [r9]
  40398e:	e6db      	b.n	403748 <_malloc_r+0x2ec>
  403990:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403994:	d805      	bhi.n	4039a2 <_malloc_r+0x546>
  403996:	0bda      	lsrs	r2, r3, #15
  403998:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40399c:	0049      	lsls	r1, r1, #1
  40399e:	3277      	adds	r2, #119	; 0x77
  4039a0:	e71e      	b.n	4037e0 <_malloc_r+0x384>
  4039a2:	f240 5154 	movw	r1, #1364	; 0x554
  4039a6:	428a      	cmp	r2, r1
  4039a8:	d805      	bhi.n	4039b6 <_malloc_r+0x55a>
  4039aa:	0c9a      	lsrs	r2, r3, #18
  4039ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4039b0:	0049      	lsls	r1, r1, #1
  4039b2:	327c      	adds	r2, #124	; 0x7c
  4039b4:	e714      	b.n	4037e0 <_malloc_r+0x384>
  4039b6:	21fe      	movs	r1, #254	; 0xfe
  4039b8:	227e      	movs	r2, #126	; 0x7e
  4039ba:	e711      	b.n	4037e0 <_malloc_r+0x384>
  4039bc:	687b      	ldr	r3, [r7, #4]
  4039be:	e784      	b.n	4038ca <_malloc_r+0x46e>
  4039c0:	08e8      	lsrs	r0, r5, #3
  4039c2:	1c43      	adds	r3, r0, #1
  4039c4:	005b      	lsls	r3, r3, #1
  4039c6:	e5f8      	b.n	4035ba <_malloc_r+0x15e>
  4039c8:	20400458 	.word	0x20400458
  4039cc:	00000000 	.word	0x00000000

004039d0 <memchr>:
  4039d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4039d4:	2a10      	cmp	r2, #16
  4039d6:	db2b      	blt.n	403a30 <memchr+0x60>
  4039d8:	f010 0f07 	tst.w	r0, #7
  4039dc:	d008      	beq.n	4039f0 <memchr+0x20>
  4039de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4039e2:	3a01      	subs	r2, #1
  4039e4:	428b      	cmp	r3, r1
  4039e6:	d02d      	beq.n	403a44 <memchr+0x74>
  4039e8:	f010 0f07 	tst.w	r0, #7
  4039ec:	b342      	cbz	r2, 403a40 <memchr+0x70>
  4039ee:	d1f6      	bne.n	4039de <memchr+0xe>
  4039f0:	b4f0      	push	{r4, r5, r6, r7}
  4039f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4039f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4039fa:	f022 0407 	bic.w	r4, r2, #7
  4039fe:	f07f 0700 	mvns.w	r7, #0
  403a02:	2300      	movs	r3, #0
  403a04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403a08:	3c08      	subs	r4, #8
  403a0a:	ea85 0501 	eor.w	r5, r5, r1
  403a0e:	ea86 0601 	eor.w	r6, r6, r1
  403a12:	fa85 f547 	uadd8	r5, r5, r7
  403a16:	faa3 f587 	sel	r5, r3, r7
  403a1a:	fa86 f647 	uadd8	r6, r6, r7
  403a1e:	faa5 f687 	sel	r6, r5, r7
  403a22:	b98e      	cbnz	r6, 403a48 <memchr+0x78>
  403a24:	d1ee      	bne.n	403a04 <memchr+0x34>
  403a26:	bcf0      	pop	{r4, r5, r6, r7}
  403a28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403a2c:	f002 0207 	and.w	r2, r2, #7
  403a30:	b132      	cbz	r2, 403a40 <memchr+0x70>
  403a32:	f810 3b01 	ldrb.w	r3, [r0], #1
  403a36:	3a01      	subs	r2, #1
  403a38:	ea83 0301 	eor.w	r3, r3, r1
  403a3c:	b113      	cbz	r3, 403a44 <memchr+0x74>
  403a3e:	d1f8      	bne.n	403a32 <memchr+0x62>
  403a40:	2000      	movs	r0, #0
  403a42:	4770      	bx	lr
  403a44:	3801      	subs	r0, #1
  403a46:	4770      	bx	lr
  403a48:	2d00      	cmp	r5, #0
  403a4a:	bf06      	itte	eq
  403a4c:	4635      	moveq	r5, r6
  403a4e:	3803      	subeq	r0, #3
  403a50:	3807      	subne	r0, #7
  403a52:	f015 0f01 	tst.w	r5, #1
  403a56:	d107      	bne.n	403a68 <memchr+0x98>
  403a58:	3001      	adds	r0, #1
  403a5a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403a5e:	bf02      	ittt	eq
  403a60:	3001      	addeq	r0, #1
  403a62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403a66:	3001      	addeq	r0, #1
  403a68:	bcf0      	pop	{r4, r5, r6, r7}
  403a6a:	3801      	subs	r0, #1
  403a6c:	4770      	bx	lr
  403a6e:	bf00      	nop

00403a70 <memcpy>:
  403a70:	4684      	mov	ip, r0
  403a72:	ea41 0300 	orr.w	r3, r1, r0
  403a76:	f013 0303 	ands.w	r3, r3, #3
  403a7a:	d16d      	bne.n	403b58 <memcpy+0xe8>
  403a7c:	3a40      	subs	r2, #64	; 0x40
  403a7e:	d341      	bcc.n	403b04 <memcpy+0x94>
  403a80:	f851 3b04 	ldr.w	r3, [r1], #4
  403a84:	f840 3b04 	str.w	r3, [r0], #4
  403a88:	f851 3b04 	ldr.w	r3, [r1], #4
  403a8c:	f840 3b04 	str.w	r3, [r0], #4
  403a90:	f851 3b04 	ldr.w	r3, [r1], #4
  403a94:	f840 3b04 	str.w	r3, [r0], #4
  403a98:	f851 3b04 	ldr.w	r3, [r1], #4
  403a9c:	f840 3b04 	str.w	r3, [r0], #4
  403aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  403aa4:	f840 3b04 	str.w	r3, [r0], #4
  403aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  403aac:	f840 3b04 	str.w	r3, [r0], #4
  403ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ab4:	f840 3b04 	str.w	r3, [r0], #4
  403ab8:	f851 3b04 	ldr.w	r3, [r1], #4
  403abc:	f840 3b04 	str.w	r3, [r0], #4
  403ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ac4:	f840 3b04 	str.w	r3, [r0], #4
  403ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  403acc:	f840 3b04 	str.w	r3, [r0], #4
  403ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ad4:	f840 3b04 	str.w	r3, [r0], #4
  403ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  403adc:	f840 3b04 	str.w	r3, [r0], #4
  403ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ae4:	f840 3b04 	str.w	r3, [r0], #4
  403ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  403aec:	f840 3b04 	str.w	r3, [r0], #4
  403af0:	f851 3b04 	ldr.w	r3, [r1], #4
  403af4:	f840 3b04 	str.w	r3, [r0], #4
  403af8:	f851 3b04 	ldr.w	r3, [r1], #4
  403afc:	f840 3b04 	str.w	r3, [r0], #4
  403b00:	3a40      	subs	r2, #64	; 0x40
  403b02:	d2bd      	bcs.n	403a80 <memcpy+0x10>
  403b04:	3230      	adds	r2, #48	; 0x30
  403b06:	d311      	bcc.n	403b2c <memcpy+0xbc>
  403b08:	f851 3b04 	ldr.w	r3, [r1], #4
  403b0c:	f840 3b04 	str.w	r3, [r0], #4
  403b10:	f851 3b04 	ldr.w	r3, [r1], #4
  403b14:	f840 3b04 	str.w	r3, [r0], #4
  403b18:	f851 3b04 	ldr.w	r3, [r1], #4
  403b1c:	f840 3b04 	str.w	r3, [r0], #4
  403b20:	f851 3b04 	ldr.w	r3, [r1], #4
  403b24:	f840 3b04 	str.w	r3, [r0], #4
  403b28:	3a10      	subs	r2, #16
  403b2a:	d2ed      	bcs.n	403b08 <memcpy+0x98>
  403b2c:	320c      	adds	r2, #12
  403b2e:	d305      	bcc.n	403b3c <memcpy+0xcc>
  403b30:	f851 3b04 	ldr.w	r3, [r1], #4
  403b34:	f840 3b04 	str.w	r3, [r0], #4
  403b38:	3a04      	subs	r2, #4
  403b3a:	d2f9      	bcs.n	403b30 <memcpy+0xc0>
  403b3c:	3204      	adds	r2, #4
  403b3e:	d008      	beq.n	403b52 <memcpy+0xe2>
  403b40:	07d2      	lsls	r2, r2, #31
  403b42:	bf1c      	itt	ne
  403b44:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403b48:	f800 3b01 	strbne.w	r3, [r0], #1
  403b4c:	d301      	bcc.n	403b52 <memcpy+0xe2>
  403b4e:	880b      	ldrh	r3, [r1, #0]
  403b50:	8003      	strh	r3, [r0, #0]
  403b52:	4660      	mov	r0, ip
  403b54:	4770      	bx	lr
  403b56:	bf00      	nop
  403b58:	2a08      	cmp	r2, #8
  403b5a:	d313      	bcc.n	403b84 <memcpy+0x114>
  403b5c:	078b      	lsls	r3, r1, #30
  403b5e:	d08d      	beq.n	403a7c <memcpy+0xc>
  403b60:	f010 0303 	ands.w	r3, r0, #3
  403b64:	d08a      	beq.n	403a7c <memcpy+0xc>
  403b66:	f1c3 0304 	rsb	r3, r3, #4
  403b6a:	1ad2      	subs	r2, r2, r3
  403b6c:	07db      	lsls	r3, r3, #31
  403b6e:	bf1c      	itt	ne
  403b70:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403b74:	f800 3b01 	strbne.w	r3, [r0], #1
  403b78:	d380      	bcc.n	403a7c <memcpy+0xc>
  403b7a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403b7e:	f820 3b02 	strh.w	r3, [r0], #2
  403b82:	e77b      	b.n	403a7c <memcpy+0xc>
  403b84:	3a04      	subs	r2, #4
  403b86:	d3d9      	bcc.n	403b3c <memcpy+0xcc>
  403b88:	3a01      	subs	r2, #1
  403b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403b8e:	f800 3b01 	strb.w	r3, [r0], #1
  403b92:	d2f9      	bcs.n	403b88 <memcpy+0x118>
  403b94:	780b      	ldrb	r3, [r1, #0]
  403b96:	7003      	strb	r3, [r0, #0]
  403b98:	784b      	ldrb	r3, [r1, #1]
  403b9a:	7043      	strb	r3, [r0, #1]
  403b9c:	788b      	ldrb	r3, [r1, #2]
  403b9e:	7083      	strb	r3, [r0, #2]
  403ba0:	4660      	mov	r0, ip
  403ba2:	4770      	bx	lr

00403ba4 <memmove>:
  403ba4:	4288      	cmp	r0, r1
  403ba6:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ba8:	d90d      	bls.n	403bc6 <memmove+0x22>
  403baa:	188b      	adds	r3, r1, r2
  403bac:	4298      	cmp	r0, r3
  403bae:	d20a      	bcs.n	403bc6 <memmove+0x22>
  403bb0:	1881      	adds	r1, r0, r2
  403bb2:	2a00      	cmp	r2, #0
  403bb4:	d051      	beq.n	403c5a <memmove+0xb6>
  403bb6:	1a9a      	subs	r2, r3, r2
  403bb8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403bbc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403bc0:	4293      	cmp	r3, r2
  403bc2:	d1f9      	bne.n	403bb8 <memmove+0x14>
  403bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403bc6:	2a0f      	cmp	r2, #15
  403bc8:	d948      	bls.n	403c5c <memmove+0xb8>
  403bca:	ea41 0300 	orr.w	r3, r1, r0
  403bce:	079b      	lsls	r3, r3, #30
  403bd0:	d146      	bne.n	403c60 <memmove+0xbc>
  403bd2:	f100 0410 	add.w	r4, r0, #16
  403bd6:	f101 0310 	add.w	r3, r1, #16
  403bda:	4615      	mov	r5, r2
  403bdc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403be0:	f844 6c10 	str.w	r6, [r4, #-16]
  403be4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403be8:	f844 6c0c 	str.w	r6, [r4, #-12]
  403bec:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403bf0:	f844 6c08 	str.w	r6, [r4, #-8]
  403bf4:	3d10      	subs	r5, #16
  403bf6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403bfa:	f844 6c04 	str.w	r6, [r4, #-4]
  403bfe:	2d0f      	cmp	r5, #15
  403c00:	f103 0310 	add.w	r3, r3, #16
  403c04:	f104 0410 	add.w	r4, r4, #16
  403c08:	d8e8      	bhi.n	403bdc <memmove+0x38>
  403c0a:	f1a2 0310 	sub.w	r3, r2, #16
  403c0e:	f023 030f 	bic.w	r3, r3, #15
  403c12:	f002 0e0f 	and.w	lr, r2, #15
  403c16:	3310      	adds	r3, #16
  403c18:	f1be 0f03 	cmp.w	lr, #3
  403c1c:	4419      	add	r1, r3
  403c1e:	4403      	add	r3, r0
  403c20:	d921      	bls.n	403c66 <memmove+0xc2>
  403c22:	1f1e      	subs	r6, r3, #4
  403c24:	460d      	mov	r5, r1
  403c26:	4674      	mov	r4, lr
  403c28:	3c04      	subs	r4, #4
  403c2a:	f855 7b04 	ldr.w	r7, [r5], #4
  403c2e:	f846 7f04 	str.w	r7, [r6, #4]!
  403c32:	2c03      	cmp	r4, #3
  403c34:	d8f8      	bhi.n	403c28 <memmove+0x84>
  403c36:	f1ae 0404 	sub.w	r4, lr, #4
  403c3a:	f024 0403 	bic.w	r4, r4, #3
  403c3e:	3404      	adds	r4, #4
  403c40:	4423      	add	r3, r4
  403c42:	4421      	add	r1, r4
  403c44:	f002 0203 	and.w	r2, r2, #3
  403c48:	b162      	cbz	r2, 403c64 <memmove+0xc0>
  403c4a:	3b01      	subs	r3, #1
  403c4c:	440a      	add	r2, r1
  403c4e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403c52:	f803 4f01 	strb.w	r4, [r3, #1]!
  403c56:	428a      	cmp	r2, r1
  403c58:	d1f9      	bne.n	403c4e <memmove+0xaa>
  403c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403c5c:	4603      	mov	r3, r0
  403c5e:	e7f3      	b.n	403c48 <memmove+0xa4>
  403c60:	4603      	mov	r3, r0
  403c62:	e7f2      	b.n	403c4a <memmove+0xa6>
  403c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403c66:	4672      	mov	r2, lr
  403c68:	e7ee      	b.n	403c48 <memmove+0xa4>
  403c6a:	bf00      	nop

00403c6c <__malloc_lock>:
  403c6c:	4770      	bx	lr
  403c6e:	bf00      	nop

00403c70 <__malloc_unlock>:
  403c70:	4770      	bx	lr
  403c72:	bf00      	nop

00403c74 <_realloc_r>:
  403c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c78:	4617      	mov	r7, r2
  403c7a:	b083      	sub	sp, #12
  403c7c:	2900      	cmp	r1, #0
  403c7e:	f000 80c1 	beq.w	403e04 <_realloc_r+0x190>
  403c82:	460e      	mov	r6, r1
  403c84:	4681      	mov	r9, r0
  403c86:	f107 050b 	add.w	r5, r7, #11
  403c8a:	f7ff ffef 	bl	403c6c <__malloc_lock>
  403c8e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403c92:	2d16      	cmp	r5, #22
  403c94:	f02e 0403 	bic.w	r4, lr, #3
  403c98:	f1a6 0808 	sub.w	r8, r6, #8
  403c9c:	d840      	bhi.n	403d20 <_realloc_r+0xac>
  403c9e:	2210      	movs	r2, #16
  403ca0:	4615      	mov	r5, r2
  403ca2:	42af      	cmp	r7, r5
  403ca4:	d841      	bhi.n	403d2a <_realloc_r+0xb6>
  403ca6:	4294      	cmp	r4, r2
  403ca8:	da75      	bge.n	403d96 <_realloc_r+0x122>
  403caa:	4bc9      	ldr	r3, [pc, #804]	; (403fd0 <_realloc_r+0x35c>)
  403cac:	6899      	ldr	r1, [r3, #8]
  403cae:	eb08 0004 	add.w	r0, r8, r4
  403cb2:	4288      	cmp	r0, r1
  403cb4:	6841      	ldr	r1, [r0, #4]
  403cb6:	f000 80d9 	beq.w	403e6c <_realloc_r+0x1f8>
  403cba:	f021 0301 	bic.w	r3, r1, #1
  403cbe:	4403      	add	r3, r0
  403cc0:	685b      	ldr	r3, [r3, #4]
  403cc2:	07db      	lsls	r3, r3, #31
  403cc4:	d57d      	bpl.n	403dc2 <_realloc_r+0x14e>
  403cc6:	f01e 0f01 	tst.w	lr, #1
  403cca:	d035      	beq.n	403d38 <_realloc_r+0xc4>
  403ccc:	4639      	mov	r1, r7
  403cce:	4648      	mov	r0, r9
  403cd0:	f7ff fbc4 	bl	40345c <_malloc_r>
  403cd4:	4607      	mov	r7, r0
  403cd6:	b1e0      	cbz	r0, 403d12 <_realloc_r+0x9e>
  403cd8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403cdc:	f023 0301 	bic.w	r3, r3, #1
  403ce0:	4443      	add	r3, r8
  403ce2:	f1a0 0208 	sub.w	r2, r0, #8
  403ce6:	429a      	cmp	r2, r3
  403ce8:	f000 8144 	beq.w	403f74 <_realloc_r+0x300>
  403cec:	1f22      	subs	r2, r4, #4
  403cee:	2a24      	cmp	r2, #36	; 0x24
  403cf0:	f200 8131 	bhi.w	403f56 <_realloc_r+0x2e2>
  403cf4:	2a13      	cmp	r2, #19
  403cf6:	f200 8104 	bhi.w	403f02 <_realloc_r+0x28e>
  403cfa:	4603      	mov	r3, r0
  403cfc:	4632      	mov	r2, r6
  403cfe:	6811      	ldr	r1, [r2, #0]
  403d00:	6019      	str	r1, [r3, #0]
  403d02:	6851      	ldr	r1, [r2, #4]
  403d04:	6059      	str	r1, [r3, #4]
  403d06:	6892      	ldr	r2, [r2, #8]
  403d08:	609a      	str	r2, [r3, #8]
  403d0a:	4631      	mov	r1, r6
  403d0c:	4648      	mov	r0, r9
  403d0e:	f7ff f88b 	bl	402e28 <_free_r>
  403d12:	4648      	mov	r0, r9
  403d14:	f7ff ffac 	bl	403c70 <__malloc_unlock>
  403d18:	4638      	mov	r0, r7
  403d1a:	b003      	add	sp, #12
  403d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d20:	f025 0507 	bic.w	r5, r5, #7
  403d24:	2d00      	cmp	r5, #0
  403d26:	462a      	mov	r2, r5
  403d28:	dabb      	bge.n	403ca2 <_realloc_r+0x2e>
  403d2a:	230c      	movs	r3, #12
  403d2c:	2000      	movs	r0, #0
  403d2e:	f8c9 3000 	str.w	r3, [r9]
  403d32:	b003      	add	sp, #12
  403d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d38:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403d3c:	ebc3 0a08 	rsb	sl, r3, r8
  403d40:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d44:	f023 0c03 	bic.w	ip, r3, #3
  403d48:	eb04 030c 	add.w	r3, r4, ip
  403d4c:	4293      	cmp	r3, r2
  403d4e:	dbbd      	blt.n	403ccc <_realloc_r+0x58>
  403d50:	4657      	mov	r7, sl
  403d52:	f8da 100c 	ldr.w	r1, [sl, #12]
  403d56:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403d5a:	1f22      	subs	r2, r4, #4
  403d5c:	2a24      	cmp	r2, #36	; 0x24
  403d5e:	60c1      	str	r1, [r0, #12]
  403d60:	6088      	str	r0, [r1, #8]
  403d62:	f200 8117 	bhi.w	403f94 <_realloc_r+0x320>
  403d66:	2a13      	cmp	r2, #19
  403d68:	f240 8112 	bls.w	403f90 <_realloc_r+0x31c>
  403d6c:	6831      	ldr	r1, [r6, #0]
  403d6e:	f8ca 1008 	str.w	r1, [sl, #8]
  403d72:	6871      	ldr	r1, [r6, #4]
  403d74:	f8ca 100c 	str.w	r1, [sl, #12]
  403d78:	2a1b      	cmp	r2, #27
  403d7a:	f200 812b 	bhi.w	403fd4 <_realloc_r+0x360>
  403d7e:	3608      	adds	r6, #8
  403d80:	f10a 0210 	add.w	r2, sl, #16
  403d84:	6831      	ldr	r1, [r6, #0]
  403d86:	6011      	str	r1, [r2, #0]
  403d88:	6871      	ldr	r1, [r6, #4]
  403d8a:	6051      	str	r1, [r2, #4]
  403d8c:	68b1      	ldr	r1, [r6, #8]
  403d8e:	6091      	str	r1, [r2, #8]
  403d90:	463e      	mov	r6, r7
  403d92:	461c      	mov	r4, r3
  403d94:	46d0      	mov	r8, sl
  403d96:	1b63      	subs	r3, r4, r5
  403d98:	2b0f      	cmp	r3, #15
  403d9a:	d81d      	bhi.n	403dd8 <_realloc_r+0x164>
  403d9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403da0:	f003 0301 	and.w	r3, r3, #1
  403da4:	4323      	orrs	r3, r4
  403da6:	4444      	add	r4, r8
  403da8:	f8c8 3004 	str.w	r3, [r8, #4]
  403dac:	6863      	ldr	r3, [r4, #4]
  403dae:	f043 0301 	orr.w	r3, r3, #1
  403db2:	6063      	str	r3, [r4, #4]
  403db4:	4648      	mov	r0, r9
  403db6:	f7ff ff5b 	bl	403c70 <__malloc_unlock>
  403dba:	4630      	mov	r0, r6
  403dbc:	b003      	add	sp, #12
  403dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dc2:	f021 0103 	bic.w	r1, r1, #3
  403dc6:	4421      	add	r1, r4
  403dc8:	4291      	cmp	r1, r2
  403dca:	db21      	blt.n	403e10 <_realloc_r+0x19c>
  403dcc:	68c3      	ldr	r3, [r0, #12]
  403dce:	6882      	ldr	r2, [r0, #8]
  403dd0:	460c      	mov	r4, r1
  403dd2:	60d3      	str	r3, [r2, #12]
  403dd4:	609a      	str	r2, [r3, #8]
  403dd6:	e7de      	b.n	403d96 <_realloc_r+0x122>
  403dd8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  403ddc:	eb08 0105 	add.w	r1, r8, r5
  403de0:	f002 0201 	and.w	r2, r2, #1
  403de4:	4315      	orrs	r5, r2
  403de6:	f043 0201 	orr.w	r2, r3, #1
  403dea:	440b      	add	r3, r1
  403dec:	f8c8 5004 	str.w	r5, [r8, #4]
  403df0:	604a      	str	r2, [r1, #4]
  403df2:	685a      	ldr	r2, [r3, #4]
  403df4:	f042 0201 	orr.w	r2, r2, #1
  403df8:	3108      	adds	r1, #8
  403dfa:	605a      	str	r2, [r3, #4]
  403dfc:	4648      	mov	r0, r9
  403dfe:	f7ff f813 	bl	402e28 <_free_r>
  403e02:	e7d7      	b.n	403db4 <_realloc_r+0x140>
  403e04:	4611      	mov	r1, r2
  403e06:	b003      	add	sp, #12
  403e08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e0c:	f7ff bb26 	b.w	40345c <_malloc_r>
  403e10:	f01e 0f01 	tst.w	lr, #1
  403e14:	f47f af5a 	bne.w	403ccc <_realloc_r+0x58>
  403e18:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403e1c:	ebc3 0a08 	rsb	sl, r3, r8
  403e20:	f8da 3004 	ldr.w	r3, [sl, #4]
  403e24:	f023 0c03 	bic.w	ip, r3, #3
  403e28:	eb01 0e0c 	add.w	lr, r1, ip
  403e2c:	4596      	cmp	lr, r2
  403e2e:	db8b      	blt.n	403d48 <_realloc_r+0xd4>
  403e30:	68c3      	ldr	r3, [r0, #12]
  403e32:	6882      	ldr	r2, [r0, #8]
  403e34:	4657      	mov	r7, sl
  403e36:	60d3      	str	r3, [r2, #12]
  403e38:	609a      	str	r2, [r3, #8]
  403e3a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403e3e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403e42:	60cb      	str	r3, [r1, #12]
  403e44:	1f22      	subs	r2, r4, #4
  403e46:	2a24      	cmp	r2, #36	; 0x24
  403e48:	6099      	str	r1, [r3, #8]
  403e4a:	f200 8099 	bhi.w	403f80 <_realloc_r+0x30c>
  403e4e:	2a13      	cmp	r2, #19
  403e50:	d962      	bls.n	403f18 <_realloc_r+0x2a4>
  403e52:	6833      	ldr	r3, [r6, #0]
  403e54:	f8ca 3008 	str.w	r3, [sl, #8]
  403e58:	6873      	ldr	r3, [r6, #4]
  403e5a:	f8ca 300c 	str.w	r3, [sl, #12]
  403e5e:	2a1b      	cmp	r2, #27
  403e60:	f200 80a0 	bhi.w	403fa4 <_realloc_r+0x330>
  403e64:	3608      	adds	r6, #8
  403e66:	f10a 0310 	add.w	r3, sl, #16
  403e6a:	e056      	b.n	403f1a <_realloc_r+0x2a6>
  403e6c:	f021 0b03 	bic.w	fp, r1, #3
  403e70:	44a3      	add	fp, r4
  403e72:	f105 0010 	add.w	r0, r5, #16
  403e76:	4583      	cmp	fp, r0
  403e78:	da59      	bge.n	403f2e <_realloc_r+0x2ba>
  403e7a:	f01e 0f01 	tst.w	lr, #1
  403e7e:	f47f af25 	bne.w	403ccc <_realloc_r+0x58>
  403e82:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403e86:	ebc1 0a08 	rsb	sl, r1, r8
  403e8a:	f8da 1004 	ldr.w	r1, [sl, #4]
  403e8e:	f021 0c03 	bic.w	ip, r1, #3
  403e92:	44e3      	add	fp, ip
  403e94:	4558      	cmp	r0, fp
  403e96:	f73f af57 	bgt.w	403d48 <_realloc_r+0xd4>
  403e9a:	4657      	mov	r7, sl
  403e9c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403ea0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403ea4:	1f22      	subs	r2, r4, #4
  403ea6:	2a24      	cmp	r2, #36	; 0x24
  403ea8:	60c1      	str	r1, [r0, #12]
  403eaa:	6088      	str	r0, [r1, #8]
  403eac:	f200 80b4 	bhi.w	404018 <_realloc_r+0x3a4>
  403eb0:	2a13      	cmp	r2, #19
  403eb2:	f240 80a5 	bls.w	404000 <_realloc_r+0x38c>
  403eb6:	6831      	ldr	r1, [r6, #0]
  403eb8:	f8ca 1008 	str.w	r1, [sl, #8]
  403ebc:	6871      	ldr	r1, [r6, #4]
  403ebe:	f8ca 100c 	str.w	r1, [sl, #12]
  403ec2:	2a1b      	cmp	r2, #27
  403ec4:	f200 80af 	bhi.w	404026 <_realloc_r+0x3b2>
  403ec8:	3608      	adds	r6, #8
  403eca:	f10a 0210 	add.w	r2, sl, #16
  403ece:	6831      	ldr	r1, [r6, #0]
  403ed0:	6011      	str	r1, [r2, #0]
  403ed2:	6871      	ldr	r1, [r6, #4]
  403ed4:	6051      	str	r1, [r2, #4]
  403ed6:	68b1      	ldr	r1, [r6, #8]
  403ed8:	6091      	str	r1, [r2, #8]
  403eda:	eb0a 0105 	add.w	r1, sl, r5
  403ede:	ebc5 020b 	rsb	r2, r5, fp
  403ee2:	f042 0201 	orr.w	r2, r2, #1
  403ee6:	6099      	str	r1, [r3, #8]
  403ee8:	604a      	str	r2, [r1, #4]
  403eea:	f8da 3004 	ldr.w	r3, [sl, #4]
  403eee:	f003 0301 	and.w	r3, r3, #1
  403ef2:	431d      	orrs	r5, r3
  403ef4:	4648      	mov	r0, r9
  403ef6:	f8ca 5004 	str.w	r5, [sl, #4]
  403efa:	f7ff feb9 	bl	403c70 <__malloc_unlock>
  403efe:	4638      	mov	r0, r7
  403f00:	e75c      	b.n	403dbc <_realloc_r+0x148>
  403f02:	6833      	ldr	r3, [r6, #0]
  403f04:	6003      	str	r3, [r0, #0]
  403f06:	6873      	ldr	r3, [r6, #4]
  403f08:	6043      	str	r3, [r0, #4]
  403f0a:	2a1b      	cmp	r2, #27
  403f0c:	d827      	bhi.n	403f5e <_realloc_r+0x2ea>
  403f0e:	f100 0308 	add.w	r3, r0, #8
  403f12:	f106 0208 	add.w	r2, r6, #8
  403f16:	e6f2      	b.n	403cfe <_realloc_r+0x8a>
  403f18:	463b      	mov	r3, r7
  403f1a:	6832      	ldr	r2, [r6, #0]
  403f1c:	601a      	str	r2, [r3, #0]
  403f1e:	6872      	ldr	r2, [r6, #4]
  403f20:	605a      	str	r2, [r3, #4]
  403f22:	68b2      	ldr	r2, [r6, #8]
  403f24:	609a      	str	r2, [r3, #8]
  403f26:	463e      	mov	r6, r7
  403f28:	4674      	mov	r4, lr
  403f2a:	46d0      	mov	r8, sl
  403f2c:	e733      	b.n	403d96 <_realloc_r+0x122>
  403f2e:	eb08 0105 	add.w	r1, r8, r5
  403f32:	ebc5 0b0b 	rsb	fp, r5, fp
  403f36:	f04b 0201 	orr.w	r2, fp, #1
  403f3a:	6099      	str	r1, [r3, #8]
  403f3c:	604a      	str	r2, [r1, #4]
  403f3e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403f42:	f003 0301 	and.w	r3, r3, #1
  403f46:	431d      	orrs	r5, r3
  403f48:	4648      	mov	r0, r9
  403f4a:	f846 5c04 	str.w	r5, [r6, #-4]
  403f4e:	f7ff fe8f 	bl	403c70 <__malloc_unlock>
  403f52:	4630      	mov	r0, r6
  403f54:	e732      	b.n	403dbc <_realloc_r+0x148>
  403f56:	4631      	mov	r1, r6
  403f58:	f7ff fe24 	bl	403ba4 <memmove>
  403f5c:	e6d5      	b.n	403d0a <_realloc_r+0x96>
  403f5e:	68b3      	ldr	r3, [r6, #8]
  403f60:	6083      	str	r3, [r0, #8]
  403f62:	68f3      	ldr	r3, [r6, #12]
  403f64:	60c3      	str	r3, [r0, #12]
  403f66:	2a24      	cmp	r2, #36	; 0x24
  403f68:	d028      	beq.n	403fbc <_realloc_r+0x348>
  403f6a:	f100 0310 	add.w	r3, r0, #16
  403f6e:	f106 0210 	add.w	r2, r6, #16
  403f72:	e6c4      	b.n	403cfe <_realloc_r+0x8a>
  403f74:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403f78:	f023 0303 	bic.w	r3, r3, #3
  403f7c:	441c      	add	r4, r3
  403f7e:	e70a      	b.n	403d96 <_realloc_r+0x122>
  403f80:	4631      	mov	r1, r6
  403f82:	4638      	mov	r0, r7
  403f84:	4674      	mov	r4, lr
  403f86:	46d0      	mov	r8, sl
  403f88:	f7ff fe0c 	bl	403ba4 <memmove>
  403f8c:	463e      	mov	r6, r7
  403f8e:	e702      	b.n	403d96 <_realloc_r+0x122>
  403f90:	463a      	mov	r2, r7
  403f92:	e6f7      	b.n	403d84 <_realloc_r+0x110>
  403f94:	4631      	mov	r1, r6
  403f96:	4638      	mov	r0, r7
  403f98:	461c      	mov	r4, r3
  403f9a:	46d0      	mov	r8, sl
  403f9c:	f7ff fe02 	bl	403ba4 <memmove>
  403fa0:	463e      	mov	r6, r7
  403fa2:	e6f8      	b.n	403d96 <_realloc_r+0x122>
  403fa4:	68b3      	ldr	r3, [r6, #8]
  403fa6:	f8ca 3010 	str.w	r3, [sl, #16]
  403faa:	68f3      	ldr	r3, [r6, #12]
  403fac:	f8ca 3014 	str.w	r3, [sl, #20]
  403fb0:	2a24      	cmp	r2, #36	; 0x24
  403fb2:	d01b      	beq.n	403fec <_realloc_r+0x378>
  403fb4:	3610      	adds	r6, #16
  403fb6:	f10a 0318 	add.w	r3, sl, #24
  403fba:	e7ae      	b.n	403f1a <_realloc_r+0x2a6>
  403fbc:	6933      	ldr	r3, [r6, #16]
  403fbe:	6103      	str	r3, [r0, #16]
  403fc0:	6973      	ldr	r3, [r6, #20]
  403fc2:	6143      	str	r3, [r0, #20]
  403fc4:	f106 0218 	add.w	r2, r6, #24
  403fc8:	f100 0318 	add.w	r3, r0, #24
  403fcc:	e697      	b.n	403cfe <_realloc_r+0x8a>
  403fce:	bf00      	nop
  403fd0:	20400458 	.word	0x20400458
  403fd4:	68b1      	ldr	r1, [r6, #8]
  403fd6:	f8ca 1010 	str.w	r1, [sl, #16]
  403fda:	68f1      	ldr	r1, [r6, #12]
  403fdc:	f8ca 1014 	str.w	r1, [sl, #20]
  403fe0:	2a24      	cmp	r2, #36	; 0x24
  403fe2:	d00f      	beq.n	404004 <_realloc_r+0x390>
  403fe4:	3610      	adds	r6, #16
  403fe6:	f10a 0218 	add.w	r2, sl, #24
  403fea:	e6cb      	b.n	403d84 <_realloc_r+0x110>
  403fec:	6933      	ldr	r3, [r6, #16]
  403fee:	f8ca 3018 	str.w	r3, [sl, #24]
  403ff2:	6973      	ldr	r3, [r6, #20]
  403ff4:	f8ca 301c 	str.w	r3, [sl, #28]
  403ff8:	3618      	adds	r6, #24
  403ffa:	f10a 0320 	add.w	r3, sl, #32
  403ffe:	e78c      	b.n	403f1a <_realloc_r+0x2a6>
  404000:	463a      	mov	r2, r7
  404002:	e764      	b.n	403ece <_realloc_r+0x25a>
  404004:	6932      	ldr	r2, [r6, #16]
  404006:	f8ca 2018 	str.w	r2, [sl, #24]
  40400a:	6972      	ldr	r2, [r6, #20]
  40400c:	f8ca 201c 	str.w	r2, [sl, #28]
  404010:	3618      	adds	r6, #24
  404012:	f10a 0220 	add.w	r2, sl, #32
  404016:	e6b5      	b.n	403d84 <_realloc_r+0x110>
  404018:	4631      	mov	r1, r6
  40401a:	4638      	mov	r0, r7
  40401c:	9301      	str	r3, [sp, #4]
  40401e:	f7ff fdc1 	bl	403ba4 <memmove>
  404022:	9b01      	ldr	r3, [sp, #4]
  404024:	e759      	b.n	403eda <_realloc_r+0x266>
  404026:	68b1      	ldr	r1, [r6, #8]
  404028:	f8ca 1010 	str.w	r1, [sl, #16]
  40402c:	68f1      	ldr	r1, [r6, #12]
  40402e:	f8ca 1014 	str.w	r1, [sl, #20]
  404032:	2a24      	cmp	r2, #36	; 0x24
  404034:	d003      	beq.n	40403e <_realloc_r+0x3ca>
  404036:	3610      	adds	r6, #16
  404038:	f10a 0218 	add.w	r2, sl, #24
  40403c:	e747      	b.n	403ece <_realloc_r+0x25a>
  40403e:	6932      	ldr	r2, [r6, #16]
  404040:	f8ca 2018 	str.w	r2, [sl, #24]
  404044:	6972      	ldr	r2, [r6, #20]
  404046:	f8ca 201c 	str.w	r2, [sl, #28]
  40404a:	3618      	adds	r6, #24
  40404c:	f10a 0220 	add.w	r2, sl, #32
  404050:	e73d      	b.n	403ece <_realloc_r+0x25a>
  404052:	bf00      	nop

00404054 <_sbrk_r>:
  404054:	b538      	push	{r3, r4, r5, lr}
  404056:	4c07      	ldr	r4, [pc, #28]	; (404074 <_sbrk_r+0x20>)
  404058:	2300      	movs	r3, #0
  40405a:	4605      	mov	r5, r0
  40405c:	4608      	mov	r0, r1
  40405e:	6023      	str	r3, [r4, #0]
  404060:	f7fd fad2 	bl	401608 <_sbrk>
  404064:	1c43      	adds	r3, r0, #1
  404066:	d000      	beq.n	40406a <_sbrk_r+0x16>
  404068:	bd38      	pop	{r3, r4, r5, pc}
  40406a:	6823      	ldr	r3, [r4, #0]
  40406c:	2b00      	cmp	r3, #0
  40406e:	d0fb      	beq.n	404068 <_sbrk_r+0x14>
  404070:	602b      	str	r3, [r5, #0]
  404072:	bd38      	pop	{r3, r4, r5, pc}
  404074:	204009e8 	.word	0x204009e8

00404078 <__sread>:
  404078:	b510      	push	{r4, lr}
  40407a:	460c      	mov	r4, r1
  40407c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404080:	f000 f9c4 	bl	40440c <_read_r>
  404084:	2800      	cmp	r0, #0
  404086:	db03      	blt.n	404090 <__sread+0x18>
  404088:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40408a:	4403      	add	r3, r0
  40408c:	6523      	str	r3, [r4, #80]	; 0x50
  40408e:	bd10      	pop	{r4, pc}
  404090:	89a3      	ldrh	r3, [r4, #12]
  404092:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404096:	81a3      	strh	r3, [r4, #12]
  404098:	bd10      	pop	{r4, pc}
  40409a:	bf00      	nop

0040409c <__swrite>:
  40409c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4040a0:	4616      	mov	r6, r2
  4040a2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4040a6:	461f      	mov	r7, r3
  4040a8:	05d3      	lsls	r3, r2, #23
  4040aa:	460c      	mov	r4, r1
  4040ac:	4605      	mov	r5, r0
  4040ae:	d507      	bpl.n	4040c0 <__swrite+0x24>
  4040b0:	2200      	movs	r2, #0
  4040b2:	2302      	movs	r3, #2
  4040b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4040b8:	f000 f992 	bl	4043e0 <_lseek_r>
  4040bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4040c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4040c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4040c8:	81a2      	strh	r2, [r4, #12]
  4040ca:	463b      	mov	r3, r7
  4040cc:	4632      	mov	r2, r6
  4040ce:	4628      	mov	r0, r5
  4040d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040d4:	f000 b8a2 	b.w	40421c <_write_r>

004040d8 <__sseek>:
  4040d8:	b510      	push	{r4, lr}
  4040da:	460c      	mov	r4, r1
  4040dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4040e0:	f000 f97e 	bl	4043e0 <_lseek_r>
  4040e4:	89a3      	ldrh	r3, [r4, #12]
  4040e6:	1c42      	adds	r2, r0, #1
  4040e8:	bf0e      	itee	eq
  4040ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4040ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4040f2:	6520      	strne	r0, [r4, #80]	; 0x50
  4040f4:	81a3      	strh	r3, [r4, #12]
  4040f6:	bd10      	pop	{r4, pc}

004040f8 <__sclose>:
  4040f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4040fc:	f000 b8f6 	b.w	4042ec <_close_r>

00404100 <__swbuf_r>:
  404100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404102:	460e      	mov	r6, r1
  404104:	4614      	mov	r4, r2
  404106:	4607      	mov	r7, r0
  404108:	b110      	cbz	r0, 404110 <__swbuf_r+0x10>
  40410a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40410c:	2b00      	cmp	r3, #0
  40410e:	d04a      	beq.n	4041a6 <__swbuf_r+0xa6>
  404110:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404114:	69a3      	ldr	r3, [r4, #24]
  404116:	60a3      	str	r3, [r4, #8]
  404118:	b291      	uxth	r1, r2
  40411a:	0708      	lsls	r0, r1, #28
  40411c:	d538      	bpl.n	404190 <__swbuf_r+0x90>
  40411e:	6923      	ldr	r3, [r4, #16]
  404120:	2b00      	cmp	r3, #0
  404122:	d035      	beq.n	404190 <__swbuf_r+0x90>
  404124:	0489      	lsls	r1, r1, #18
  404126:	b2f5      	uxtb	r5, r6
  404128:	d515      	bpl.n	404156 <__swbuf_r+0x56>
  40412a:	6822      	ldr	r2, [r4, #0]
  40412c:	6961      	ldr	r1, [r4, #20]
  40412e:	1ad3      	subs	r3, r2, r3
  404130:	428b      	cmp	r3, r1
  404132:	da1c      	bge.n	40416e <__swbuf_r+0x6e>
  404134:	3301      	adds	r3, #1
  404136:	68a1      	ldr	r1, [r4, #8]
  404138:	1c50      	adds	r0, r2, #1
  40413a:	3901      	subs	r1, #1
  40413c:	60a1      	str	r1, [r4, #8]
  40413e:	6020      	str	r0, [r4, #0]
  404140:	7016      	strb	r6, [r2, #0]
  404142:	6962      	ldr	r2, [r4, #20]
  404144:	429a      	cmp	r2, r3
  404146:	d01a      	beq.n	40417e <__swbuf_r+0x7e>
  404148:	89a3      	ldrh	r3, [r4, #12]
  40414a:	07db      	lsls	r3, r3, #31
  40414c:	d501      	bpl.n	404152 <__swbuf_r+0x52>
  40414e:	2d0a      	cmp	r5, #10
  404150:	d015      	beq.n	40417e <__swbuf_r+0x7e>
  404152:	4628      	mov	r0, r5
  404154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404156:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40415c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404160:	81a2      	strh	r2, [r4, #12]
  404162:	6822      	ldr	r2, [r4, #0]
  404164:	6661      	str	r1, [r4, #100]	; 0x64
  404166:	6961      	ldr	r1, [r4, #20]
  404168:	1ad3      	subs	r3, r2, r3
  40416a:	428b      	cmp	r3, r1
  40416c:	dbe2      	blt.n	404134 <__swbuf_r+0x34>
  40416e:	4621      	mov	r1, r4
  404170:	4638      	mov	r0, r7
  404172:	f7fe fcfb 	bl	402b6c <_fflush_r>
  404176:	b940      	cbnz	r0, 40418a <__swbuf_r+0x8a>
  404178:	6822      	ldr	r2, [r4, #0]
  40417a:	2301      	movs	r3, #1
  40417c:	e7db      	b.n	404136 <__swbuf_r+0x36>
  40417e:	4621      	mov	r1, r4
  404180:	4638      	mov	r0, r7
  404182:	f7fe fcf3 	bl	402b6c <_fflush_r>
  404186:	2800      	cmp	r0, #0
  404188:	d0e3      	beq.n	404152 <__swbuf_r+0x52>
  40418a:	f04f 30ff 	mov.w	r0, #4294967295
  40418e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404190:	4621      	mov	r1, r4
  404192:	4638      	mov	r0, r7
  404194:	f7fe fbd2 	bl	40293c <__swsetup_r>
  404198:	2800      	cmp	r0, #0
  40419a:	d1f6      	bne.n	40418a <__swbuf_r+0x8a>
  40419c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4041a0:	6923      	ldr	r3, [r4, #16]
  4041a2:	b291      	uxth	r1, r2
  4041a4:	e7be      	b.n	404124 <__swbuf_r+0x24>
  4041a6:	f7fe fd75 	bl	402c94 <__sinit>
  4041aa:	e7b1      	b.n	404110 <__swbuf_r+0x10>

004041ac <_wcrtomb_r>:
  4041ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4041b0:	4605      	mov	r5, r0
  4041b2:	b086      	sub	sp, #24
  4041b4:	461e      	mov	r6, r3
  4041b6:	460c      	mov	r4, r1
  4041b8:	b1a1      	cbz	r1, 4041e4 <_wcrtomb_r+0x38>
  4041ba:	4b10      	ldr	r3, [pc, #64]	; (4041fc <_wcrtomb_r+0x50>)
  4041bc:	4617      	mov	r7, r2
  4041be:	f8d3 8000 	ldr.w	r8, [r3]
  4041c2:	f7ff f8c5 	bl	403350 <__locale_charset>
  4041c6:	9600      	str	r6, [sp, #0]
  4041c8:	4603      	mov	r3, r0
  4041ca:	463a      	mov	r2, r7
  4041cc:	4621      	mov	r1, r4
  4041ce:	4628      	mov	r0, r5
  4041d0:	47c0      	blx	r8
  4041d2:	1c43      	adds	r3, r0, #1
  4041d4:	d103      	bne.n	4041de <_wcrtomb_r+0x32>
  4041d6:	2200      	movs	r2, #0
  4041d8:	238a      	movs	r3, #138	; 0x8a
  4041da:	6032      	str	r2, [r6, #0]
  4041dc:	602b      	str	r3, [r5, #0]
  4041de:	b006      	add	sp, #24
  4041e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041e4:	4b05      	ldr	r3, [pc, #20]	; (4041fc <_wcrtomb_r+0x50>)
  4041e6:	681f      	ldr	r7, [r3, #0]
  4041e8:	f7ff f8b2 	bl	403350 <__locale_charset>
  4041ec:	9600      	str	r6, [sp, #0]
  4041ee:	4603      	mov	r3, r0
  4041f0:	4622      	mov	r2, r4
  4041f2:	a903      	add	r1, sp, #12
  4041f4:	4628      	mov	r0, r5
  4041f6:	47b8      	blx	r7
  4041f8:	e7eb      	b.n	4041d2 <_wcrtomb_r+0x26>
  4041fa:	bf00      	nop
  4041fc:	20400868 	.word	0x20400868

00404200 <__ascii_wctomb>:
  404200:	b121      	cbz	r1, 40420c <__ascii_wctomb+0xc>
  404202:	2aff      	cmp	r2, #255	; 0xff
  404204:	d804      	bhi.n	404210 <__ascii_wctomb+0x10>
  404206:	700a      	strb	r2, [r1, #0]
  404208:	2001      	movs	r0, #1
  40420a:	4770      	bx	lr
  40420c:	4608      	mov	r0, r1
  40420e:	4770      	bx	lr
  404210:	238a      	movs	r3, #138	; 0x8a
  404212:	6003      	str	r3, [r0, #0]
  404214:	f04f 30ff 	mov.w	r0, #4294967295
  404218:	4770      	bx	lr
  40421a:	bf00      	nop

0040421c <_write_r>:
  40421c:	b570      	push	{r4, r5, r6, lr}
  40421e:	460d      	mov	r5, r1
  404220:	4c08      	ldr	r4, [pc, #32]	; (404244 <_write_r+0x28>)
  404222:	4611      	mov	r1, r2
  404224:	4606      	mov	r6, r0
  404226:	461a      	mov	r2, r3
  404228:	4628      	mov	r0, r5
  40422a:	2300      	movs	r3, #0
  40422c:	6023      	str	r3, [r4, #0]
  40422e:	f7fc fc89 	bl	400b44 <_write>
  404232:	1c43      	adds	r3, r0, #1
  404234:	d000      	beq.n	404238 <_write_r+0x1c>
  404236:	bd70      	pop	{r4, r5, r6, pc}
  404238:	6823      	ldr	r3, [r4, #0]
  40423a:	2b00      	cmp	r3, #0
  40423c:	d0fb      	beq.n	404236 <_write_r+0x1a>
  40423e:	6033      	str	r3, [r6, #0]
  404240:	bd70      	pop	{r4, r5, r6, pc}
  404242:	bf00      	nop
  404244:	204009e8 	.word	0x204009e8

00404248 <__register_exitproc>:
  404248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40424c:	4c25      	ldr	r4, [pc, #148]	; (4042e4 <__register_exitproc+0x9c>)
  40424e:	6825      	ldr	r5, [r4, #0]
  404250:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404254:	4606      	mov	r6, r0
  404256:	4688      	mov	r8, r1
  404258:	4692      	mov	sl, r2
  40425a:	4699      	mov	r9, r3
  40425c:	b3c4      	cbz	r4, 4042d0 <__register_exitproc+0x88>
  40425e:	6860      	ldr	r0, [r4, #4]
  404260:	281f      	cmp	r0, #31
  404262:	dc17      	bgt.n	404294 <__register_exitproc+0x4c>
  404264:	1c43      	adds	r3, r0, #1
  404266:	b176      	cbz	r6, 404286 <__register_exitproc+0x3e>
  404268:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40426c:	2201      	movs	r2, #1
  40426e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404272:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404276:	4082      	lsls	r2, r0
  404278:	4311      	orrs	r1, r2
  40427a:	2e02      	cmp	r6, #2
  40427c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404280:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404284:	d01e      	beq.n	4042c4 <__register_exitproc+0x7c>
  404286:	3002      	adds	r0, #2
  404288:	6063      	str	r3, [r4, #4]
  40428a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40428e:	2000      	movs	r0, #0
  404290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404294:	4b14      	ldr	r3, [pc, #80]	; (4042e8 <__register_exitproc+0xa0>)
  404296:	b303      	cbz	r3, 4042da <__register_exitproc+0x92>
  404298:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40429c:	f7ff f8d6 	bl	40344c <malloc>
  4042a0:	4604      	mov	r4, r0
  4042a2:	b1d0      	cbz	r0, 4042da <__register_exitproc+0x92>
  4042a4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4042a8:	2700      	movs	r7, #0
  4042aa:	e880 0088 	stmia.w	r0, {r3, r7}
  4042ae:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4042b2:	4638      	mov	r0, r7
  4042b4:	2301      	movs	r3, #1
  4042b6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4042ba:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4042be:	2e00      	cmp	r6, #0
  4042c0:	d0e1      	beq.n	404286 <__register_exitproc+0x3e>
  4042c2:	e7d1      	b.n	404268 <__register_exitproc+0x20>
  4042c4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4042c8:	430a      	orrs	r2, r1
  4042ca:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4042ce:	e7da      	b.n	404286 <__register_exitproc+0x3e>
  4042d0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4042d4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4042d8:	e7c1      	b.n	40425e <__register_exitproc+0x16>
  4042da:	f04f 30ff 	mov.w	r0, #4294967295
  4042de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042e2:	bf00      	nop
  4042e4:	004047dc 	.word	0x004047dc
  4042e8:	0040344d 	.word	0x0040344d

004042ec <_close_r>:
  4042ec:	b538      	push	{r3, r4, r5, lr}
  4042ee:	4c07      	ldr	r4, [pc, #28]	; (40430c <_close_r+0x20>)
  4042f0:	2300      	movs	r3, #0
  4042f2:	4605      	mov	r5, r0
  4042f4:	4608      	mov	r0, r1
  4042f6:	6023      	str	r3, [r4, #0]
  4042f8:	f7fd f9a0 	bl	40163c <_close>
  4042fc:	1c43      	adds	r3, r0, #1
  4042fe:	d000      	beq.n	404302 <_close_r+0x16>
  404300:	bd38      	pop	{r3, r4, r5, pc}
  404302:	6823      	ldr	r3, [r4, #0]
  404304:	2b00      	cmp	r3, #0
  404306:	d0fb      	beq.n	404300 <_close_r+0x14>
  404308:	602b      	str	r3, [r5, #0]
  40430a:	bd38      	pop	{r3, r4, r5, pc}
  40430c:	204009e8 	.word	0x204009e8

00404310 <_fclose_r>:
  404310:	2900      	cmp	r1, #0
  404312:	d03d      	beq.n	404390 <_fclose_r+0x80>
  404314:	b570      	push	{r4, r5, r6, lr}
  404316:	4605      	mov	r5, r0
  404318:	460c      	mov	r4, r1
  40431a:	b108      	cbz	r0, 404320 <_fclose_r+0x10>
  40431c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40431e:	b37b      	cbz	r3, 404380 <_fclose_r+0x70>
  404320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404324:	b90b      	cbnz	r3, 40432a <_fclose_r+0x1a>
  404326:	2000      	movs	r0, #0
  404328:	bd70      	pop	{r4, r5, r6, pc}
  40432a:	4621      	mov	r1, r4
  40432c:	4628      	mov	r0, r5
  40432e:	f7fe fb79 	bl	402a24 <__sflush_r>
  404332:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404334:	4606      	mov	r6, r0
  404336:	b133      	cbz	r3, 404346 <_fclose_r+0x36>
  404338:	69e1      	ldr	r1, [r4, #28]
  40433a:	4628      	mov	r0, r5
  40433c:	4798      	blx	r3
  40433e:	2800      	cmp	r0, #0
  404340:	bfb8      	it	lt
  404342:	f04f 36ff 	movlt.w	r6, #4294967295
  404346:	89a3      	ldrh	r3, [r4, #12]
  404348:	061b      	lsls	r3, r3, #24
  40434a:	d41c      	bmi.n	404386 <_fclose_r+0x76>
  40434c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40434e:	b141      	cbz	r1, 404362 <_fclose_r+0x52>
  404350:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404354:	4299      	cmp	r1, r3
  404356:	d002      	beq.n	40435e <_fclose_r+0x4e>
  404358:	4628      	mov	r0, r5
  40435a:	f7fe fd65 	bl	402e28 <_free_r>
  40435e:	2300      	movs	r3, #0
  404360:	6323      	str	r3, [r4, #48]	; 0x30
  404362:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404364:	b121      	cbz	r1, 404370 <_fclose_r+0x60>
  404366:	4628      	mov	r0, r5
  404368:	f7fe fd5e 	bl	402e28 <_free_r>
  40436c:	2300      	movs	r3, #0
  40436e:	6463      	str	r3, [r4, #68]	; 0x44
  404370:	f7fe fc96 	bl	402ca0 <__sfp_lock_acquire>
  404374:	2300      	movs	r3, #0
  404376:	81a3      	strh	r3, [r4, #12]
  404378:	f7fe fc94 	bl	402ca4 <__sfp_lock_release>
  40437c:	4630      	mov	r0, r6
  40437e:	bd70      	pop	{r4, r5, r6, pc}
  404380:	f7fe fc88 	bl	402c94 <__sinit>
  404384:	e7cc      	b.n	404320 <_fclose_r+0x10>
  404386:	6921      	ldr	r1, [r4, #16]
  404388:	4628      	mov	r0, r5
  40438a:	f7fe fd4d 	bl	402e28 <_free_r>
  40438e:	e7dd      	b.n	40434c <_fclose_r+0x3c>
  404390:	2000      	movs	r0, #0
  404392:	4770      	bx	lr

00404394 <_fstat_r>:
  404394:	b538      	push	{r3, r4, r5, lr}
  404396:	460b      	mov	r3, r1
  404398:	4c07      	ldr	r4, [pc, #28]	; (4043b8 <_fstat_r+0x24>)
  40439a:	4605      	mov	r5, r0
  40439c:	4611      	mov	r1, r2
  40439e:	4618      	mov	r0, r3
  4043a0:	2300      	movs	r3, #0
  4043a2:	6023      	str	r3, [r4, #0]
  4043a4:	f7fd f94e 	bl	401644 <_fstat>
  4043a8:	1c43      	adds	r3, r0, #1
  4043aa:	d000      	beq.n	4043ae <_fstat_r+0x1a>
  4043ac:	bd38      	pop	{r3, r4, r5, pc}
  4043ae:	6823      	ldr	r3, [r4, #0]
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	d0fb      	beq.n	4043ac <_fstat_r+0x18>
  4043b4:	602b      	str	r3, [r5, #0]
  4043b6:	bd38      	pop	{r3, r4, r5, pc}
  4043b8:	204009e8 	.word	0x204009e8

004043bc <_isatty_r>:
  4043bc:	b538      	push	{r3, r4, r5, lr}
  4043be:	4c07      	ldr	r4, [pc, #28]	; (4043dc <_isatty_r+0x20>)
  4043c0:	2300      	movs	r3, #0
  4043c2:	4605      	mov	r5, r0
  4043c4:	4608      	mov	r0, r1
  4043c6:	6023      	str	r3, [r4, #0]
  4043c8:	f7fd f942 	bl	401650 <_isatty>
  4043cc:	1c43      	adds	r3, r0, #1
  4043ce:	d000      	beq.n	4043d2 <_isatty_r+0x16>
  4043d0:	bd38      	pop	{r3, r4, r5, pc}
  4043d2:	6823      	ldr	r3, [r4, #0]
  4043d4:	2b00      	cmp	r3, #0
  4043d6:	d0fb      	beq.n	4043d0 <_isatty_r+0x14>
  4043d8:	602b      	str	r3, [r5, #0]
  4043da:	bd38      	pop	{r3, r4, r5, pc}
  4043dc:	204009e8 	.word	0x204009e8

004043e0 <_lseek_r>:
  4043e0:	b570      	push	{r4, r5, r6, lr}
  4043e2:	460d      	mov	r5, r1
  4043e4:	4c08      	ldr	r4, [pc, #32]	; (404408 <_lseek_r+0x28>)
  4043e6:	4611      	mov	r1, r2
  4043e8:	4606      	mov	r6, r0
  4043ea:	461a      	mov	r2, r3
  4043ec:	4628      	mov	r0, r5
  4043ee:	2300      	movs	r3, #0
  4043f0:	6023      	str	r3, [r4, #0]
  4043f2:	f7fd f92f 	bl	401654 <_lseek>
  4043f6:	1c43      	adds	r3, r0, #1
  4043f8:	d000      	beq.n	4043fc <_lseek_r+0x1c>
  4043fa:	bd70      	pop	{r4, r5, r6, pc}
  4043fc:	6823      	ldr	r3, [r4, #0]
  4043fe:	2b00      	cmp	r3, #0
  404400:	d0fb      	beq.n	4043fa <_lseek_r+0x1a>
  404402:	6033      	str	r3, [r6, #0]
  404404:	bd70      	pop	{r4, r5, r6, pc}
  404406:	bf00      	nop
  404408:	204009e8 	.word	0x204009e8

0040440c <_read_r>:
  40440c:	b570      	push	{r4, r5, r6, lr}
  40440e:	460d      	mov	r5, r1
  404410:	4c08      	ldr	r4, [pc, #32]	; (404434 <_read_r+0x28>)
  404412:	4611      	mov	r1, r2
  404414:	4606      	mov	r6, r0
  404416:	461a      	mov	r2, r3
  404418:	4628      	mov	r0, r5
  40441a:	2300      	movs	r3, #0
  40441c:	6023      	str	r3, [r4, #0]
  40441e:	f7fc fb73 	bl	400b08 <_read>
  404422:	1c43      	adds	r3, r0, #1
  404424:	d000      	beq.n	404428 <_read_r+0x1c>
  404426:	bd70      	pop	{r4, r5, r6, pc}
  404428:	6823      	ldr	r3, [r4, #0]
  40442a:	2b00      	cmp	r3, #0
  40442c:	d0fb      	beq.n	404426 <_read_r+0x1a>
  40442e:	6033      	str	r3, [r6, #0]
  404430:	bd70      	pop	{r4, r5, r6, pc}
  404432:	bf00      	nop
  404434:	204009e8 	.word	0x204009e8

00404438 <__aeabi_uldivmod>:
  404438:	b953      	cbnz	r3, 404450 <__aeabi_uldivmod+0x18>
  40443a:	b94a      	cbnz	r2, 404450 <__aeabi_uldivmod+0x18>
  40443c:	2900      	cmp	r1, #0
  40443e:	bf08      	it	eq
  404440:	2800      	cmpeq	r0, #0
  404442:	bf1c      	itt	ne
  404444:	f04f 31ff 	movne.w	r1, #4294967295
  404448:	f04f 30ff 	movne.w	r0, #4294967295
  40444c:	f000 b97e 	b.w	40474c <__aeabi_idiv0>
  404450:	f1ad 0c08 	sub.w	ip, sp, #8
  404454:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404458:	f000 f806 	bl	404468 <__udivmoddi4>
  40445c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404460:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404464:	b004      	add	sp, #16
  404466:	4770      	bx	lr

00404468 <__udivmoddi4>:
  404468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40446c:	468c      	mov	ip, r1
  40446e:	460e      	mov	r6, r1
  404470:	4604      	mov	r4, r0
  404472:	9d08      	ldr	r5, [sp, #32]
  404474:	2b00      	cmp	r3, #0
  404476:	d150      	bne.n	40451a <__udivmoddi4+0xb2>
  404478:	428a      	cmp	r2, r1
  40447a:	4617      	mov	r7, r2
  40447c:	d96c      	bls.n	404558 <__udivmoddi4+0xf0>
  40447e:	fab2 fe82 	clz	lr, r2
  404482:	f1be 0f00 	cmp.w	lr, #0
  404486:	d00b      	beq.n	4044a0 <__udivmoddi4+0x38>
  404488:	f1ce 0420 	rsb	r4, lr, #32
  40448c:	fa20 f404 	lsr.w	r4, r0, r4
  404490:	fa01 f60e 	lsl.w	r6, r1, lr
  404494:	ea44 0c06 	orr.w	ip, r4, r6
  404498:	fa02 f70e 	lsl.w	r7, r2, lr
  40449c:	fa00 f40e 	lsl.w	r4, r0, lr
  4044a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4044a4:	0c22      	lsrs	r2, r4, #16
  4044a6:	fbbc f0f9 	udiv	r0, ip, r9
  4044aa:	fa1f f887 	uxth.w	r8, r7
  4044ae:	fb09 c610 	mls	r6, r9, r0, ip
  4044b2:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4044b6:	fb00 f308 	mul.w	r3, r0, r8
  4044ba:	42b3      	cmp	r3, r6
  4044bc:	d909      	bls.n	4044d2 <__udivmoddi4+0x6a>
  4044be:	19f6      	adds	r6, r6, r7
  4044c0:	f100 32ff 	add.w	r2, r0, #4294967295
  4044c4:	f080 8122 	bcs.w	40470c <__udivmoddi4+0x2a4>
  4044c8:	42b3      	cmp	r3, r6
  4044ca:	f240 811f 	bls.w	40470c <__udivmoddi4+0x2a4>
  4044ce:	3802      	subs	r0, #2
  4044d0:	443e      	add	r6, r7
  4044d2:	1af6      	subs	r6, r6, r3
  4044d4:	b2a2      	uxth	r2, r4
  4044d6:	fbb6 f3f9 	udiv	r3, r6, r9
  4044da:	fb09 6613 	mls	r6, r9, r3, r6
  4044de:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4044e2:	fb03 f808 	mul.w	r8, r3, r8
  4044e6:	45a0      	cmp	r8, r4
  4044e8:	d909      	bls.n	4044fe <__udivmoddi4+0x96>
  4044ea:	19e4      	adds	r4, r4, r7
  4044ec:	f103 32ff 	add.w	r2, r3, #4294967295
  4044f0:	f080 810a 	bcs.w	404708 <__udivmoddi4+0x2a0>
  4044f4:	45a0      	cmp	r8, r4
  4044f6:	f240 8107 	bls.w	404708 <__udivmoddi4+0x2a0>
  4044fa:	3b02      	subs	r3, #2
  4044fc:	443c      	add	r4, r7
  4044fe:	ebc8 0404 	rsb	r4, r8, r4
  404502:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404506:	2100      	movs	r1, #0
  404508:	2d00      	cmp	r5, #0
  40450a:	d062      	beq.n	4045d2 <__udivmoddi4+0x16a>
  40450c:	fa24 f40e 	lsr.w	r4, r4, lr
  404510:	2300      	movs	r3, #0
  404512:	602c      	str	r4, [r5, #0]
  404514:	606b      	str	r3, [r5, #4]
  404516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40451a:	428b      	cmp	r3, r1
  40451c:	d907      	bls.n	40452e <__udivmoddi4+0xc6>
  40451e:	2d00      	cmp	r5, #0
  404520:	d055      	beq.n	4045ce <__udivmoddi4+0x166>
  404522:	2100      	movs	r1, #0
  404524:	e885 0041 	stmia.w	r5, {r0, r6}
  404528:	4608      	mov	r0, r1
  40452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40452e:	fab3 f183 	clz	r1, r3
  404532:	2900      	cmp	r1, #0
  404534:	f040 8090 	bne.w	404658 <__udivmoddi4+0x1f0>
  404538:	42b3      	cmp	r3, r6
  40453a:	d302      	bcc.n	404542 <__udivmoddi4+0xda>
  40453c:	4282      	cmp	r2, r0
  40453e:	f200 80f8 	bhi.w	404732 <__udivmoddi4+0x2ca>
  404542:	1a84      	subs	r4, r0, r2
  404544:	eb66 0603 	sbc.w	r6, r6, r3
  404548:	2001      	movs	r0, #1
  40454a:	46b4      	mov	ip, r6
  40454c:	2d00      	cmp	r5, #0
  40454e:	d040      	beq.n	4045d2 <__udivmoddi4+0x16a>
  404550:	e885 1010 	stmia.w	r5, {r4, ip}
  404554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404558:	b912      	cbnz	r2, 404560 <__udivmoddi4+0xf8>
  40455a:	2701      	movs	r7, #1
  40455c:	fbb7 f7f2 	udiv	r7, r7, r2
  404560:	fab7 fe87 	clz	lr, r7
  404564:	f1be 0f00 	cmp.w	lr, #0
  404568:	d135      	bne.n	4045d6 <__udivmoddi4+0x16e>
  40456a:	1bf3      	subs	r3, r6, r7
  40456c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404570:	fa1f fc87 	uxth.w	ip, r7
  404574:	2101      	movs	r1, #1
  404576:	fbb3 f0f8 	udiv	r0, r3, r8
  40457a:	0c22      	lsrs	r2, r4, #16
  40457c:	fb08 3610 	mls	r6, r8, r0, r3
  404580:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404584:	fb0c f300 	mul.w	r3, ip, r0
  404588:	42b3      	cmp	r3, r6
  40458a:	d907      	bls.n	40459c <__udivmoddi4+0x134>
  40458c:	19f6      	adds	r6, r6, r7
  40458e:	f100 32ff 	add.w	r2, r0, #4294967295
  404592:	d202      	bcs.n	40459a <__udivmoddi4+0x132>
  404594:	42b3      	cmp	r3, r6
  404596:	f200 80ce 	bhi.w	404736 <__udivmoddi4+0x2ce>
  40459a:	4610      	mov	r0, r2
  40459c:	1af6      	subs	r6, r6, r3
  40459e:	b2a2      	uxth	r2, r4
  4045a0:	fbb6 f3f8 	udiv	r3, r6, r8
  4045a4:	fb08 6613 	mls	r6, r8, r3, r6
  4045a8:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4045ac:	fb0c fc03 	mul.w	ip, ip, r3
  4045b0:	45a4      	cmp	ip, r4
  4045b2:	d907      	bls.n	4045c4 <__udivmoddi4+0x15c>
  4045b4:	19e4      	adds	r4, r4, r7
  4045b6:	f103 32ff 	add.w	r2, r3, #4294967295
  4045ba:	d202      	bcs.n	4045c2 <__udivmoddi4+0x15a>
  4045bc:	45a4      	cmp	ip, r4
  4045be:	f200 80b5 	bhi.w	40472c <__udivmoddi4+0x2c4>
  4045c2:	4613      	mov	r3, r2
  4045c4:	ebcc 0404 	rsb	r4, ip, r4
  4045c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4045cc:	e79c      	b.n	404508 <__udivmoddi4+0xa0>
  4045ce:	4629      	mov	r1, r5
  4045d0:	4628      	mov	r0, r5
  4045d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045d6:	f1ce 0120 	rsb	r1, lr, #32
  4045da:	fa06 f30e 	lsl.w	r3, r6, lr
  4045de:	fa07 f70e 	lsl.w	r7, r7, lr
  4045e2:	fa20 f901 	lsr.w	r9, r0, r1
  4045e6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4045ea:	40ce      	lsrs	r6, r1
  4045ec:	ea49 0903 	orr.w	r9, r9, r3
  4045f0:	fbb6 faf8 	udiv	sl, r6, r8
  4045f4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4045f8:	fb08 661a 	mls	r6, r8, sl, r6
  4045fc:	fa1f fc87 	uxth.w	ip, r7
  404600:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  404604:	fb0a f20c 	mul.w	r2, sl, ip
  404608:	429a      	cmp	r2, r3
  40460a:	fa00 f40e 	lsl.w	r4, r0, lr
  40460e:	d90a      	bls.n	404626 <__udivmoddi4+0x1be>
  404610:	19db      	adds	r3, r3, r7
  404612:	f10a 31ff 	add.w	r1, sl, #4294967295
  404616:	f080 8087 	bcs.w	404728 <__udivmoddi4+0x2c0>
  40461a:	429a      	cmp	r2, r3
  40461c:	f240 8084 	bls.w	404728 <__udivmoddi4+0x2c0>
  404620:	f1aa 0a02 	sub.w	sl, sl, #2
  404624:	443b      	add	r3, r7
  404626:	1a9b      	subs	r3, r3, r2
  404628:	fa1f f989 	uxth.w	r9, r9
  40462c:	fbb3 f1f8 	udiv	r1, r3, r8
  404630:	fb08 3311 	mls	r3, r8, r1, r3
  404634:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  404638:	fb01 f60c 	mul.w	r6, r1, ip
  40463c:	429e      	cmp	r6, r3
  40463e:	d907      	bls.n	404650 <__udivmoddi4+0x1e8>
  404640:	19db      	adds	r3, r3, r7
  404642:	f101 32ff 	add.w	r2, r1, #4294967295
  404646:	d26b      	bcs.n	404720 <__udivmoddi4+0x2b8>
  404648:	429e      	cmp	r6, r3
  40464a:	d969      	bls.n	404720 <__udivmoddi4+0x2b8>
  40464c:	3902      	subs	r1, #2
  40464e:	443b      	add	r3, r7
  404650:	1b9b      	subs	r3, r3, r6
  404652:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404656:	e78e      	b.n	404576 <__udivmoddi4+0x10e>
  404658:	f1c1 0e20 	rsb	lr, r1, #32
  40465c:	fa22 f40e 	lsr.w	r4, r2, lr
  404660:	408b      	lsls	r3, r1
  404662:	4323      	orrs	r3, r4
  404664:	fa20 f70e 	lsr.w	r7, r0, lr
  404668:	fa06 f401 	lsl.w	r4, r6, r1
  40466c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404670:	fa26 f60e 	lsr.w	r6, r6, lr
  404674:	433c      	orrs	r4, r7
  404676:	fbb6 f9fc 	udiv	r9, r6, ip
  40467a:	0c27      	lsrs	r7, r4, #16
  40467c:	fb0c 6619 	mls	r6, ip, r9, r6
  404680:	fa1f f883 	uxth.w	r8, r3
  404684:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404688:	fb09 f708 	mul.w	r7, r9, r8
  40468c:	42b7      	cmp	r7, r6
  40468e:	fa02 f201 	lsl.w	r2, r2, r1
  404692:	fa00 fa01 	lsl.w	sl, r0, r1
  404696:	d908      	bls.n	4046aa <__udivmoddi4+0x242>
  404698:	18f6      	adds	r6, r6, r3
  40469a:	f109 30ff 	add.w	r0, r9, #4294967295
  40469e:	d241      	bcs.n	404724 <__udivmoddi4+0x2bc>
  4046a0:	42b7      	cmp	r7, r6
  4046a2:	d93f      	bls.n	404724 <__udivmoddi4+0x2bc>
  4046a4:	f1a9 0902 	sub.w	r9, r9, #2
  4046a8:	441e      	add	r6, r3
  4046aa:	1bf6      	subs	r6, r6, r7
  4046ac:	b2a0      	uxth	r0, r4
  4046ae:	fbb6 f4fc 	udiv	r4, r6, ip
  4046b2:	fb0c 6614 	mls	r6, ip, r4, r6
  4046b6:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4046ba:	fb04 f808 	mul.w	r8, r4, r8
  4046be:	45b8      	cmp	r8, r7
  4046c0:	d907      	bls.n	4046d2 <__udivmoddi4+0x26a>
  4046c2:	18ff      	adds	r7, r7, r3
  4046c4:	f104 30ff 	add.w	r0, r4, #4294967295
  4046c8:	d228      	bcs.n	40471c <__udivmoddi4+0x2b4>
  4046ca:	45b8      	cmp	r8, r7
  4046cc:	d926      	bls.n	40471c <__udivmoddi4+0x2b4>
  4046ce:	3c02      	subs	r4, #2
  4046d0:	441f      	add	r7, r3
  4046d2:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4046d6:	ebc8 0707 	rsb	r7, r8, r7
  4046da:	fba0 8902 	umull	r8, r9, r0, r2
  4046de:	454f      	cmp	r7, r9
  4046e0:	4644      	mov	r4, r8
  4046e2:	464e      	mov	r6, r9
  4046e4:	d314      	bcc.n	404710 <__udivmoddi4+0x2a8>
  4046e6:	d029      	beq.n	40473c <__udivmoddi4+0x2d4>
  4046e8:	b365      	cbz	r5, 404744 <__udivmoddi4+0x2dc>
  4046ea:	ebba 0304 	subs.w	r3, sl, r4
  4046ee:	eb67 0706 	sbc.w	r7, r7, r6
  4046f2:	fa07 fe0e 	lsl.w	lr, r7, lr
  4046f6:	40cb      	lsrs	r3, r1
  4046f8:	40cf      	lsrs	r7, r1
  4046fa:	ea4e 0303 	orr.w	r3, lr, r3
  4046fe:	e885 0088 	stmia.w	r5, {r3, r7}
  404702:	2100      	movs	r1, #0
  404704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404708:	4613      	mov	r3, r2
  40470a:	e6f8      	b.n	4044fe <__udivmoddi4+0x96>
  40470c:	4610      	mov	r0, r2
  40470e:	e6e0      	b.n	4044d2 <__udivmoddi4+0x6a>
  404710:	ebb8 0402 	subs.w	r4, r8, r2
  404714:	eb69 0603 	sbc.w	r6, r9, r3
  404718:	3801      	subs	r0, #1
  40471a:	e7e5      	b.n	4046e8 <__udivmoddi4+0x280>
  40471c:	4604      	mov	r4, r0
  40471e:	e7d8      	b.n	4046d2 <__udivmoddi4+0x26a>
  404720:	4611      	mov	r1, r2
  404722:	e795      	b.n	404650 <__udivmoddi4+0x1e8>
  404724:	4681      	mov	r9, r0
  404726:	e7c0      	b.n	4046aa <__udivmoddi4+0x242>
  404728:	468a      	mov	sl, r1
  40472a:	e77c      	b.n	404626 <__udivmoddi4+0x1be>
  40472c:	3b02      	subs	r3, #2
  40472e:	443c      	add	r4, r7
  404730:	e748      	b.n	4045c4 <__udivmoddi4+0x15c>
  404732:	4608      	mov	r0, r1
  404734:	e70a      	b.n	40454c <__udivmoddi4+0xe4>
  404736:	3802      	subs	r0, #2
  404738:	443e      	add	r6, r7
  40473a:	e72f      	b.n	40459c <__udivmoddi4+0x134>
  40473c:	45c2      	cmp	sl, r8
  40473e:	d3e7      	bcc.n	404710 <__udivmoddi4+0x2a8>
  404740:	463e      	mov	r6, r7
  404742:	e7d1      	b.n	4046e8 <__udivmoddi4+0x280>
  404744:	4629      	mov	r1, r5
  404746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40474a:	bf00      	nop

0040474c <__aeabi_idiv0>:
  40474c:	4770      	bx	lr
  40474e:	bf00      	nop
  404750:	64323025 	.word	0x64323025
  404754:	32302568 	.word	0x32302568
  404758:	203a2064 	.word	0x203a2064
  40475c:	706d6554 	.word	0x706d6554
  404760:	74617265 	.word	0x74617265
  404764:	20617275 	.word	0x20617275
  404768:	65746e49 	.word	0x65746e49
  40476c:	20616e72 	.word	0x20616e72
  404770:	20436425 	.word	0x20436425
  404774:	00000a0d 	.word	0x00000a0d
  404778:	41202d2d 	.word	0x41202d2d
  40477c:	20434546 	.word	0x20434546
  404780:	706d6554 	.word	0x706d6554
  404784:	74617265 	.word	0x74617265
  404788:	20657275 	.word	0x20657275
  40478c:	736e6553 	.word	0x736e6553
  404790:	4520726f 	.word	0x4520726f
  404794:	706d6178 	.word	0x706d6178
  404798:	2d20656c 	.word	0x2d20656c
  40479c:	2d0a0d2d 	.word	0x2d0a0d2d
  4047a0:	4153202d 	.word	0x4153202d
  4047a4:	3037454d 	.word	0x3037454d
  4047a8:	4c50582d 	.word	0x4c50582d
  4047ac:	2d2d2044 	.word	0x2d2d2044
  4047b0:	2d2d0a0d 	.word	0x2d2d0a0d
  4047b4:	6d6f4320 	.word	0x6d6f4320
  4047b8:	656c6970 	.word	0x656c6970
  4047bc:	4d203a64 	.word	0x4d203a64
  4047c0:	32207961 	.word	0x32207961
  4047c4:	30322032 	.word	0x30322032
  4047c8:	31203731 	.word	0x31203731
  4047cc:	36313a38 	.word	0x36313a38
  4047d0:	2036353a 	.word	0x2036353a
  4047d4:	000d2d2d 	.word	0x000d2d2d
  4047d8:	00000043 	.word	0x00000043

004047dc <_global_impure_ptr>:
  4047dc:	20400008 0000000a                       ..@ ....

004047e4 <zeroes.6993>:
  4047e4:	30303030 30303030 30303030 30303030     0000000000000000
  4047f4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404804:	00000000 33323130 37363534 62613938     ....0123456789ab
  404814:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404824 <blanks.6992>:
  404824:	20202020 20202020 20202020 20202020                     

00404834 <_init>:
  404834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404836:	bf00      	nop
  404838:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40483a:	bc08      	pop	{r3}
  40483c:	469e      	mov	lr, r3
  40483e:	4770      	bx	lr

00404840 <__init_array_start>:
  404840:	00402a05 	.word	0x00402a05

00404844 <__frame_dummy_init_array_entry>:
  404844:	00400165                                e.@.

00404848 <_fini>:
  404848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40484a:	bf00      	nop
  40484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40484e:	bc08      	pop	{r3}
  404850:	469e      	mov	lr, r3
  404852:	4770      	bx	lr

00404854 <__fini_array_start>:
  404854:	00400141 	.word	0x00400141
