
AtmelStart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001890  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000004c  20000000  00001890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000268  2000004c  000018dc  0002004c  2**2
                  ALLOC
  3 .stack        00002004  200002b4  00001b44  0002004c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  5 .comment      00000049  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  6 .debug_info   00023424  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 0000368a  00000000  00000000  000434e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_loc    0000c5a9  00000000  00000000  00046b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000a90  00000000  00000000  00053114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges 00002200  00000000  00000000  00053ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_macro  00007d4c  00000000  00000000  00055da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line   00013a3b  00000000  00000000  0005daf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str    00079eef  00000000  00000000  0007152b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  00001ce0  00000000  00000000  000eb41c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 22 00 20 f9 03 00 00 f5 03 00 00 f5 03 00 00     .". ............
	...
      2c:	f5 03 00 00 00 00 00 00 00 00 00 00 f5 03 00 00     ................
      3c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      4c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      5c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      6c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      7c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      8c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      9c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000004c 	.word	0x2000004c
      d4:	00000000 	.word	0x00000000
      d8:	00001890 	.word	0x00001890

000000dc <frame_dummy>:
      dc:	4b04      	ldr	r3, [pc, #16]	; (f0 <frame_dummy+0x14>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4903      	ldr	r1, [pc, #12]	; (f4 <frame_dummy+0x18>)
      e6:	4804      	ldr	r0, [pc, #16]	; (f8 <frame_dummy+0x1c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	bd10      	pop	{r4, pc}
      ee:	46c0      	nop			; (mov r8, r8)
      f0:	00000000 	.word	0x00000000
      f4:	20000050 	.word	0x20000050
      f8:	00001890 	.word	0x00001890

000000fc <ug2832hsweg04_put_page>:
/**
 * \brief Put a page from RAM to the display controller.
 */
void ug2832hsweg04_put_page(const struct display_mono *const me, const enum gfx_mono_color *data,
                            const gfx_coord_t page, const gfx_coord_t page_offset, const gfx_coord_t width)
{
      fc:	b5f0      	push	{r4, r5, r6, r7, lr}
      fe:	001e      	movs	r6, r3
     100:	000f      	movs	r7, r1
     102:	0015      	movs	r5, r2
     104:	b085      	sub	sp, #20
     106:	ab0a      	add	r3, sp, #40	; 0x28
     108:	781b      	ldrb	r3, [r3, #0]
     10a:	9002      	str	r0, [sp, #8]
     10c:	9303      	str	r3, [sp, #12]
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	framebuffer_put_page(&disp->framebuffer.parent, data, page, page_offset, width);
     10e:	9300      	str	r3, [sp, #0]
     110:	4c06      	ldr	r4, [pc, #24]	; (12c <ug2832hsweg04_put_page+0x30>)
     112:	0033      	movs	r3, r6
     114:	3018      	adds	r0, #24
     116:	47a0      	blx	r4
#endif
	display_mono_put_page(&disp->parent, data, page, page_offset, width);
     118:	9b03      	ldr	r3, [sp, #12]
     11a:	002a      	movs	r2, r5
     11c:	9300      	str	r3, [sp, #0]
     11e:	0039      	movs	r1, r7
     120:	0033      	movs	r3, r6
     122:	9802      	ldr	r0, [sp, #8]
     124:	4c02      	ldr	r4, [pc, #8]	; (130 <ug2832hsweg04_put_page+0x34>)
     126:	47a0      	blx	r4
}
     128:	b005      	add	sp, #20
     12a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     12c:	00000205 	.word	0x00000205
     130:	00000375 	.word	0x00000375

00000134 <ug2832hsweg04_draw_pixel>:
/**
 * \brief Draw pixel to screen
 */
void ug2832hsweg04_draw_pixel(const struct display_mono *const me, const gfx_coord_t x, const gfx_coord_t y,
                              const enum gfx_mono_color color)
{
     134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

	display_mono_draw_pixel(&disp->parent, x, y, color, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_HEIGHT, 8);
     136:	2408      	movs	r4, #8
     138:	9402      	str	r4, [sp, #8]
     13a:	3418      	adds	r4, #24
     13c:	9401      	str	r4, [sp, #4]
     13e:	3460      	adds	r4, #96	; 0x60
     140:	9400      	str	r4, [sp, #0]
     142:	4c01      	ldr	r4, [pc, #4]	; (148 <ug2832hsweg04_draw_pixel+0x14>)
     144:	47a0      	blx	r4
}
     146:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
     148:	00000301 	.word	0x00000301

0000014c <ug2832hsweg04_put_byte>:
/**
 * \brief Put a byte to the display controller RAM
 */
void ug2832hsweg04_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                            const uint8_t data)
{
     14c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     14e:	000f      	movs	r7, r1
     150:	0015      	movs	r5, r2
     152:	001e      	movs	r6, r3
     154:	9001      	str	r0, [sp, #4]
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	framebuffer_put_byte(&disp->framebuffer.parent, page, column, data);
     156:	4c05      	ldr	r4, [pc, #20]	; (16c <ug2832hsweg04_put_byte+0x20>)
     158:	3018      	adds	r0, #24
     15a:	47a0      	blx	r4
#endif
	display_mono_put_byte(&disp->parent, page, column, data);
     15c:	0033      	movs	r3, r6
     15e:	002a      	movs	r2, r5
     160:	0039      	movs	r1, r7
     162:	9801      	ldr	r0, [sp, #4]
     164:	4c02      	ldr	r4, [pc, #8]	; (170 <ug2832hsweg04_put_byte+0x24>)
     166:	47a0      	blx	r4
}
     168:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
     16a:	46c0      	nop			; (mov r8, r8)
     16c:	00000225 	.word	0x00000225
     170:	00000299 	.word	0x00000299

00000174 <ug2832hsweg04_get_byte>:

/**
 * \brief Get a byte from the display controller RAM
 */
uint8_t ug2832hsweg04_get_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column)
{
     174:	b510      	push	{r4, lr}
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

#if CONF_UG2832HSWEG04_FRAMEBUFFER == 1
	return framebuffer_get_byte(&disp->framebuffer.parent, page, column);
     176:	4b02      	ldr	r3, [pc, #8]	; (180 <ug2832hsweg04_get_byte+0xc>)
     178:	3018      	adds	r0, #24
     17a:	4798      	blx	r3
#else
	return display_mono_get_byte(&disp->parent, page, column);
#endif
}
     17c:	bd10      	pop	{r4, pc}
     17e:	46c0      	nop			; (mov r8, r8)
     180:	00000233 	.word	0x00000233

00000184 <ug2832hsweg04_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the display controller
 */
void ug2832hsweg04_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                             const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     184:	b513      	push	{r0, r1, r4, lr}
     186:	ac04      	add	r4, sp, #16
     188:	7824      	ldrb	r4, [r4, #0]
	struct ug2832hsweg04 *disp = (struct ug2832hsweg04 *)me;

	display_mono_mask_byte(&disp->parent, page, column, pixel_mask, color);
     18a:	9400      	str	r4, [sp, #0]
     18c:	4c01      	ldr	r4, [pc, #4]	; (194 <ug2832hsweg04_mask_byte+0x10>)
     18e:	47a0      	blx	r4
}
     190:	bd13      	pop	{r0, r1, r4, pc}
     192:	46c0      	nop			; (mov r8, r8)
     194:	000002bf 	.word	0x000002bf

00000198 <ug2832hsweg04_construct>:
{
     198:	b5f0      	push	{r4, r5, r6, r7, lr}
	display_mono_construct(&display->parent,
     19a:	0005      	movs	r5, r0
{
     19c:	0004      	movs	r4, r0
     19e:	b087      	sub	sp, #28
     1a0:	9303      	str	r3, [sp, #12]
     1a2:	ab0c      	add	r3, sp, #48	; 0x30
     1a4:	781b      	ldrb	r3, [r3, #0]
	display_mono_construct(&display->parent,
     1a6:	350c      	adds	r5, #12
{
     1a8:	9304      	str	r3, [sp, #16]
     1aa:	ab0d      	add	r3, sp, #52	; 0x34
     1ac:	781b      	ldrb	r3, [r3, #0]
     1ae:	000f      	movs	r7, r1
     1b0:	9305      	str	r3, [sp, #20]
	display_mono_construct(&display->parent,
     1b2:	4b0f      	ldr	r3, [pc, #60]	; (1f0 <ug2832hsweg04_construct+0x58>)
     1b4:	0029      	movs	r1, r5
{
     1b6:	9202      	str	r2, [sp, #8]
	display_mono_construct(&display->parent,
     1b8:	9300      	str	r3, [sp, #0]
     1ba:	2280      	movs	r2, #128	; 0x80
     1bc:	2320      	movs	r3, #32
     1be:	4e0d      	ldr	r6, [pc, #52]	; (1f4 <ug2832hsweg04_construct+0x5c>)
     1c0:	47b0      	blx	r6
	ssd1306_construct(&display->dc.parent, io, cs, res, dc);
     1c2:	9b05      	ldr	r3, [sp, #20]
     1c4:	9a03      	ldr	r2, [sp, #12]
     1c6:	9902      	ldr	r1, [sp, #8]
     1c8:	9300      	str	r3, [sp, #0]
     1ca:	0028      	movs	r0, r5
     1cc:	9b04      	ldr	r3, [sp, #16]
     1ce:	4d0a      	ldr	r5, [pc, #40]	; (1f8 <ug2832hsweg04_construct+0x60>)
     1d0:	47a8      	blx	r5
	framebuffer_construct(&display->framebuffer.parent, framebuffer, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_HEIGHT);
     1d2:	0020      	movs	r0, r4
     1d4:	0039      	movs	r1, r7
     1d6:	2320      	movs	r3, #32
     1d8:	2280      	movs	r2, #128	; 0x80
     1da:	4d08      	ldr	r5, [pc, #32]	; (1fc <ug2832hsweg04_construct+0x64>)
     1dc:	3018      	adds	r0, #24
     1de:	47a8      	blx	r5
	display_mono_init(me, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_PAGES);
     1e0:	0020      	movs	r0, r4
     1e2:	2204      	movs	r2, #4
     1e4:	2180      	movs	r1, #128	; 0x80
     1e6:	4b06      	ldr	r3, [pc, #24]	; (200 <ug2832hsweg04_construct+0x68>)
     1e8:	4798      	blx	r3
}
     1ea:	0020      	movs	r0, r4
     1ec:	b007      	add	sp, #28
     1ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1f0:	20000000 	.word	0x20000000
     1f4:	0000028d 	.word	0x0000028d
     1f8:	00000da9 	.word	0x00000da9
     1fc:	0000026d 	.word	0x0000026d
     200:	000003ad 	.word	0x000003ad

00000204 <framebuffer_put_page>:
/**
 * \brief Put a page from RAM to the buffer in RAM.
 */
void framebuffer_put_page(const struct display_mono *const me, const enum gfx_mono_color *const data,
                          const gfx_coord_t page, const gfx_coord_t page_offset, gfx_coord_t width)
{
     204:	b530      	push	{r4, r5, lr}
	const struct framebuffer * disp           = (const struct framebuffer *)me;
	const enum gfx_mono_color *data_pt        = data;
	gfx_coord_t *              framebuffer_pt = disp->fbpointer + ((page * disp->parent.width) + page_offset);
     206:	7905      	ldrb	r5, [r0, #4]
{
     208:	ac03      	add	r4, sp, #12
	gfx_coord_t *              framebuffer_pt = disp->fbpointer + ((page * disp->parent.width) + page_offset);
     20a:	436a      	muls	r2, r5
     20c:	18d2      	adds	r2, r2, r3
     20e:	68c3      	ldr	r3, [r0, #12]
{
     210:	7824      	ldrb	r4, [r4, #0]
	gfx_coord_t *              framebuffer_pt = disp->fbpointer + ((page * disp->parent.width) + page_offset);
     212:	189a      	adds	r2, r3, r2
     214:	2300      	movs	r3, #0

	do {
		*framebuffer_pt++ = *data_pt++;
     216:	5cc8      	ldrb	r0, [r1, r3]
     218:	54d0      	strb	r0, [r2, r3]
	} while (--width > 0);
     21a:	3301      	adds	r3, #1
     21c:	b2d8      	uxtb	r0, r3
     21e:	4284      	cmp	r4, r0
     220:	d1f9      	bne.n	216 <framebuffer_put_page+0x12>
}
     222:	bd30      	pop	{r4, r5, pc}

00000224 <framebuffer_put_byte>:
/**
 * \brief Put a byte to the buffer in RAM
 */
void framebuffer_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                          const uint8_t data)
{
     224:	b510      	push	{r4, lr}
	const struct framebuffer *disp = (const struct framebuffer *)me;

	*(disp->fbpointer + (page * disp->parent.width) + column) = data;
     226:	7904      	ldrb	r4, [r0, #4]
     228:	68c0      	ldr	r0, [r0, #12]
     22a:	4361      	muls	r1, r4
     22c:	1880      	adds	r0, r0, r2
     22e:	5443      	strb	r3, [r0, r1]
}
     230:	bd10      	pop	{r4, pc}

00000232 <framebuffer_get_byte>:
 */
uint8_t framebuffer_get_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column)
{
	const struct framebuffer *disp = (const struct framebuffer *)me;

	return *(disp->fbpointer + (page * disp->parent.width) + column);
     232:	7903      	ldrb	r3, [r0, #4]
     234:	4359      	muls	r1, r3
     236:	68c3      	ldr	r3, [r0, #12]
     238:	189b      	adds	r3, r3, r2
     23a:	5c58      	ldrb	r0, [r3, r1]
}
     23c:	4770      	bx	lr
	...

00000240 <framebuffer_draw_pixel>:
{
     240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	display_mono_draw_pixel(&disp->parent, x, y, color, disp->parent.width, disp->parent.height, 8);
     242:	2408      	movs	r4, #8
     244:	9402      	str	r4, [sp, #8]
     246:	7944      	ldrb	r4, [r0, #5]
     248:	9401      	str	r4, [sp, #4]
     24a:	7904      	ldrb	r4, [r0, #4]
     24c:	9400      	str	r4, [sp, #0]
     24e:	4c01      	ldr	r4, [pc, #4]	; (254 <framebuffer_draw_pixel+0x14>)
     250:	47a0      	blx	r4
}
     252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
     254:	00000301 	.word	0x00000301

00000258 <framebuffer_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the buffer in RAM
 */
void framebuffer_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                           const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     258:	b513      	push	{r0, r1, r4, lr}
     25a:	ac04      	add	r4, sp, #16
     25c:	7824      	ldrb	r4, [r4, #0]
	const struct framebuffer *disp = (const struct framebuffer *)me;

	display_mono_mask_byte(&disp->parent, page, column, pixel_mask, color);
     25e:	9400      	str	r4, [sp, #0]
     260:	4c01      	ldr	r4, [pc, #4]	; (268 <framebuffer_mask_byte+0x10>)
     262:	47a0      	blx	r4
}
     264:	bd13      	pop	{r0, r1, r4, pc}
     266:	46c0      	nop			; (mov r8, r8)
     268:	000002bf 	.word	0x000002bf

0000026c <framebuffer_construct>:
{
     26c:	b573      	push	{r0, r1, r4, r5, r6, lr}
     26e:	0004      	movs	r4, r0
     270:	000d      	movs	r5, r1
	display_mono_construct(&display->parent, NULL, width, height, &framebuffer_interface);
     272:	4904      	ldr	r1, [pc, #16]	; (284 <framebuffer_construct+0x18>)
     274:	4e04      	ldr	r6, [pc, #16]	; (288 <framebuffer_construct+0x1c>)
     276:	9100      	str	r1, [sp, #0]
     278:	2100      	movs	r1, #0
     27a:	47b0      	blx	r6
}
     27c:	0020      	movs	r0, r4
	display->fbpointer = framebuffer;
     27e:	60e5      	str	r5, [r4, #12]
}
     280:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
     282:	46c0      	nop			; (mov r8, r8)
     284:	20000014 	.word	0x20000014
     288:	0000028d 	.word	0x0000028d

0000028c <display_mono_construct>:
                                            const gfx_coord_t width, const gfx_coord_t height,
                                            struct display_mono_interface *const interface)
{
	me->dc        = dc;
	me->width     = width;
	me->height    = height;
     28c:	7143      	strb	r3, [r0, #5]
	me->interface = interface;
     28e:	9b00      	ldr	r3, [sp, #0]
	me->dc        = dc;
     290:	6001      	str	r1, [r0, #0]
	me->width     = width;
     292:	7102      	strb	r2, [r0, #4]
	me->interface = interface;
     294:	6083      	str	r3, [r0, #8]

	return me;
}
     296:	4770      	bx	lr

00000298 <display_mono_put_byte>:
/**
 * \brief Put a byte to the display controller RAM
 */
void display_mono_put_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                           const uint8_t data)
{
     298:	b570      	push	{r4, r5, r6, lr}
     29a:	0004      	movs	r4, r0
     29c:	0016      	movs	r6, r2
     29e:	001d      	movs	r5, r3
	me->dc->interface->set_page_address(me->dc, page);
     2a0:	6800      	ldr	r0, [r0, #0]
     2a2:	6843      	ldr	r3, [r0, #4]
     2a4:	689b      	ldr	r3, [r3, #8]
     2a6:	4798      	blx	r3
	me->dc->interface->set_column_address(me->dc, column);
     2a8:	6820      	ldr	r0, [r4, #0]
     2aa:	0031      	movs	r1, r6
     2ac:	6843      	ldr	r3, [r0, #4]
     2ae:	68db      	ldr	r3, [r3, #12]
     2b0:	4798      	blx	r3
	me->dc->interface->write_data(me->dc, data);
     2b2:	6820      	ldr	r0, [r4, #0]
     2b4:	0029      	movs	r1, r5
     2b6:	6843      	ldr	r3, [r0, #4]
     2b8:	681b      	ldr	r3, [r3, #0]
     2ba:	4798      	blx	r3
}
     2bc:	bd70      	pop	{r4, r5, r6, pc}

000002be <display_mono_mask_byte>:
/**
 * \brief Read/Modify/Write a byte on the display controller
 */
void display_mono_mask_byte(const struct display_mono *const me, const gfx_coord_t page, const gfx_coord_t column,
                            const enum gfx_mono_color pixel_mask, const enum gfx_mono_color color)
{
     2be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     2c0:	9301      	str	r3, [sp, #4]
     2c2:	ab08      	add	r3, sp, #32
     2c4:	781f      	ldrb	r7, [r3, #0]
	uint8_t temp = me->interface->get_byte(me, page, column);
     2c6:	6883      	ldr	r3, [r0, #8]
{
     2c8:	0004      	movs	r4, r0
	uint8_t temp = me->interface->get_byte(me, page, column);
     2ca:	681b      	ldr	r3, [r3, #0]
{
     2cc:	000d      	movs	r5, r1
     2ce:	0016      	movs	r6, r2
	uint8_t temp = me->interface->get_byte(me, page, column);
     2d0:	4798      	blx	r3
     2d2:	0003      	movs	r3, r0

	switch (color) {
     2d4:	2f01      	cmp	r7, #1
     2d6:	d006      	beq.n	2e6 <display_mono_mask_byte+0x28>
     2d8:	2f02      	cmp	r7, #2
     2da:	d00e      	beq.n	2fa <display_mono_mask_byte+0x3c>
     2dc:	2f00      	cmp	r7, #0
     2de:	d105      	bne.n	2ec <display_mono_mask_byte+0x2e>
	case GFX_PIXEL_SET:
		temp |= (uint8_t)pixel_mask;
		break;

	case GFX_PIXEL_CLR:
		temp &= ~(uint8_t)pixel_mask;
     2e0:	9a01      	ldr	r2, [sp, #4]
     2e2:	4393      	bics	r3, r2
     2e4:	e001      	b.n	2ea <display_mono_mask_byte+0x2c>
		temp |= (uint8_t)pixel_mask;
     2e6:	9a01      	ldr	r2, [sp, #4]
     2e8:	4313      	orrs	r3, r2
		break;

	case GFX_PIXEL_XOR:
		temp ^= (uint8_t)pixel_mask;
     2ea:	b2db      	uxtb	r3, r3

	default:
		break;
	}

	me->interface->put_byte(me, page, column, temp);
     2ec:	68a2      	ldr	r2, [r4, #8]
     2ee:	0029      	movs	r1, r5
     2f0:	6857      	ldr	r7, [r2, #4]
     2f2:	0020      	movs	r0, r4
     2f4:	0032      	movs	r2, r6
     2f6:	47b8      	blx	r7
}
     2f8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		temp ^= (uint8_t)pixel_mask;
     2fa:	9a01      	ldr	r2, [sp, #4]
     2fc:	4053      	eors	r3, r2
     2fe:	e7f4      	b.n	2ea <display_mono_mask_byte+0x2c>

00000300 <display_mono_draw_pixel>:
 * \brief Draw pixel to screen
 */
void display_mono_draw_pixel(const struct display_mono *const me, const gfx_coord_t x, const gfx_coord_t y,
                             const enum gfx_mono_color color, const gfx_coord_t width, const gfx_coord_t height,
                             const uint8_t pixels)
{
     300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     302:	9300      	str	r3, [sp, #0]
     304:	ab08      	add	r3, sp, #32
     306:	0014      	movs	r4, r2
     308:	781a      	ldrb	r2, [r3, #0]
     30a:	000f      	movs	r7, r1
     30c:	ab09      	add	r3, sp, #36	; 0x24
     30e:	a90a      	add	r1, sp, #40	; 0x28
     310:	0005      	movs	r5, r0
     312:	781b      	ldrb	r3, [r3, #0]
     314:	7809      	ldrb	r1, [r1, #0]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > width - 1) || (y > height - 1)) {
     316:	42ba      	cmp	r2, r7
     318:	d921      	bls.n	35e <display_mono_draw_pixel+0x5e>
     31a:	42a3      	cmp	r3, r4
     31c:	d91f      	bls.n	35e <display_mono_draw_pixel+0x5e>
		return;
	}

	page       = y / pixels;
     31e:	4b14      	ldr	r3, [pc, #80]	; (370 <display_mono_draw_pixel+0x70>)
     320:	0020      	movs	r0, r4
     322:	4798      	blx	r3
     324:	b2c6      	uxtb	r6, r0
	pixel_mask = (1 << (y - (page * 8)));
     326:	00f2      	lsls	r2, r6, #3
     328:	1aa2      	subs	r2, r4, r2
     32a:	2401      	movs	r4, #1
     32c:	4094      	lsls	r4, r2
     32e:	b2e3      	uxtb	r3, r4
     330:	9301      	str	r3, [sp, #4]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = me->interface->get_byte(me, page, x);
     332:	68ab      	ldr	r3, [r5, #8]
     334:	003a      	movs	r2, r7
     336:	681b      	ldr	r3, [r3, #0]
     338:	0031      	movs	r1, r6
     33a:	0028      	movs	r0, r5
     33c:	4798      	blx	r3

	switch (color) {
     33e:	9a00      	ldr	r2, [sp, #0]
	pixel_value = me->interface->get_byte(me, page, x);
     340:	0003      	movs	r3, r0
	switch (color) {
     342:	2a01      	cmp	r2, #1
     344:	d00c      	beq.n	360 <display_mono_draw_pixel+0x60>
     346:	2a02      	cmp	r2, #2
     348:	d00e      	beq.n	368 <display_mono_draw_pixel+0x68>
     34a:	2a00      	cmp	r2, #0
     34c:	d101      	bne.n	352 <display_mono_draw_pixel+0x52>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
		break;

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     34e:	43a3      	bics	r3, r4
		break;

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     350:	b2db      	uxtb	r3, r3

	default:
		break;
	}

	me->interface->put_byte(me, page, x, pixel_value);
     352:	68aa      	ldr	r2, [r5, #8]
     354:	0031      	movs	r1, r6
     356:	6854      	ldr	r4, [r2, #4]
     358:	0028      	movs	r0, r5
     35a:	003a      	movs	r2, r7
     35c:	47a0      	blx	r4
}
     35e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		pixel_value |= pixel_mask;
     360:	9a01      	ldr	r2, [sp, #4]
     362:	4302      	orrs	r2, r0
		pixel_value ^= pixel_mask;
     364:	0013      	movs	r3, r2
     366:	e7f3      	b.n	350 <display_mono_draw_pixel+0x50>
     368:	9a01      	ldr	r2, [sp, #4]
     36a:	4042      	eors	r2, r0
     36c:	e7fa      	b.n	364 <display_mono_draw_pixel+0x64>
     36e:	46c0      	nop			; (mov r8, r8)
     370:	0000139d 	.word	0x0000139d

00000374 <display_mono_put_page>:
/**
 * \brief Put a page from RAM to the display controller.
 */
void display_mono_put_page(const struct display_mono *const me, const enum gfx_mono_color *data, const gfx_coord_t page,
                           const gfx_coord_t page_offset, gfx_coord_t width)
{
     374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     376:	0006      	movs	r6, r0
     378:	001f      	movs	r7, r3
	me->dc->interface->set_page_address(me->dc, page);
     37a:	6800      	ldr	r0, [r0, #0]
{
     37c:	ab06      	add	r3, sp, #24
     37e:	781d      	ldrb	r5, [r3, #0]
	me->dc->interface->set_page_address(me->dc, page);
     380:	6843      	ldr	r3, [r0, #4]
{
     382:	000c      	movs	r4, r1
	me->dc->interface->set_page_address(me->dc, page);
     384:	689b      	ldr	r3, [r3, #8]
{
     386:	0011      	movs	r1, r2
	me->dc->interface->set_page_address(me->dc, page);
     388:	4798      	blx	r3
	me->dc->interface->set_column_address(me->dc, page_offset);
     38a:	6830      	ldr	r0, [r6, #0]
     38c:	0039      	movs	r1, r7
     38e:	6843      	ldr	r3, [r0, #4]

	do {
		me->dc->interface->write_data(me->dc, *data++);
	} while (--width);
     390:	1965      	adds	r5, r4, r5
	me->dc->interface->set_column_address(me->dc, page_offset);
     392:	68db      	ldr	r3, [r3, #12]
     394:	4798      	blx	r3
	} while (--width);
     396:	b2ed      	uxtb	r5, r5
		me->dc->interface->write_data(me->dc, *data++);
     398:	6830      	ldr	r0, [r6, #0]
     39a:	7821      	ldrb	r1, [r4, #0]
     39c:	6843      	ldr	r3, [r0, #4]
	} while (--width);
     39e:	3401      	adds	r4, #1
		me->dc->interface->write_data(me->dc, *data++);
     3a0:	681b      	ldr	r3, [r3, #0]
     3a2:	4798      	blx	r3
	} while (--width);
     3a4:	b2e3      	uxtb	r3, r4
     3a6:	429d      	cmp	r5, r3
     3a8:	d1f6      	bne.n	398 <display_mono_put_page+0x24>
}
     3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000003ac <display_mono_init>:

/**
 * \brief Initialize abstract display controller and abstract display.
 */
void display_mono_init(const struct display_mono *const me, const gfx_coord_t width, const uint8_t pages)
{
     3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     3ae:	0004      	movs	r4, r0
	uint8_t page = 0;

	if (me->dc) {
     3b0:	6800      	ldr	r0, [r0, #0]
{
     3b2:	b085      	sub	sp, #20
     3b4:	9102      	str	r1, [sp, #8]
     3b6:	9203      	str	r2, [sp, #12]
	if (me->dc) {
     3b8:	2800      	cmp	r0, #0
     3ba:	d003      	beq.n	3c4 <display_mono_init+0x18>
		me->dc->interface->set_start_line_address(me->dc, 0);
     3bc:	6843      	ldr	r3, [r0, #4]
     3be:	2100      	movs	r1, #0
     3c0:	691b      	ldr	r3, [r3, #16]
     3c2:	4798      	blx	r3
	}
	for (; page < pages; page++) {
     3c4:	2600      	movs	r6, #0
     3c6:	b2f3      	uxtb	r3, r6
     3c8:	9301      	str	r3, [sp, #4]
     3ca:	9b03      	ldr	r3, [sp, #12]
     3cc:	429e      	cmp	r6, r3
     3ce:	d00f      	beq.n	3f0 <display_mono_init+0x44>
     3d0:	2500      	movs	r5, #0
     3d2:	e007      	b.n	3e4 <display_mono_init+0x38>
		uint8_t column = 0;

		for (; column < width; column++) {
			me->interface->put_byte(me, page, column, 0x00);
     3d4:	68a3      	ldr	r3, [r4, #8]
     3d6:	0020      	movs	r0, r4
     3d8:	685b      	ldr	r3, [r3, #4]
     3da:	9901      	ldr	r1, [sp, #4]
     3dc:	001f      	movs	r7, r3
     3de:	2300      	movs	r3, #0
     3e0:	47b8      	blx	r7
		for (; column < width; column++) {
     3e2:	3501      	adds	r5, #1
     3e4:	9b02      	ldr	r3, [sp, #8]
     3e6:	b2ea      	uxtb	r2, r5
     3e8:	429d      	cmp	r5, r3
     3ea:	d1f3      	bne.n	3d4 <display_mono_init+0x28>
	for (; page < pages; page++) {
     3ec:	3601      	adds	r6, #1
     3ee:	e7ea      	b.n	3c6 <display_mono_init+0x1a>
		}
	}
}
     3f0:	b005      	add	sp, #20
     3f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000003f4 <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
     3f4:	e7fe      	b.n	3f4 <Dummy_Handler>
	...

000003f8 <Reset_Handler>:
	if (pSrc != pDest) {
     3f8:	4925      	ldr	r1, [pc, #148]	; (490 <Reset_Handler+0x98>)
     3fa:	4826      	ldr	r0, [pc, #152]	; (494 <Reset_Handler+0x9c>)
{
     3fc:	b570      	push	{r4, r5, r6, lr}
	if (pSrc != pDest) {
     3fe:	4281      	cmp	r1, r0
     400:	d00a      	beq.n	418 <Reset_Handler+0x20>
			*pDest++ = *pSrc++;
     402:	4b25      	ldr	r3, [pc, #148]	; (498 <Reset_Handler+0xa0>)
     404:	1ec4      	subs	r4, r0, #3
     406:	2200      	movs	r2, #0
     408:	42a3      	cmp	r3, r4
     40a:	d303      	bcc.n	414 <Reset_Handler+0x1c>
     40c:	3303      	adds	r3, #3
     40e:	1a1a      	subs	r2, r3, r0
     410:	0892      	lsrs	r2, r2, #2
     412:	0092      	lsls	r2, r2, #2
     414:	4b21      	ldr	r3, [pc, #132]	; (49c <Reset_Handler+0xa4>)
     416:	4798      	blx	r3
		*pDest++ = 0;
     418:	4821      	ldr	r0, [pc, #132]	; (4a0 <Reset_Handler+0xa8>)
     41a:	4b22      	ldr	r3, [pc, #136]	; (4a4 <Reset_Handler+0xac>)
     41c:	1ec1      	subs	r1, r0, #3
     41e:	2200      	movs	r2, #0
     420:	4299      	cmp	r1, r3
     422:	d803      	bhi.n	42c <Reset_Handler+0x34>
     424:	3303      	adds	r3, #3
     426:	1a1a      	subs	r2, r3, r0
     428:	0892      	lsrs	r2, r2, #2
     42a:	0092      	lsls	r2, r2, #2
     42c:	2100      	movs	r1, #0
     42e:	4b1e      	ldr	r3, [pc, #120]	; (4a8 <Reset_Handler+0xb0>)
     430:	4798      	blx	r3
	SCB->VTOR = ((uint32_t)pSrc & SCB_VTOR_TBLOFF_Msk);
     432:	22ff      	movs	r2, #255	; 0xff
     434:	4b1d      	ldr	r3, [pc, #116]	; (4ac <Reset_Handler+0xb4>)
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     436:	2103      	movs	r1, #3
	SCB->VTOR = ((uint32_t)pSrc & SCB_VTOR_TBLOFF_Msk);
     438:	4393      	bics	r3, r2
     43a:	4a1d      	ldr	r2, [pc, #116]	; (4b0 <Reset_Handler+0xb8>)
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     43c:	250c      	movs	r5, #12
	SCB->VTOR = ((uint32_t)pSrc & SCB_VTOR_TBLOFF_Msk);
     43e:	6093      	str	r3, [r2, #8]
	SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     440:	2202      	movs	r2, #2
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     442:	2408      	movs	r4, #8
	DMAC->QOSCTRL.bit.DQOS   = 2;
     444:	2630      	movs	r6, #48	; 0x30
	SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     446:	4b1b      	ldr	r3, [pc, #108]	; (4b4 <Reset_Handler+0xbc>)
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     448:	481b      	ldr	r0, [pc, #108]	; (4b8 <Reset_Handler+0xc0>)
	SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     44a:	625a      	str	r2, [r3, #36]	; 0x24
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     44c:	78c3      	ldrb	r3, [r0, #3]
     44e:	438b      	bics	r3, r1
     450:	4313      	orrs	r3, r2
     452:	70c3      	strb	r3, [r0, #3]
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     454:	78c3      	ldrb	r3, [r0, #3]
     456:	43ab      	bics	r3, r5
     458:	4323      	orrs	r3, r4
     45a:	70c3      	strb	r3, [r0, #3]
	DMAC->QOSCTRL.bit.DQOS   = 2;
     45c:	4b17      	ldr	r3, [pc, #92]	; (4bc <Reset_Handler+0xc4>)
     45e:	7b98      	ldrb	r0, [r3, #14]
     460:	43b0      	bics	r0, r6
     462:	0006      	movs	r6, r0
     464:	2020      	movs	r0, #32
     466:	4330      	orrs	r0, r6
     468:	7398      	strb	r0, [r3, #14]
	DMAC->QOSCTRL.bit.FQOS   = 2;
     46a:	7b98      	ldrb	r0, [r3, #14]
     46c:	43a8      	bics	r0, r5
     46e:	4304      	orrs	r4, r0
     470:	739c      	strb	r4, [r3, #14]
	DMAC->QOSCTRL.bit.WRBQOS = 2;
     472:	7b98      	ldrb	r0, [r3, #14]
     474:	4388      	bics	r0, r1
     476:	4302      	orrs	r2, r0
     478:	739a      	strb	r2, [r3, #14]
	NVMCTRL->CTRLB.bit.MANW = 1;
     47a:	2380      	movs	r3, #128	; 0x80
     47c:	4a10      	ldr	r2, [pc, #64]	; (4c0 <Reset_Handler+0xc8>)
     47e:	6851      	ldr	r1, [r2, #4]
     480:	430b      	orrs	r3, r1
     482:	6053      	str	r3, [r2, #4]
	__libc_init_array();
     484:	4b0f      	ldr	r3, [pc, #60]	; (4c4 <Reset_Handler+0xcc>)
     486:	4798      	blx	r3
	main();
     488:	4b0f      	ldr	r3, [pc, #60]	; (4c8 <Reset_Handler+0xd0>)
     48a:	4798      	blx	r3
	while (1)
     48c:	e7fe      	b.n	48c <Reset_Handler+0x94>
     48e:	46c0      	nop			; (mov r8, r8)
     490:	00001890 	.word	0x00001890
     494:	20000000 	.word	0x20000000
     498:	2000004c 	.word	0x2000004c
     49c:	000014fd 	.word	0x000014fd
     4a0:	2000004c 	.word	0x2000004c
     4a4:	200002b4 	.word	0x200002b4
     4a8:	0000150f 	.word	0x0000150f
     4ac:	00000000 	.word	0x00000000
     4b0:	e000ed00 	.word	0xe000ed00
     4b4:	410070fc 	.word	0x410070fc
     4b8:	41005000 	.word	0x41005000
     4bc:	41004800 	.word	0x41004800
     4c0:	41004000 	.word	0x41004000
     4c4:	000014b5 	.word	0x000014b5
     4c8:	00000b55 	.word	0x00000b55

000004cc <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
     4cc:	4b0e      	ldr	r3, [pc, #56]	; (508 <_sysctrl_init_sources+0x3c>)
     4ce:	6a18      	ldr	r0, [r3, #32]
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
     4d0:	6a19      	ldr	r1, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
     4d2:	0f89      	lsrs	r1, r1, #30
     4d4:	078a      	lsls	r2, r1, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
     4d6:	490d      	ldr	r1, [pc, #52]	; (50c <_sysctrl_init_sources+0x40>)
     4d8:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
     4da:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
     4dc:	490c      	ldr	r1, [pc, #48]	; (510 <_sysctrl_init_sources+0x44>)
     4de:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
     4e0:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     4e2:	2202      	movs	r2, #2
     4e4:	6999      	ldr	r1, [r3, #24]
     4e6:	430a      	orrs	r2, r1
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
     4e8:	211f      	movs	r1, #31
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     4ea:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
     4ec:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
     4ee:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
     4f0:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
     4f2:	391e      	subs	r1, #30
     4f4:	68da      	ldr	r2, [r3, #12]
     4f6:	08d2      	lsrs	r2, r2, #3
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
     4f8:	420a      	tst	r2, r1
     4fa:	d0fb      	beq.n	4f4 <_sysctrl_init_sources+0x28>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
     4fc:	2280      	movs	r2, #128	; 0x80
     4fe:	6a19      	ldr	r1, [r3, #32]
     500:	430a      	orrs	r2, r1
     502:	621a      	str	r2, [r3, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
     504:	4770      	bx	lr
     506:	46c0      	nop			; (mov r8, r8)
     508:	40000800 	.word	0x40000800
     50c:	0fff0000 	.word	0x0fff0000
     510:	00000302 	.word	0x00000302

00000514 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
     514:	2102      	movs	r1, #2
     516:	4a02      	ldr	r2, [pc, #8]	; (520 <_sysctrl_init_referenced_generators+0xc>)
     518:	6993      	ldr	r3, [r2, #24]
     51a:	438b      	bics	r3, r1
     51c:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
     51e:	4770      	bx	lr
     520:	40000800 	.word	0x40000800

00000524 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     524:	b570      	push	{r4, r5, r6, lr}
     526:	0004      	movs	r4, r0
     528:	000d      	movs	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
     52a:	2800      	cmp	r0, #0
     52c:	d002      	beq.n	534 <spi_m_sync_init+0x10>
     52e:	0008      	movs	r0, r1
     530:	1e43      	subs	r3, r0, #1
     532:	4198      	sbcs	r0, r3
     534:	4909      	ldr	r1, [pc, #36]	; (55c <spi_m_sync_init+0x38>)
     536:	4b0a      	ldr	r3, [pc, #40]	; (560 <spi_m_sync_init+0x3c>)
     538:	2240      	movs	r2, #64	; 0x40
     53a:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
	rc            = _spi_m_sync_init(&spi->dev, hw);
     53c:	0029      	movs	r1, r5
     53e:	4b09      	ldr	r3, [pc, #36]	; (564 <spi_m_sync_init+0x40>)
	spi->dev.prvt = (void *)hw;
     540:	6065      	str	r5, [r4, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     542:	1d20      	adds	r0, r4, #4
     544:	4798      	blx	r3

	if (rc < 0) {
     546:	2800      	cmp	r0, #0
     548:	db06      	blt.n	558 <spi_m_sync_init+0x34>

	spi->flags    = SPI_DEACTIVATE_NEXT;
	spi->io.read  = _spi_m_sync_io_read;
	spi->io.write = _spi_m_sync_io_write;

	return ERR_NONE;
     54a:	2000      	movs	r0, #0
	spi->flags    = SPI_DEACTIVATE_NEXT;
     54c:	4b06      	ldr	r3, [pc, #24]	; (568 <spi_m_sync_init+0x44>)
     54e:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
     550:	4b06      	ldr	r3, [pc, #24]	; (56c <spi_m_sync_init+0x48>)
     552:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
     554:	4b06      	ldr	r3, [pc, #24]	; (570 <spi_m_sync_init+0x4c>)
     556:	60e3      	str	r3, [r4, #12]
}
     558:	bd70      	pop	{r4, r5, r6, pc}
     55a:	46c0      	nop			; (mov r8, r8)
     55c:	0000151e 	.word	0x0000151e
     560:	00000ad7 	.word	0x00000ad7
     564:	0000109d 	.word	0x0000109d
     568:	ffff8000 	.word	0xffff8000
     56c:	00000615 	.word	0x00000615
     570:	000005dd 	.word	0x000005dd

00000574 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
     574:	b510      	push	{r4, lr}
     576:	0004      	movs	r4, r0
	ASSERT(spi);
     578:	1e43      	subs	r3, r0, #1
     57a:	4198      	sbcs	r0, r3
     57c:	2257      	movs	r2, #87	; 0x57
     57e:	4904      	ldr	r1, [pc, #16]	; (590 <spi_m_sync_enable+0x1c>)
     580:	4b04      	ldr	r3, [pc, #16]	; (594 <spi_m_sync_enable+0x20>)
     582:	b2c0      	uxtb	r0, r0
     584:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
     586:	4b04      	ldr	r3, [pc, #16]	; (598 <spi_m_sync_enable+0x24>)
     588:	1d20      	adds	r0, r4, #4
     58a:	4798      	blx	r3
}
     58c:	bd10      	pop	{r4, pc}
     58e:	46c0      	nop			; (mov r8, r8)
     590:	0000151e 	.word	0x0000151e
     594:	00000ad7 	.word	0x00000ad7
     598:	0000122d 	.word	0x0000122d

0000059c <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
     59c:	b530      	push	{r4, r5, lr}
     59e:	0004      	movs	r4, r0
     5a0:	000d      	movs	r5, r1
     5a2:	b087      	sub	sp, #28
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
     5a4:	2800      	cmp	r0, #0
     5a6:	d002      	beq.n	5ae <spi_m_sync_transfer+0x12>
     5a8:	0008      	movs	r0, r1
     5aa:	1e43      	subs	r3, r0, #1
     5ac:	4198      	sbcs	r0, r3
     5ae:	22b3      	movs	r2, #179	; 0xb3
     5b0:	4907      	ldr	r1, [pc, #28]	; (5d0 <spi_m_sync_transfer+0x34>)
     5b2:	4b08      	ldr	r3, [pc, #32]	; (5d4 <spi_m_sync_transfer+0x38>)
     5b4:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
     5b6:	682b      	ldr	r3, [r5, #0]
	msg.rxbuf = p_xfer->rxbuf;
	msg.size  = p_xfer->size;
	return _spi_m_sync_trans(&spi->dev, &msg);
     5b8:	1d20      	adds	r0, r4, #4
	msg.txbuf = p_xfer->txbuf;
     5ba:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
     5bc:	686b      	ldr	r3, [r5, #4]
	return _spi_m_sync_trans(&spi->dev, &msg);
     5be:	a903      	add	r1, sp, #12
	msg.rxbuf = p_xfer->rxbuf;
     5c0:	9304      	str	r3, [sp, #16]
	msg.size  = p_xfer->size;
     5c2:	68ab      	ldr	r3, [r5, #8]
     5c4:	9301      	str	r3, [sp, #4]
     5c6:	9305      	str	r3, [sp, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
     5c8:	4b03      	ldr	r3, [pc, #12]	; (5d8 <spi_m_sync_transfer+0x3c>)
     5ca:	4798      	blx	r3
}
     5cc:	b007      	add	sp, #28
     5ce:	bd30      	pop	{r4, r5, pc}
     5d0:	0000151e 	.word	0x0000151e
     5d4:	00000ad7 	.word	0x00000ad7
     5d8:	00001259 	.word	0x00001259

000005dc <_spi_m_sync_io_write>:
{
     5dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
     5de:	0004      	movs	r4, r0
	ASSERT(io);
     5e0:	1e43      	subs	r3, r0, #1
     5e2:	4198      	sbcs	r0, r3
{
     5e4:	000e      	movs	r6, r1
     5e6:	0015      	movs	r5, r2
	ASSERT(io);
     5e8:	4907      	ldr	r1, [pc, #28]	; (608 <_spi_m_sync_io_write+0x2c>)
     5ea:	22a3      	movs	r2, #163	; 0xa3
     5ec:	4b07      	ldr	r3, [pc, #28]	; (60c <_spi_m_sync_io_write+0x30>)
     5ee:	b2c0      	uxtb	r0, r0
     5f0:	4798      	blx	r3
	xfer.rxbuf = 0;
     5f2:	2300      	movs	r3, #0
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     5f4:	0020      	movs	r0, r4
	xfer.rxbuf = 0;
     5f6:	9302      	str	r3, [sp, #8]
	return spi_m_sync_transfer(spi, &xfer);
     5f8:	a901      	add	r1, sp, #4
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <_spi_m_sync_io_write+0x34>)
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     5fc:	380c      	subs	r0, #12
	xfer.txbuf = (uint8_t *)buf;
     5fe:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
     600:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
     602:	4798      	blx	r3
}
     604:	b004      	add	sp, #16
     606:	bd70      	pop	{r4, r5, r6, pc}
     608:	0000151e 	.word	0x0000151e
     60c:	00000ad7 	.word	0x00000ad7
     610:	0000059d 	.word	0x0000059d

00000614 <_spi_m_sync_io_read>:
{
     614:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
     616:	0004      	movs	r4, r0
	ASSERT(io);
     618:	1e43      	subs	r3, r0, #1
     61a:	4198      	sbcs	r0, r3
{
     61c:	000e      	movs	r6, r1
     61e:	0015      	movs	r5, r2
	ASSERT(io);
     620:	4907      	ldr	r1, [pc, #28]	; (640 <_spi_m_sync_io_read+0x2c>)
     622:	2287      	movs	r2, #135	; 0x87
     624:	4b07      	ldr	r3, [pc, #28]	; (644 <_spi_m_sync_io_read+0x30>)
     626:	b2c0      	uxtb	r0, r0
     628:	4798      	blx	r3
	xfer.txbuf = 0;
     62a:	2300      	movs	r3, #0
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     62c:	0020      	movs	r0, r4
	xfer.txbuf = 0;
     62e:	9301      	str	r3, [sp, #4]
	return spi_m_sync_transfer(spi, &xfer);
     630:	a901      	add	r1, sp, #4
     632:	4b05      	ldr	r3, [pc, #20]	; (648 <_spi_m_sync_io_read+0x34>)
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     634:	380c      	subs	r0, #12
	xfer.rxbuf = buf;
     636:	9602      	str	r6, [sp, #8]
	xfer.size  = length;
     638:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
     63a:	4798      	blx	r3
}
     63c:	b004      	add	sp, #16
     63e:	bd70      	pop	{r4, r5, r6, pc}
     640:	0000151e 	.word	0x0000151e
     644:	00000ad7 	.word	0x00000ad7
     648:	0000059d 	.word	0x0000059d

0000064c <gfx_mono_text_construct>:
/**
 * \brief Construct GFX mono text
 */
struct gfx_mono_text *gfx_mono_text_construct(struct gfx_mono_text *const me, struct gfx_mono *const gfx)
{
	me->gfx = gfx;
     64c:	6001      	str	r1, [r0, #0]

	return me;
}
     64e:	4770      	bx	lr

00000650 <gfx_mono_text_draw_char>:
/**
 * \brief Draws a character to the display
 */
void gfx_mono_text_draw_char(const struct gfx_mono_text *const me, const uint8_t c, const gfx_coord_t x,
                             const gfx_coord_t y, const struct font *font)
{
     650:	b5f0      	push	{r4, r5, r6, r7, lr}
	gfx_mono_draw_filled_rect(me->gfx, x, y, font->width, font->height, GFX_PIXEL_CLR);
     652:	2600      	movs	r6, #0
{
     654:	b08b      	sub	sp, #44	; 0x2c
     656:	9d10      	ldr	r5, [sp, #64]	; 0x40
     658:	9005      	str	r0, [sp, #20]
     65a:	9206      	str	r2, [sp, #24]
     65c:	9307      	str	r3, [sp, #28]
	gfx_mono_draw_filled_rect(me->gfx, x, y, font->width, font->height, GFX_PIXEL_CLR);
     65e:	7a2b      	ldrb	r3, [r5, #8]
     660:	9601      	str	r6, [sp, #4]
     662:	7a6a      	ldrb	r2, [r5, #9]
{
     664:	000c      	movs	r4, r1
	gfx_mono_draw_filled_rect(me->gfx, x, y, font->width, font->height, GFX_PIXEL_CLR);
     666:	9200      	str	r2, [sp, #0]
     668:	9906      	ldr	r1, [sp, #24]
     66a:	9a07      	ldr	r2, [sp, #28]
     66c:	6800      	ldr	r0, [r0, #0]
     66e:	4f29      	ldr	r7, [pc, #164]	; (714 <gfx_mono_text_draw_char+0xc4>)
     670:	47b8      	blx	r7

	switch (font->type) {
     672:	782b      	ldrb	r3, [r5, #0]
     674:	4928      	ldr	r1, [pc, #160]	; (718 <gfx_mono_text_draw_char+0xc8>)
     676:	42b3      	cmp	r3, r6
     678:	d146      	bne.n	708 <gfx_mono_text_draw_char+0xb8>
	uint8_t               i;
	gfx_coord_t           inc_x = x;
	gfx_coord_t           inc_y = y;

	/* Sanity check on parameters, assert if font is NULL. */
	ASSERT(font != NULL);
     67a:	4b28      	ldr	r3, [pc, #160]	; (71c <gfx_mono_text_draw_char+0xcc>)
     67c:	22f5      	movs	r2, #245	; 0xf5
     67e:	2001      	movs	r0, #1
     680:	4798      	blx	r3

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     682:	7a2b      	ldrb	r3, [r5, #8]
     684:	08d9      	lsrs	r1, r3, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     686:	075b      	lsls	r3, r3, #29
     688:	d000      	beq.n	68c <gfx_mono_text_draw_char+0x3c>
		char_row_size++;
     68a:	3101      	adds	r1, #1
	}

	glyph_data_offset = char_row_size * font->height * ((uint8_t)ch - font->first_char);
     68c:	7a6b      	ldrb	r3, [r5, #9]
     68e:	9303      	str	r3, [sp, #12]
     690:	7aab      	ldrb	r3, [r5, #10]
     692:	1ae4      	subs	r4, r4, r3
     694:	9b03      	ldr	r3, [sp, #12]
     696:	435c      	muls	r4, r3
     698:	434c      	muls	r4, r1
	glyph_data        = font->data.progmem + glyph_data_offset;
     69a:	686b      	ldr	r3, [r5, #4]
     69c:	b2a4      	uxth	r4, r4
     69e:	191b      	adds	r3, r3, r4
     6a0:	9304      	str	r3, [sp, #16]
	rows_left         = font->height;
     6a2:	9b03      	ldr	r3, [sp, #12]
     6a4:	9302      	str	r3, [sp, #8]

	do {
		uint8_t glyph_byte   = 0;
     6a6:	2600      	movs	r6, #0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     6a8:	0034      	movs	r4, r6
     6aa:	9a03      	ldr	r2, [sp, #12]
     6ac:	9b07      	ldr	r3, [sp, #28]
     6ae:	189b      	adds	r3, r3, r2
     6b0:	9a02      	ldr	r2, [sp, #8]
     6b2:	1a9b      	subs	r3, r3, r2
     6b4:	b2db      	uxtb	r3, r3
     6b6:	9309      	str	r3, [sp, #36]	; 0x24
		uint8_t pixelsToDraw = font->width;
     6b8:	7a2b      	ldrb	r3, [r5, #8]
     6ba:	9308      	str	r3, [sp, #32]
		for (i = 0; i < pixelsToDraw; i++) {
     6bc:	9b06      	ldr	r3, [sp, #24]
     6be:	1919      	adds	r1, r3, r4
     6c0:	9b08      	ldr	r3, [sp, #32]
     6c2:	b2c9      	uxtb	r1, r1
     6c4:	42a3      	cmp	r3, r4
     6c6:	d107      	bne.n	6d8 <gfx_mono_text_draw_char+0x88>
			glyph_byte <<= 1;
		}

		inc_y += 1;
		inc_x = x;
		rows_left--;
     6c8:	9f02      	ldr	r7, [sp, #8]
     6ca:	3f01      	subs	r7, #1
     6cc:	b2fb      	uxtb	r3, r7
     6ce:	9302      	str	r3, [sp, #8]
	} while (rows_left > 0);
     6d0:	2b00      	cmp	r3, #0
     6d2:	d1e8      	bne.n	6a6 <gfx_mono_text_draw_char+0x56>
}
     6d4:	b00b      	add	sp, #44	; 0x2c
     6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     6d8:	2307      	movs	r3, #7
     6da:	421c      	tst	r4, r3
     6dc:	d103      	bne.n	6e6 <gfx_mono_text_draw_char+0x96>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     6de:	9b04      	ldr	r3, [sp, #16]
     6e0:	781e      	ldrb	r6, [r3, #0]
				glyph_data++;
     6e2:	3301      	adds	r3, #1
     6e4:	9304      	str	r3, [sp, #16]
			if ((glyph_byte & 0x80)) {
     6e6:	b273      	sxtb	r3, r6
     6e8:	2b00      	cmp	r3, #0
     6ea:	da08      	bge.n	6fe <gfx_mono_text_draw_char+0xae>
				me->gfx->display->interface->draw_pixel(me->gfx->display, inc_x, inc_y, GFX_PIXEL_SET);
     6ec:	9b05      	ldr	r3, [sp, #20]
     6ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	6818      	ldr	r0, [r3, #0]
     6f4:	6883      	ldr	r3, [r0, #8]
     6f6:	68db      	ldr	r3, [r3, #12]
     6f8:	001f      	movs	r7, r3
     6fa:	2301      	movs	r3, #1
     6fc:	47b8      	blx	r7
			glyph_byte <<= 1;
     6fe:	0076      	lsls	r6, r6, #1
		for (i = 0; i < pixelsToDraw; i++) {
     700:	3401      	adds	r4, #1
			glyph_byte <<= 1;
     702:	b2f6      	uxtb	r6, r6
		for (i = 0; i < pixelsToDraw; i++) {
     704:	b2e4      	uxtb	r4, r4
     706:	e7d9      	b.n	6bc <gfx_mono_text_draw_char+0x6c>
		ASSERT(false);
     708:	2244      	movs	r2, #68	; 0x44
     70a:	0030      	movs	r0, r6
     70c:	4b03      	ldr	r3, [pc, #12]	; (71c <gfx_mono_text_draw_char+0xcc>)
     70e:	4798      	blx	r3
}
     710:	e7e0      	b.n	6d4 <gfx_mono_text_draw_char+0x84>
     712:	46c0      	nop			; (mov r8, r8)
     714:	00000985 	.word	0x00000985
     718:	0000153a 	.word	0x0000153a
     71c:	00000ad7 	.word	0x00000ad7

00000720 <gfx_mono_text_draw_string>:
{
     720:	b5f0      	push	{r4, r5, r6, r7, lr}
     722:	b085      	sub	sp, #20
     724:	9003      	str	r0, [sp, #12]
	ASSERT(str != NULL);
     726:	0008      	movs	r0, r1
{
     728:	001e      	movs	r6, r3
	ASSERT(str != NULL);
     72a:	1e43      	subs	r3, r0, #1
     72c:	4198      	sbcs	r0, r3
     72e:	4f16      	ldr	r7, [pc, #88]	; (788 <gfx_mono_text_draw_string+0x68>)
     730:	4d16      	ldr	r5, [pc, #88]	; (78c <gfx_mono_text_draw_string+0x6c>)
{
     732:	9202      	str	r2, [sp, #8]
	ASSERT(str != NULL);
     734:	b2c0      	uxtb	r0, r0
     736:	2253      	movs	r2, #83	; 0x53
{
     738:	000c      	movs	r4, r1
	ASSERT(str != NULL);
     73a:	0039      	movs	r1, r7
     73c:	47a8      	blx	r5
	ASSERT(font != NULL);
     73e:	980a      	ldr	r0, [sp, #40]	; 0x28
     740:	2254      	movs	r2, #84	; 0x54
     742:	1e43      	subs	r3, r0, #1
     744:	4198      	sbcs	r0, r3
     746:	0039      	movs	r1, r7
     748:	b2c0      	uxtb	r0, r0
     74a:	47a8      	blx	r5
     74c:	9d02      	ldr	r5, [sp, #8]
		if (*str == '\n') {
     74e:	7821      	ldrb	r1, [r4, #0]
     750:	290a      	cmp	r1, #10
     752:	d10b      	bne.n	76c <gfx_mono_text_draw_string+0x4c>
			y += font->height + 1;
     754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			x = start_of_string_position_x;
     756:	9d02      	ldr	r5, [sp, #8]
			y += font->height + 1;
     758:	7a5b      	ldrb	r3, [r3, #9]
     75a:	3301      	adds	r3, #1
     75c:	18f6      	adds	r6, r6, r3
     75e:	b2f6      	uxtb	r6, r6
	} while (*(++str));
     760:	7863      	ldrb	r3, [r4, #1]
     762:	3401      	adds	r4, #1
     764:	2b00      	cmp	r3, #0
     766:	d1f2      	bne.n	74e <gfx_mono_text_draw_string+0x2e>
}
     768:	b005      	add	sp, #20
     76a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (*str == '\r') {
     76c:	290d      	cmp	r1, #13
     76e:	d0f7      	beq.n	760 <gfx_mono_text_draw_string+0x40>
			gfx_mono_text_draw_char(me, *str, x, y, font);
     770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     772:	002a      	movs	r2, r5
     774:	9300      	str	r3, [sp, #0]
     776:	9803      	ldr	r0, [sp, #12]
     778:	0033      	movs	r3, r6
     77a:	4f05      	ldr	r7, [pc, #20]	; (790 <gfx_mono_text_draw_string+0x70>)
     77c:	47b8      	blx	r7
			x += font->width;
     77e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     780:	7a1b      	ldrb	r3, [r3, #8]
     782:	18ed      	adds	r5, r5, r3
     784:	b2ed      	uxtb	r5, r5
     786:	e7eb      	b.n	760 <gfx_mono_text_draw_string+0x40>
     788:	0000153a 	.word	0x0000153a
     78c:	00000ad7 	.word	0x00000ad7
     790:	00000651 	.word	0x00000651

00000794 <gfx_mono_construct>:
/**
 * \brief Construct GFX mono
 */
struct gfx_mono *gfx_mono_construct(struct gfx_mono *const me, struct display_mono *const d)
{
	me->display = d;
     794:	6001      	str	r1, [r0, #0]

	return me;
}
     796:	4770      	bx	lr

00000798 <gfx_mono_draw_horizontal_line>:
/**
 * \brief Draw a horizontal line, one pixel wide (generic implementation)
 */
void gfx_mono_draw_horizontal_line(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t length,
                                   enum gfx_mono_color color)
{
     798:	b5f0      	push	{r4, r5, r6, r7, lr}
     79a:	001c      	movs	r4, r3
     79c:	b085      	sub	sp, #20
     79e:	ab0a      	add	r3, sp, #40	; 0x28
     7a0:	9101      	str	r1, [sp, #4]
     7a2:	7819      	ldrb	r1, [r3, #0]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > me->display->width) {
     7a4:	6803      	ldr	r3, [r0, #0]
{
     7a6:	0005      	movs	r5, r0
	if (x + length > me->display->width) {
     7a8:	9801      	ldr	r0, [sp, #4]
     7aa:	791b      	ldrb	r3, [r3, #4]
     7ac:	1900      	adds	r0, r0, r4
     7ae:	4298      	cmp	r0, r3
     7b0:	dd02      	ble.n	7b8 <gfx_mono_draw_horizontal_line+0x20>
		length = me->display->width - x;
     7b2:	9801      	ldr	r0, [sp, #4]
     7b4:	1a1c      	subs	r4, r3, r0
     7b6:	b2e4      	uxtb	r4, r4
	}

	page      = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     7b8:	2c00      	cmp	r4, #0
     7ba:	d061      	beq.n	880 <gfx_mono_draw_horizontal_line+0xe8>
	page      = y / 8;
     7bc:	08d7      	lsrs	r7, r2, #3
	pixelmask = (1 << (y - (page * 8)));
     7be:	00fb      	lsls	r3, r7, #3
     7c0:	1ad2      	subs	r2, r2, r3
     7c2:	2301      	movs	r3, #1
     7c4:	4093      	lsls	r3, r2
     7c6:	9302      	str	r3, [sp, #8]
     7c8:	466b      	mov	r3, sp
     7ca:	7a1b      	ldrb	r3, [r3, #8]
     7cc:	9303      	str	r3, [sp, #12]
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7ce:	2901      	cmp	r1, #1
     7d0:	d03b      	beq.n	84a <gfx_mono_draw_horizontal_line+0xb2>
     7d2:	2902      	cmp	r1, #2
     7d4:	d01d      	beq.n	812 <gfx_mono_draw_horizontal_line+0x7a>
     7d6:	2900      	cmp	r1, #0
     7d8:	d152      	bne.n	880 <gfx_mono_draw_horizontal_line+0xe8>
     7da:	3c01      	subs	r4, #1
     7dc:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = me->display->interface->get_byte(me->display, page, x + length);
     7de:	9b01      	ldr	r3, [sp, #4]
     7e0:	6828      	ldr	r0, [r5, #0]
     7e2:	191e      	adds	r6, r3, r4
     7e4:	6883      	ldr	r3, [r0, #8]
     7e6:	b2f6      	uxtb	r6, r6
     7e8:	0032      	movs	r2, r6
     7ea:	0039      	movs	r1, r7
     7ec:	681b      	ldr	r3, [r3, #0]
     7ee:	4798      	blx	r3
			temp &= ~pixelmask;
     7f0:	0003      	movs	r3, r0
     7f2:	9a02      	ldr	r2, [sp, #8]
			me->display->interface->put_byte(me->display, page, x + length, temp);
     7f4:	6828      	ldr	r0, [r5, #0]
			temp &= ~pixelmask;
     7f6:	4393      	bics	r3, r2
			me->display->interface->put_byte(me->display, page, x + length, temp);
     7f8:	6882      	ldr	r2, [r0, #8]
     7fa:	3c01      	subs	r4, #1
     7fc:	6852      	ldr	r2, [r2, #4]
     7fe:	0039      	movs	r1, r7
     800:	4694      	mov	ip, r2
     802:	b2db      	uxtb	r3, r3
     804:	0032      	movs	r2, r6
     806:	b2e4      	uxtb	r4, r4
     808:	4666      	mov	r6, ip
     80a:	47b0      	blx	r6
		while (length-- > 0) {
     80c:	2cff      	cmp	r4, #255	; 0xff
     80e:	d1e6      	bne.n	7de <gfx_mono_draw_horizontal_line+0x46>
     810:	e036      	b.n	880 <gfx_mono_draw_horizontal_line+0xe8>
     812:	3c01      	subs	r4, #1
     814:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = me->display->interface->get_byte(me->display, page, x + length);
     816:	9b01      	ldr	r3, [sp, #4]
     818:	6828      	ldr	r0, [r5, #0]
     81a:	191e      	adds	r6, r3, r4
     81c:	6883      	ldr	r3, [r0, #8]
     81e:	b2f6      	uxtb	r6, r6
     820:	0032      	movs	r2, r6
     822:	0039      	movs	r1, r7
     824:	681b      	ldr	r3, [r3, #0]
     826:	4798      	blx	r3
     828:	0003      	movs	r3, r0
			temp ^= pixelmask;
     82a:	9a03      	ldr	r2, [sp, #12]
			me->display->interface->put_byte(me->display, page, x + length, temp);
     82c:	6828      	ldr	r0, [r5, #0]
			temp ^= pixelmask;
     82e:	4053      	eors	r3, r2
			me->display->interface->put_byte(me->display, page, x + length, temp);
     830:	6882      	ldr	r2, [r0, #8]
     832:	3c01      	subs	r4, #1
     834:	6852      	ldr	r2, [r2, #4]
     836:	0039      	movs	r1, r7
     838:	4694      	mov	ip, r2
     83a:	b2db      	uxtb	r3, r3
     83c:	0032      	movs	r2, r6
     83e:	b2e4      	uxtb	r4, r4
     840:	4666      	mov	r6, ip
     842:	47b0      	blx	r6
		while (length-- > 0) {
     844:	2cff      	cmp	r4, #255	; 0xff
     846:	d1e6      	bne.n	816 <gfx_mono_draw_horizontal_line+0x7e>
     848:	e01a      	b.n	880 <gfx_mono_draw_horizontal_line+0xe8>
     84a:	3c01      	subs	r4, #1
     84c:	b2e4      	uxtb	r4, r4
			temp = me->display->interface->get_byte(me->display, page, x + length);
     84e:	9b01      	ldr	r3, [sp, #4]
     850:	6828      	ldr	r0, [r5, #0]
     852:	191e      	adds	r6, r3, r4
     854:	6883      	ldr	r3, [r0, #8]
     856:	b2f6      	uxtb	r6, r6
     858:	0032      	movs	r2, r6
     85a:	0039      	movs	r1, r7
     85c:	681b      	ldr	r3, [r3, #0]
     85e:	4798      	blx	r3
     860:	0003      	movs	r3, r0
			temp |= pixelmask;
     862:	9a03      	ldr	r2, [sp, #12]
			me->display->interface->put_byte(me->display, page, x + length, temp);
     864:	6828      	ldr	r0, [r5, #0]
			temp |= pixelmask;
     866:	4313      	orrs	r3, r2
			me->display->interface->put_byte(me->display, page, x + length, temp);
     868:	6882      	ldr	r2, [r0, #8]
     86a:	3c01      	subs	r4, #1
     86c:	6852      	ldr	r2, [r2, #4]
     86e:	0039      	movs	r1, r7
     870:	4694      	mov	ip, r2
     872:	b2db      	uxtb	r3, r3
     874:	0032      	movs	r2, r6
     876:	b2e4      	uxtb	r4, r4
     878:	4666      	mov	r6, ip
     87a:	47b0      	blx	r6
		while (length-- > 0) {
     87c:	2cff      	cmp	r4, #255	; 0xff
     87e:	d1e6      	bne.n	84e <gfx_mono_draw_horizontal_line+0xb6>
		break;

	default:
		break;
	}
}
     880:	b005      	add	sp, #20
     882:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000884 <gfx_mono_draw_vertical_line>:
/**
 * \brief Draw a vertical line, one pixel wide (generic implementation)
 */
void gfx_mono_draw_vertical_line(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t length,
                                 enum gfx_mono_color color)
{
     884:	b5f0      	push	{r4, r5, r6, r7, lr}
     886:	b087      	sub	sp, #28
     888:	000d      	movs	r5, r1
     88a:	a90c      	add	r1, sp, #48	; 0x30
     88c:	7809      	ldrb	r1, [r1, #0]
     88e:	9005      	str	r0, [sp, #20]
     890:	9103      	str	r1, [sp, #12]
	uint8_t y2bitpos;

	uint8_t y1pixelmask;
	uint8_t y2pixelmask;

	if (length == 0) {
     892:	2b00      	cmp	r3, #0
     894:	d00a      	beq.n	8ac <gfx_mono_draw_vertical_line+0x28>
		return;
	}

	y2 = y + length - 1;
     896:	1e51      	subs	r1, r2, #1

	if (y == y2) {
		me->display->interface->draw_pixel(me->display, x, y, color);
     898:	6800      	ldr	r0, [r0, #0]
	y2 = y + length - 1;
     89a:	1859      	adds	r1, r3, r1
     89c:	b2c9      	uxtb	r1, r1
		me->display->interface->draw_pixel(me->display, x, y, color);
     89e:	6887      	ldr	r7, [r0, #8]
	if (y == y2) {
     8a0:	428a      	cmp	r2, r1
     8a2:	d105      	bne.n	8b0 <gfx_mono_draw_vertical_line+0x2c>
		me->display->interface->draw_pixel(me->display, x, y, color);
     8a4:	0029      	movs	r1, r5
     8a6:	68fc      	ldr	r4, [r7, #12]
     8a8:	9b03      	ldr	r3, [sp, #12]
     8aa:	47a0      	blx	r4
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
		}

		me->display->interface->mask_byte(me->display, y2page, x, (enum gfx_mono_color)y2pixelmask, color);
	}
}
     8ac:	b007      	add	sp, #28
     8ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (y2 >= me->display->height - 1) {
     8b0:	7943      	ldrb	r3, [r0, #5]
     8b2:	3b01      	subs	r3, #1
     8b4:	4299      	cmp	r1, r3
     8b6:	db00      	blt.n	8ba <gfx_mono_draw_vertical_line+0x36>
		y2 = me->display->height - 1;
     8b8:	b2d9      	uxtb	r1, r3
	y2page = y2 / 8;
     8ba:	08cb      	lsrs	r3, r1, #3
     8bc:	9304      	str	r3, [sp, #16]
	y1bitpos = y & 0x07;
     8be:	2307      	movs	r3, #7
     8c0:	469c      	mov	ip, r3
	y1page = y / 8;
     8c2:	08d4      	lsrs	r4, r2, #3
	y1pixelmask = 0xFF << y1bitpos;
     8c4:	0013      	movs	r3, r2
     8c6:	4662      	mov	r2, ip
     8c8:	4013      	ands	r3, r2
     8ca:	32f8      	adds	r2, #248	; 0xf8
     8cc:	0016      	movs	r6, r2
     8ce:	409e      	lsls	r6, r3
     8d0:	b2f3      	uxtb	r3, r6
	y2pixelmask = 0xFF >> (7 - y2bitpos);
     8d2:	4666      	mov	r6, ip
     8d4:	438e      	bics	r6, r1
     8d6:	4132      	asrs	r2, r6
     8d8:	b2d6      	uxtb	r6, r2
	if (y1page == y2page) {
     8da:	9a04      	ldr	r2, [sp, #16]
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)pixelmask, color);
     8dc:	693f      	ldr	r7, [r7, #16]
	if (y1page == y2page) {
     8de:	4294      	cmp	r4, r2
     8e0:	d106      	bne.n	8f0 <gfx_mono_draw_vertical_line+0x6c>
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)pixelmask, color);
     8e2:	9a03      	ldr	r2, [sp, #12]
     8e4:	0021      	movs	r1, r4
     8e6:	9200      	str	r2, [sp, #0]
     8e8:	002a      	movs	r2, r5
     8ea:	4033      	ands	r3, r6
		me->display->interface->mask_byte(me->display, y2page, x, (enum gfx_mono_color)y2pixelmask, color);
     8ec:	47b8      	blx	r7
     8ee:	e7dd      	b.n	8ac <gfx_mono_draw_vertical_line+0x28>
		me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)y1pixelmask, color);
     8f0:	9a03      	ldr	r2, [sp, #12]
     8f2:	9200      	str	r2, [sp, #0]
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
     8f4:	0021      	movs	r1, r4
     8f6:	002a      	movs	r2, r5
     8f8:	47b8      	blx	r7
     8fa:	9b05      	ldr	r3, [sp, #20]
		while (++y1page < y2page) {
     8fc:	3401      	adds	r4, #1
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
     8fe:	6818      	ldr	r0, [r3, #0]
		while (++y1page < y2page) {
     900:	b2e4      	uxtb	r4, r4
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
     902:	6883      	ldr	r3, [r0, #8]
     904:	691f      	ldr	r7, [r3, #16]
		while (++y1page < y2page) {
     906:	9b04      	ldr	r3, [sp, #16]
     908:	42a3      	cmp	r3, r4
     90a:	d805      	bhi.n	918 <gfx_mono_draw_vertical_line+0x94>
		me->display->interface->mask_byte(me->display, y2page, x, (enum gfx_mono_color)y2pixelmask, color);
     90c:	9b03      	ldr	r3, [sp, #12]
     90e:	002a      	movs	r2, r5
     910:	9300      	str	r3, [sp, #0]
     912:	9904      	ldr	r1, [sp, #16]
     914:	0033      	movs	r3, r6
     916:	e7e9      	b.n	8ec <gfx_mono_draw_vertical_line+0x68>
			me->display->interface->mask_byte(me->display, y1page, x, (enum gfx_mono_color)0xFF, color);
     918:	9b03      	ldr	r3, [sp, #12]
     91a:	9300      	str	r3, [sp, #0]
     91c:	23ff      	movs	r3, #255	; 0xff
     91e:	e7e9      	b.n	8f4 <gfx_mono_draw_vertical_line+0x70>

00000920 <gfx_mono_draw_rect>:
/**
 * \brief Draw an outline of a rectangle (generic implementation).
 */
void gfx_mono_draw_rect(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t width,
                        gfx_coord_t height, enum gfx_mono_color color)
{
     920:	b5f0      	push	{r4, r5, r6, r7, lr}
     922:	0016      	movs	r6, r2
     924:	0005      	movs	r5, r0
     926:	000c      	movs	r4, r1
     928:	b087      	sub	sp, #28
     92a:	9304      	str	r3, [sp, #16]
     92c:	ab0c      	add	r3, sp, #48	; 0x30
     92e:	781b      	ldrb	r3, [r3, #0]
	gfx_mono_draw_horizontal_line(me, x, y, width, color);
     930:	4f12      	ldr	r7, [pc, #72]	; (97c <gfx_mono_draw_rect+0x5c>)
{
     932:	9305      	str	r3, [sp, #20]
     934:	ab0d      	add	r3, sp, #52	; 0x34
     936:	781b      	ldrb	r3, [r3, #0]
     938:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_horizontal_line(me, x, y, width, color);
     93a:	9300      	str	r3, [sp, #0]
     93c:	9b04      	ldr	r3, [sp, #16]
     93e:	47b8      	blx	r7
	gfx_mono_draw_horizontal_line(me, x, y + height - 1, width, color);
     940:	9b05      	ldr	r3, [sp, #20]
     942:	0021      	movs	r1, r4
     944:	1e5a      	subs	r2, r3, #1
     946:	9b03      	ldr	r3, [sp, #12]
     948:	18b2      	adds	r2, r6, r2
     94a:	0028      	movs	r0, r5
     94c:	9300      	str	r3, [sp, #0]
     94e:	b2d2      	uxtb	r2, r2
     950:	9b04      	ldr	r3, [sp, #16]
     952:	47b8      	blx	r7

	gfx_mono_draw_vertical_line(me, x, y, height, color);
     954:	9b03      	ldr	r3, [sp, #12]
     956:	0032      	movs	r2, r6
     958:	0021      	movs	r1, r4
     95a:	0028      	movs	r0, r5
     95c:	4f08      	ldr	r7, [pc, #32]	; (980 <gfx_mono_draw_rect+0x60>)
     95e:	9300      	str	r3, [sp, #0]
     960:	9b05      	ldr	r3, [sp, #20]
     962:	47b8      	blx	r7
	gfx_mono_draw_vertical_line(me, x + width - 1, y, height, color);
     964:	9904      	ldr	r1, [sp, #16]
     966:	9b03      	ldr	r3, [sp, #12]
     968:	3901      	subs	r1, #1
     96a:	1861      	adds	r1, r4, r1
     96c:	9300      	str	r3, [sp, #0]
     96e:	0032      	movs	r2, r6
     970:	0028      	movs	r0, r5
     972:	9b05      	ldr	r3, [sp, #20]
     974:	b2c9      	uxtb	r1, r1
     976:	47b8      	blx	r7
}
     978:	b007      	add	sp, #28
     97a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     97c:	00000799 	.word	0x00000799
     980:	00000885 	.word	0x00000885

00000984 <gfx_mono_draw_filled_rect>:
/**
 * \brief Draw a filled rectangle (generic implementation).
 */
void gfx_mono_draw_filled_rect(const struct gfx_mono *const me, gfx_coord_t x, gfx_coord_t y, gfx_coord_t width,
                               gfx_coord_t height, enum gfx_mono_color color)
{
     984:	b5f0      	push	{r4, r5, r6, r7, lr}
     986:	b087      	sub	sp, #28
     988:	001e      	movs	r6, r3
     98a:	ab0c      	add	r3, sp, #48	; 0x30
     98c:	781c      	ldrb	r4, [r3, #0]
     98e:	ab0d      	add	r3, sp, #52	; 0x34
     990:	781b      	ldrb	r3, [r3, #0]
     992:	0007      	movs	r7, r0
     994:	9103      	str	r1, [sp, #12]
     996:	9204      	str	r2, [sp, #16]
     998:	9305      	str	r3, [sp, #20]
	if (height == 0) {
     99a:	2c00      	cmp	r4, #0
     99c:	d00f      	beq.n	9be <gfx_mono_draw_filled_rect+0x3a>
     99e:	3c01      	subs	r4, #1
     9a0:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(me, x, y + height, width, color);
     9a2:	9b04      	ldr	r3, [sp, #16]
     9a4:	0038      	movs	r0, r7
     9a6:	191a      	adds	r2, r3, r4
     9a8:	9b05      	ldr	r3, [sp, #20]
     9aa:	3c01      	subs	r4, #1
     9ac:	9300      	str	r3, [sp, #0]
     9ae:	9903      	ldr	r1, [sp, #12]
     9b0:	0033      	movs	r3, r6
     9b2:	4d04      	ldr	r5, [pc, #16]	; (9c4 <gfx_mono_draw_filled_rect+0x40>)
     9b4:	b2d2      	uxtb	r2, r2
     9b6:	b2e4      	uxtb	r4, r4
     9b8:	47a8      	blx	r5
	while (height-- > 0) {
     9ba:	2cff      	cmp	r4, #255	; 0xff
     9bc:	d1f1      	bne.n	9a2 <gfx_mono_draw_filled_rect+0x1e>
	}
}
     9be:	b007      	add	sp, #28
     9c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9c2:	46c0      	nop			; (mov r8, r8)
     9c4:	00000799 	.word	0x00000799

000009c8 <delay_us>:
/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
	_delay_cycles(hardware, _get_cycles_for_us(us));
     9c8:	4b04      	ldr	r3, [pc, #16]	; (9dc <delay_us+0x14>)
{
     9ca:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     9cc:	681c      	ldr	r4, [r3, #0]
     9ce:	4b04      	ldr	r3, [pc, #16]	; (9e0 <delay_us+0x18>)
     9d0:	4798      	blx	r3
     9d2:	0001      	movs	r1, r0
     9d4:	4b03      	ldr	r3, [pc, #12]	; (9e4 <delay_us+0x1c>)
     9d6:	0020      	movs	r0, r4
     9d8:	4798      	blx	r3
}
     9da:	bd10      	pop	{r4, pc}
     9dc:	20000068 	.word	0x20000068
     9e0:	00000ab9 	.word	0x00000ab9
     9e4:	00000ad1 	.word	0x00000ad1

000009e8 <gfx_mono_init>:
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     9e8:	23c0      	movs	r3, #192	; 0xc0
     9ea:	05db      	lsls	r3, r3, #23
     9ec:	001a      	movs	r2, r3

/**
 * \brief Initialize GFX Mono library
 */
void gfx_mono_init(void)
{
     9ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
     9f0:	2408      	movs	r4, #8
     9f2:	3288      	adds	r2, #136	; 0x88
     9f4:	6014      	str	r4, [r2, #0]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     9f6:	4a19      	ldr	r2, [pc, #100]	; (a5c <gfx_mono_init+0x74>)
     9f8:	25c0      	movs	r5, #192	; 0xc0
     9fa:	0011      	movs	r1, r2
     9fc:	4818      	ldr	r0, [pc, #96]	; (a60 <gfx_mono_init+0x78>)
     9fe:	31a8      	adds	r1, #168	; 0xa8
     a00:	062d      	lsls	r5, r5, #24
     a02:	6008      	str	r0, [r1, #0]
     a04:	600d      	str	r5, [r1, #0]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a06:	2080      	movs	r0, #128	; 0x80
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a08:	2180      	movs	r1, #128	; 0x80
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a0a:	0400      	lsls	r0, r0, #16
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a0c:	05c9      	lsls	r1, r1, #23
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a0e:	6098      	str	r0, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a10:	6291      	str	r1, [r2, #40]	; 0x28
     a12:	4914      	ldr	r1, [pc, #80]	; (a64 <gfx_mono_init+0x7c>)
     a14:	4e14      	ldr	r6, [pc, #80]	; (a68 <gfx_mono_init+0x80>)
     a16:	6291      	str	r1, [r2, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a18:	2180      	movs	r1, #128	; 0x80
     a1a:	0189      	lsls	r1, r1, #6
     a1c:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a1e:	6296      	str	r6, [r2, #40]	; 0x28
     a20:	6295      	str	r5, [r2, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     a22:	001a      	movs	r2, r3
     a24:	3298      	adds	r2, #152	; 0x98
     a26:	6014      	str	r4, [r2, #0]
     a28:	6198      	str	r0, [r3, #24]
     a2a:	6199      	str	r1, [r3, #24]
	gpio_set_pin_direction(RES_PIN, GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(DC_PIN, GPIO_DIRECTION_OUT);
	gpio_set_pin_level(CS_PIN, true);
	gpio_set_pin_level(RES_PIN, true);
	gpio_set_pin_level(DC_PIN, true);
	ug2832hsweg04_construct(&DISPLAY_INSTANCE_c12832a1z_desc.parent,
     a2c:	230d      	movs	r3, #13
     a2e:	4c0f      	ldr	r4, [pc, #60]	; (a6c <gfx_mono_init+0x84>)
     a30:	9301      	str	r3, [sp, #4]
     a32:	330a      	adds	r3, #10
     a34:	4a0e      	ldr	r2, [pc, #56]	; (a70 <gfx_mono_init+0x88>)
     a36:	9300      	str	r3, [sp, #0]
     a38:	0020      	movs	r0, r4
     a3a:	490e      	ldr	r1, [pc, #56]	; (a74 <gfx_mono_init+0x8c>)
     a3c:	4d0e      	ldr	r5, [pc, #56]	; (a78 <gfx_mono_init+0x90>)
     a3e:	330c      	adds	r3, #12
     a40:	47a8      	blx	r5
							DISPLAY_INSTANCE_buffer,
							&DISPLAY_SPI.io,
							CS_PIN,
							RES_PIN,
							DC_PIN);
	gfx_mono_construct(&MONOCHROME_GRAPHICS_desc, &DISPLAY_INSTANCE_c12832a1z_desc.parent);
     a42:	0025      	movs	r5, r4
     a44:	3528      	adds	r5, #40	; 0x28
     a46:	0021      	movs	r1, r4
     a48:	0028      	movs	r0, r5
     a4a:	4b0c      	ldr	r3, [pc, #48]	; (a7c <gfx_mono_init+0x94>)
     a4c:	4798      	blx	r3
	gfx_mono_text_construct(&MONOCHROME_TEXT_desc, &MONOCHROME_GRAPHICS_desc);
     a4e:	0020      	movs	r0, r4
     a50:	0029      	movs	r1, r5
     a52:	4b0b      	ldr	r3, [pc, #44]	; (a80 <gfx_mono_init+0x98>)
     a54:	302c      	adds	r0, #44	; 0x2c
     a56:	4798      	blx	r3
}
     a58:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
     a5a:	46c0      	nop			; (mov r8, r8)
     a5c:	41004400 	.word	0x41004400
     a60:	40000008 	.word	0x40000008
     a64:	c0000080 	.word	0xc0000080
     a68:	40002000 	.word	0x40002000
     a6c:	2000006c 	.word	0x2000006c
     a70:	200002a8 	.word	0x200002a8
     a74:	2000009c 	.word	0x2000009c
     a78:	00000199 	.word	0x00000199
     a7c:	00000795 	.word	0x00000795
     a80:	0000064d 	.word	0x0000064d

00000a84 <_init_chip>:
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     a84:	4b07      	ldr	r3, [pc, #28]	; (aa4 <_init_chip+0x20>)

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     a86:	b510      	push	{r4, lr}
     a88:	685a      	ldr	r2, [r3, #4]
     a8a:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     a8c:	4b06      	ldr	r3, [pc, #24]	; (aa8 <_init_chip+0x24>)
     a8e:	4798      	blx	r3
	_sysctrl_init_sources();
     a90:	4b06      	ldr	r3, [pc, #24]	; (aac <_init_chip+0x28>)
     a92:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
     a94:	2008      	movs	r0, #8
     a96:	4c06      	ldr	r4, [pc, #24]	; (ab0 <_init_chip+0x2c>)
     a98:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
     a9a:	4b06      	ldr	r3, [pc, #24]	; (ab4 <_init_chip+0x30>)
     a9c:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     a9e:	20f7      	movs	r0, #247	; 0xf7
     aa0:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     aa2:	bd10      	pop	{r4, pc}
     aa4:	41004000 	.word	0x41004000
     aa8:	00000ae1 	.word	0x00000ae1
     aac:	000004cd 	.word	0x000004cd
     ab0:	00000b01 	.word	0x00000b01
     ab4:	00000515 	.word	0x00000515

00000ab8 <_get_cycles_for_us>:
{
	switch (power) {
	case 8:
		return (us * (freq / 100000) + 29) / 30;
	case 7:
		return (us * (freq / 10000) + 299) / 300;
     ab8:	2364      	movs	r3, #100	; 0x64
     aba:	2196      	movs	r1, #150	; 0x96
     abc:	4358      	muls	r0, r3

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
     abe:	b510      	push	{r4, lr}
		return (us * (freq / 10000) + 299) / 300;
     ac0:	302c      	adds	r0, #44	; 0x2c
     ac2:	4b02      	ldr	r3, [pc, #8]	; (acc <_get_cycles_for_us+0x14>)
     ac4:	30ff      	adds	r0, #255	; 0xff
     ac6:	0049      	lsls	r1, r1, #1
     ac8:	4798      	blx	r3
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     aca:	bd10      	pop	{r4, pc}
     acc:	0000139d 	.word	0x0000139d

00000ad0 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
     ad0:	3901      	subs	r1, #1
     ad2:	d8fd      	bhi.n	ad0 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
     ad4:	4770      	bx	lr

00000ad6 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     ad6:	2800      	cmp	r0, #0
     ad8:	d100      	bne.n	adc <assert+0x6>
		__asm("BKPT #0");
     ada:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     adc:	4770      	bx	lr
	...

00000ae0 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     ae0:	4b06      	ldr	r3, [pc, #24]	; (afc <_pm_init+0x1c>)
     ae2:	7a1a      	ldrb	r2, [r3, #8]
     ae4:	b2d2      	uxtb	r2, r2
     ae6:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     ae8:	7a5a      	ldrb	r2, [r3, #9]
     aea:	b2d2      	uxtb	r2, r2
     aec:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     aee:	7a9a      	ldrb	r2, [r3, #10]
     af0:	b2d2      	uxtb	r2, r2
     af2:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     af4:	7ada      	ldrb	r2, [r3, #11]
     af6:	b2d2      	uxtb	r2, r2
     af8:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     afa:	4770      	bx	lr
     afc:	40000400 	.word	0x40000400

00000b00 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
     b00:	07c3      	lsls	r3, r0, #31
     b02:	d506      	bpl.n	b12 <_gclk_init_generators_by_fref+0x12>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     b04:	2280      	movs	r2, #128	; 0x80
     b06:	4b03      	ldr	r3, [pc, #12]	; (b14 <_gclk_init_generators_by_fref+0x14>)
     b08:	0052      	lsls	r2, r2, #1
     b0a:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     b0c:	2283      	movs	r2, #131	; 0x83
     b0e:	0252      	lsls	r2, r2, #9
     b10:	605a      	str	r2, [r3, #4]
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     b12:	4770      	bx	lr
     b14:	40000c00 	.word	0x40000c00

00000b18 <gpio_get_pin_level>:
 * Reads the level on pins connected to a port
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
     b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
     b1a:	4b0b      	ldr	r3, [pc, #44]	; (b48 <gpio_get_pin_level+0x30>)
     b1c:	0005      	movs	r5, r0
     b1e:	a801      	add	r0, sp, #4
     b20:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
     b22:	22c0      	movs	r2, #192	; 0xc0
	return tmp;
}

static inline hri_port_in_reg_t hri_port_read_IN_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Port *)hw)->Group[submodule_index].IN.reg;
     b24:	4b09      	ldr	r3, [pc, #36]	; (b4c <gpio_get_pin_level+0x34>)
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
     b26:	05d2      	lsls	r2, r2, #23
     b28:	6814      	ldr	r4, [r2, #0]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
     b2a:	6a1b      	ldr	r3, [r3, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
     b2c:	6910      	ldr	r0, [r2, #16]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
     b2e:	4058      	eors	r0, r3
     b30:	4004      	ands	r4, r0
     b32:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
     b34:	a801      	add	r0, sp, #4
     b36:	4b06      	ldr	r3, [pc, #24]	; (b50 <gpio_get_pin_level+0x38>)
     b38:	4798      	blx	r3
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
     b3a:	2001      	movs	r0, #1
     b3c:	40a8      	lsls	r0, r5
     b3e:	4004      	ands	r4, r0
     b40:	1e63      	subs	r3, r4, #1
     b42:	419c      	sbcs	r4, r3
     b44:	b2e0      	uxtb	r0, r4
}
     b46:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
     b48:	00001381 	.word	0x00001381
     b4c:	41004400 	.word	0x41004400
     b50:	0000138f 	.word	0x0000138f

00000b54 <main>:
#include <stdio.h>
#include "gfx_mono_main.h"
#include "gfx_mono_font_basic_6x7.h"

int main(void)
{
     b54:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
     b56:	4b36      	ldr	r3, [pc, #216]	; (c30 <main+0xdc>)
{
     b58:	b093      	sub	sp, #76	; 0x4c
	atmel_start_init();
     b5a:	4798      	blx	r3
	
	// Display Message
	const uint8_t msg_hello[] = "Seja bem vindo!";
     b5c:	4c35      	ldr	r4, [pc, #212]	; (c34 <main+0xe0>)
     b5e:	2210      	movs	r2, #16
     b60:	4935      	ldr	r1, [pc, #212]	; (c38 <main+0xe4>)
     b62:	a80e      	add	r0, sp, #56	; 0x38
     b64:	47a0      	blx	r4
	const uint8_t msg_temperatura[] = "Sensor 1!";
     b66:	220a      	movs	r2, #10
     b68:	4934      	ldr	r1, [pc, #208]	; (c3c <main+0xe8>)
     b6a:	a805      	add	r0, sp, #20
     b6c:	47a0      	blx	r4
	const uint8_t msg_luz[] = "Sensor 2!";
     b6e:	220a      	movs	r2, #10
     b70:	4933      	ldr	r1, [pc, #204]	; (c40 <main+0xec>)
     b72:	a808      	add	r0, sp, #32
     b74:	47a0      	blx	r4
	const uint8_t msg_orient[] = "Sensor 3!";
     b76:	220a      	movs	r2, #10
     b78:	4932      	ldr	r1, [pc, #200]	; (c44 <main+0xf0>)
     b7a:	a80b      	add	r0, sp, #44	; 0x2c
     b7c:	47a0      	blx	r4

	// Enable SPI and OLED
	spi_m_sync_enable(&DISPLAY_SPI);
     b7e:	4832      	ldr	r0, [pc, #200]	; (c48 <main+0xf4>)
     b80:	4b32      	ldr	r3, [pc, #200]	; (c4c <main+0xf8>)
     b82:	4798      	blx	r3
	gfx_mono_init();
     b84:	4b32      	ldr	r3, [pc, #200]	; (c50 <main+0xfc>)
     b86:	4798      	blx	r3
	
	// Draw a Rectangle
	gfx_mono_draw_rect(&MONOCHROME_GRAPHICS_desc, 0, 0, UG2832HSWEG04_LCD_WIDTH, UG2832HSWEG04_LCD_HEIGHT, GFX_PIXEL_SET);
     b88:	2301      	movs	r3, #1
     b8a:	2200      	movs	r2, #0
     b8c:	9301      	str	r3, [sp, #4]
     b8e:	331f      	adds	r3, #31
     b90:	0011      	movs	r1, r2
     b92:	4830      	ldr	r0, [pc, #192]	; (c54 <main+0x100>)
     b94:	4c30      	ldr	r4, [pc, #192]	; (c58 <main+0x104>)
     b96:	9300      	str	r3, [sp, #0]
     b98:	3360      	adds	r3, #96	; 0x60
     b9a:	47a0      	blx	r4
	gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, msg_hello, 20, 12, &basic_6x7);	
     b9c:	4b2f      	ldr	r3, [pc, #188]	; (c5c <main+0x108>)
     b9e:	4c30      	ldr	r4, [pc, #192]	; (c60 <main+0x10c>)
     ba0:	9300      	str	r3, [sp, #0]
     ba2:	2214      	movs	r2, #20
     ba4:	230c      	movs	r3, #12
     ba6:	482f      	ldr	r0, [pc, #188]	; (c64 <main+0x110>)
     ba8:	a90e      	add	r1, sp, #56	; 0x38
     baa:	47a0      	blx	r4
		bool botao_1 = gpio_get_pin_level(PA22);
		bool botao_2 = gpio_get_pin_level(PA06);
		bool botao_3 = gpio_get_pin_level(PA07);
		
		if(!botao_1){
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, "                 ", 20, 12, &basic_6x7);
     bac:	250c      	movs	r5, #12
     bae:	2414      	movs	r4, #20
		bool botao_1 = gpio_get_pin_level(PA22);
     bb0:	4f2d      	ldr	r7, [pc, #180]	; (c68 <main+0x114>)
     bb2:	2016      	movs	r0, #22
     bb4:	47b8      	blx	r7
     bb6:	0006      	movs	r6, r0
		bool botao_2 = gpio_get_pin_level(PA06);
     bb8:	2006      	movs	r0, #6
     bba:	47b8      	blx	r7
     bbc:	9002      	str	r0, [sp, #8]
		bool botao_3 = gpio_get_pin_level(PA07);
     bbe:	2007      	movs	r0, #7
     bc0:	47b8      	blx	r7
     bc2:	9003      	str	r0, [sp, #12]
		if(!botao_1){
     bc4:	2e00      	cmp	r6, #0
     bc6:	d10f      	bne.n	be8 <main+0x94>
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, "                 ", 20, 12, &basic_6x7);
     bc8:	4f26      	ldr	r7, [pc, #152]	; (c64 <main+0x110>)
     bca:	4b24      	ldr	r3, [pc, #144]	; (c5c <main+0x108>)
     bcc:	0022      	movs	r2, r4
     bce:	0038      	movs	r0, r7
     bd0:	4926      	ldr	r1, [pc, #152]	; (c6c <main+0x118>)
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	4e22      	ldr	r6, [pc, #136]	; (c60 <main+0x10c>)
     bd6:	002b      	movs	r3, r5
     bd8:	47b0      	blx	r6
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, msg_temperatura, 20, 12, &basic_6x7);
     bda:	4b20      	ldr	r3, [pc, #128]	; (c5c <main+0x108>)
     bdc:	0022      	movs	r2, r4
     bde:	9300      	str	r3, [sp, #0]
     be0:	0038      	movs	r0, r7
     be2:	002b      	movs	r3, r5
     be4:	a905      	add	r1, sp, #20
     be6:	47b0      	blx	r6
		}
		if(!botao_2){
     be8:	9b02      	ldr	r3, [sp, #8]
     bea:	2b00      	cmp	r3, #0
     bec:	d10d      	bne.n	c0a <main+0xb6>
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, "                 ", 20, 12, &basic_6x7);
     bee:	4f1b      	ldr	r7, [pc, #108]	; (c5c <main+0x108>)
     bf0:	002b      	movs	r3, r5
     bf2:	0022      	movs	r2, r4
     bf4:	491d      	ldr	r1, [pc, #116]	; (c6c <main+0x118>)
     bf6:	481b      	ldr	r0, [pc, #108]	; (c64 <main+0x110>)
     bf8:	4e19      	ldr	r6, [pc, #100]	; (c60 <main+0x10c>)
     bfa:	9700      	str	r7, [sp, #0]
     bfc:	47b0      	blx	r6
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, msg_luz, 20, 12, &basic_6x7);
     bfe:	002b      	movs	r3, r5
     c00:	0022      	movs	r2, r4
     c02:	4818      	ldr	r0, [pc, #96]	; (c64 <main+0x110>)
     c04:	9700      	str	r7, [sp, #0]
     c06:	a908      	add	r1, sp, #32
     c08:	47b0      	blx	r6
		}
		if(!botao_3){
     c0a:	9b03      	ldr	r3, [sp, #12]
     c0c:	2b00      	cmp	r3, #0
     c0e:	d1cf      	bne.n	bb0 <main+0x5c>
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, "                 ", 20, 12, &basic_6x7);
     c10:	4f12      	ldr	r7, [pc, #72]	; (c5c <main+0x108>)
     c12:	002b      	movs	r3, r5
     c14:	0022      	movs	r2, r4
     c16:	4915      	ldr	r1, [pc, #84]	; (c6c <main+0x118>)
     c18:	4812      	ldr	r0, [pc, #72]	; (c64 <main+0x110>)
     c1a:	4e11      	ldr	r6, [pc, #68]	; (c60 <main+0x10c>)
     c1c:	9700      	str	r7, [sp, #0]
     c1e:	47b0      	blx	r6
			gfx_mono_text_draw_string(&MONOCHROME_TEXT_desc, msg_orient, 20, 12, &basic_6x7);
     c20:	002b      	movs	r3, r5
     c22:	0022      	movs	r2, r4
     c24:	480f      	ldr	r0, [pc, #60]	; (c64 <main+0x110>)
     c26:	9700      	str	r7, [sp, #0]
     c28:	a90b      	add	r1, sp, #44	; 0x2c
     c2a:	47b0      	blx	r6
     c2c:	e7c0      	b.n	bb0 <main+0x5c>
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	0000136d 	.word	0x0000136d
     c34:	000014fd 	.word	0x000014fd
     c38:	00001568 	.word	0x00001568
     c3c:	00001578 	.word	0x00001578
     c40:	00001582 	.word	0x00001582
     c44:	0000158c 	.word	0x0000158c
     c48:	2000029c 	.word	0x2000029c
     c4c:	00000575 	.word	0x00000575
     c50:	000009e9 	.word	0x000009e9
     c54:	20000094 	.word	0x20000094
     c58:	00000921 	.word	0x00000921
     c5c:	2000003c 	.word	0x2000003c
     c60:	00000721 	.word	0x00000721
     c64:	20000098 	.word	0x20000098
     c68:	00000b19 	.word	0x00000b19
     c6c:	00001556 	.word	0x00001556

00000c70 <ssd1306_read_data>:
 */
uint8_t ssd1306_read_data(const struct display_ctrl_mono *const me)
{
	(void)me;
	return 0;
}
     c70:	2000      	movs	r0, #0
     c72:	4770      	bx	lr

00000c74 <ssd1306_write_data>:
{
     c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     c76:	466a      	mov	r2, sp
     c78:	000b      	movs	r3, r1
     c7a:	0006      	movs	r6, r0
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     c7c:	2401      	movs	r4, #1
     c7e:	71d3      	strb	r3, [r2, #7]
	gpio_set_pin_level(ctrl->pin_dc, true);
     c80:	7ab3      	ldrb	r3, [r6, #10]
{
     c82:	1dd1      	adds	r1, r2, #7
     c84:	251f      	movs	r5, #31
     c86:	001a      	movs	r2, r3
     c88:	0027      	movs	r7, r4
     c8a:	402a      	ands	r2, r5
     c8c:	4097      	lsls	r7, r2
     c8e:	003a      	movs	r2, r7
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     c90:	27c0      	movs	r7, #192	; 0xc0
     c92:	095b      	lsrs	r3, r3, #5
     c94:	05ff      	lsls	r7, r7, #23
     c96:	01db      	lsls	r3, r3, #7
     c98:	19db      	adds	r3, r3, r7
	struct io_descriptor *      io   = me->io;
     c9a:	6800      	ldr	r0, [r0, #0]
     c9c:	619a      	str	r2, [r3, #24]
	gpio_set_pin_level(ctrl->pin_cs, false);
     c9e:	7a33      	ldrb	r3, [r6, #8]
     ca0:	0027      	movs	r7, r4
     ca2:	001a      	movs	r2, r3
     ca4:	402a      	ands	r2, r5
     ca6:	4097      	lsls	r7, r2
     ca8:	003a      	movs	r2, r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     caa:	27c0      	movs	r7, #192	; 0xc0
     cac:	095b      	lsrs	r3, r3, #5
     cae:	05ff      	lsls	r7, r7, #23
     cb0:	01db      	lsls	r3, r3, #7
     cb2:	19db      	adds	r3, r3, r7
     cb4:	615a      	str	r2, [r3, #20]
	io->write(io, &data, 1);
     cb6:	0022      	movs	r2, r4
     cb8:	6803      	ldr	r3, [r0, #0]
     cba:	4798      	blx	r3
	gpio_set_pin_level(ctrl->pin_cs, true);
     cbc:	7a33      	ldrb	r3, [r6, #8]
     cbe:	401d      	ands	r5, r3
     cc0:	40ac      	lsls	r4, r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     cc2:	095b      	lsrs	r3, r3, #5
     cc4:	01db      	lsls	r3, r3, #7
     cc6:	19db      	adds	r3, r3, r7
     cc8:	619c      	str	r4, [r3, #24]
}
     cca:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00000ccc <ssd1306_write_command>:
{
     ccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     cce:	466a      	mov	r2, sp
     cd0:	000b      	movs	r3, r1
     cd2:	0006      	movs	r6, r0
     cd4:	2401      	movs	r4, #1
     cd6:	71d3      	strb	r3, [r2, #7]
	gpio_set_pin_level(ctrl->pin_dc, false);
     cd8:	7ab3      	ldrb	r3, [r6, #10]
{
     cda:	1dd1      	adds	r1, r2, #7
     cdc:	251f      	movs	r5, #31
     cde:	001a      	movs	r2, r3
     ce0:	0027      	movs	r7, r4
     ce2:	402a      	ands	r2, r5
     ce4:	4097      	lsls	r7, r2
     ce6:	003a      	movs	r2, r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ce8:	27c0      	movs	r7, #192	; 0xc0
     cea:	095b      	lsrs	r3, r3, #5
     cec:	05ff      	lsls	r7, r7, #23
     cee:	01db      	lsls	r3, r3, #7
     cf0:	19db      	adds	r3, r3, r7
	struct io_descriptor *      io   = me->io;
     cf2:	6800      	ldr	r0, [r0, #0]
     cf4:	615a      	str	r2, [r3, #20]
	gpio_set_pin_level(ctrl->pin_cs, false);
     cf6:	7a33      	ldrb	r3, [r6, #8]
     cf8:	0027      	movs	r7, r4
     cfa:	001a      	movs	r2, r3
     cfc:	402a      	ands	r2, r5
     cfe:	4097      	lsls	r7, r2
     d00:	003a      	movs	r2, r7
     d02:	27c0      	movs	r7, #192	; 0xc0
     d04:	095b      	lsrs	r3, r3, #5
     d06:	05ff      	lsls	r7, r7, #23
     d08:	01db      	lsls	r3, r3, #7
     d0a:	19db      	adds	r3, r3, r7
     d0c:	615a      	str	r2, [r3, #20]
	io->write(io, &command, 1);
     d0e:	0022      	movs	r2, r4
     d10:	6803      	ldr	r3, [r0, #0]
     d12:	4798      	blx	r3
	gpio_set_pin_level(ctrl->pin_cs, true);
     d14:	7a33      	ldrb	r3, [r6, #8]
     d16:	401d      	ands	r5, r3
     d18:	40ac      	lsls	r4, r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     d1a:	095b      	lsrs	r3, r3, #5
     d1c:	01db      	lsls	r3, r3, #7
     d1e:	19db      	adds	r3, r3, r7
     d20:	619c      	str	r4, [r3, #24]
}
     d22:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00000d24 <ssd1306_set_page_address>:
/**
 * \brief Set current page in display RAM
 */
void ssd1306_set_page_address(const struct display_ctrl_mono *const me, const uint8_t address)
{
	ssd1306_write_command(me, SSD1306_CMD_SET_PAGE_START_ADDRESS(address & 0xF));
     d24:	2307      	movs	r3, #7
{
     d26:	b510      	push	{r4, lr}
	ssd1306_write_command(me, SSD1306_CMD_SET_PAGE_START_ADDRESS(address & 0xF));
     d28:	4019      	ands	r1, r3
     d2a:	33a9      	adds	r3, #169	; 0xa9
     d2c:	4319      	orrs	r1, r3
     d2e:	4b01      	ldr	r3, [pc, #4]	; (d34 <ssd1306_set_page_address+0x10>)
     d30:	4798      	blx	r3
}
     d32:	bd10      	pop	{r4, pc}
     d34:	00000ccd 	.word	0x00000ccd

00000d38 <ssd1306_set_column_address>:

/**
 * \brief Set current column in display RAM
 */
void ssd1306_set_column_address(const struct display_ctrl_mono *const me, uint8_t address)
{
     d38:	b570      	push	{r4, r5, r6, lr}
	address &= 0x7F;
	ssd1306_write_command(me, SSD1306_CMD_SET_HIGH_COL(address >> 4));
     d3a:	064b      	lsls	r3, r1, #25
{
     d3c:	000c      	movs	r4, r1
	ssd1306_write_command(me, SSD1306_CMD_SET_HIGH_COL(address >> 4));
     d3e:	2110      	movs	r1, #16
     d40:	0f5b      	lsrs	r3, r3, #29
     d42:	4e04      	ldr	r6, [pc, #16]	; (d54 <ssd1306_set_column_address+0x1c>)
     d44:	4319      	orrs	r1, r3
{
     d46:	0005      	movs	r5, r0
	ssd1306_write_command(me, SSD1306_CMD_SET_HIGH_COL(address >> 4));
     d48:	47b0      	blx	r6
	ssd1306_write_command(me, SSD1306_CMD_SET_LOW_COL(address & 0x0F));
     d4a:	210f      	movs	r1, #15
     d4c:	0028      	movs	r0, r5
     d4e:	4021      	ands	r1, r4
     d50:	47b0      	blx	r6
}
     d52:	bd70      	pop	{r4, r5, r6, pc}
     d54:	00000ccd 	.word	0x00000ccd

00000d58 <ssd1306_set_start_line_address>:
/**
 * \brief Set the display start draw line address
 */
void ssd1306_set_start_line_address(const struct display_ctrl_mono *const me, const uint8_t address)
{
	ssd1306_write_command(me, SSD1306_CMD_SET_START_LINE(address & 0x3F));
     d58:	233f      	movs	r3, #63	; 0x3f
     d5a:	400b      	ands	r3, r1
     d5c:	2140      	movs	r1, #64	; 0x40
{
     d5e:	b510      	push	{r4, lr}
	ssd1306_write_command(me, SSD1306_CMD_SET_START_LINE(address & 0x3F));
     d60:	4319      	orrs	r1, r3
     d62:	4b01      	ldr	r3, [pc, #4]	; (d68 <ssd1306_set_start_line_address+0x10>)
     d64:	4798      	blx	r3
}
     d66:	bd10      	pop	{r4, pc}
     d68:	00000ccd 	.word	0x00000ccd

00000d6c <ssd1306_hard_reset>:
{
     d6c:	b510      	push	{r4, lr}
	display_ctrl_mono_hard_reset(((const struct ssd1306 *)me)->pin_res, 10);
     d6e:	210a      	movs	r1, #10
     d70:	7a40      	ldrb	r0, [r0, #9]
     d72:	4b01      	ldr	r3, [pc, #4]	; (d78 <ssd1306_hard_reset+0xc>)
     d74:	4798      	blx	r3
}
     d76:	bd10      	pop	{r4, pc}
     d78:	00001341 	.word	0x00001341

00000d7c <ssd1306_disable_sleep>:
{
     d7c:	b510      	push	{r4, lr}
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_ON);
     d7e:	21af      	movs	r1, #175	; 0xaf
     d80:	4b01      	ldr	r3, [pc, #4]	; (d88 <ssd1306_disable_sleep+0xc>)
     d82:	4798      	blx	r3
}
     d84:	bd10      	pop	{r4, pc}
     d86:	46c0      	nop			; (mov r8, r8)
     d88:	00000ccd 	.word	0x00000ccd

00000d8c <ssd1306_set_contrast>:

/**
 * \brief Set the display contrast level
 */
uint8_t ssd1306_set_contrast(const struct display_ctrl_mono *const me, const uint8_t contrast)
{
     d8c:	b570      	push	{r4, r5, r6, lr}
     d8e:	0005      	movs	r5, r0
     d90:	000c      	movs	r4, r1
	ssd1306_write_command(me, SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     d92:	4e04      	ldr	r6, [pc, #16]	; (da4 <ssd1306_set_contrast+0x18>)
     d94:	2181      	movs	r1, #129	; 0x81
     d96:	47b0      	blx	r6
	ssd1306_write_command(me, contrast);
     d98:	0028      	movs	r0, r5
     d9a:	0021      	movs	r1, r4
     d9c:	47b0      	blx	r6

	return contrast;
}
     d9e:	0020      	movs	r0, r4
     da0:	bd70      	pop	{r4, r5, r6, pc}
     da2:	46c0      	nop			; (mov r8, r8)
     da4:	00000ccd 	.word	0x00000ccd

00000da8 <ssd1306_construct>:
{
     da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     daa:	0004      	movs	r4, r0
     dac:	0016      	movs	r6, r2
     dae:	001d      	movs	r5, r3
     db0:	ab06      	add	r3, sp, #24
     db2:	781f      	ldrb	r7, [r3, #0]
	display_ctrl_mono_construct(me, io, &ssd1306_interface);
     db4:	4a25      	ldr	r2, [pc, #148]	; (e4c <ssd1306_construct+0xa4>)
     db6:	4b26      	ldr	r3, [pc, #152]	; (e50 <ssd1306_construct+0xa8>)
     db8:	4798      	blx	r3
	ssd1306_hard_reset(me);
     dba:	4b26      	ldr	r3, [pc, #152]	; (e54 <ssd1306_construct+0xac>)
     dbc:	0020      	movs	r0, r4
	ssd->pin_cs  = cs;
     dbe:	7226      	strb	r6, [r4, #8]
	ssd->pin_res = res;
     dc0:	7265      	strb	r5, [r4, #9]
	ssd->pin_dc  = dc;
     dc2:	72a7      	strb	r7, [r4, #10]
	ssd1306_hard_reset(me);
     dc4:	4798      	blx	r3
	ssd1306_write_command(me, SSD1306_CMD_SET_MULTIPLEX_RATIO);
     dc6:	4d24      	ldr	r5, [pc, #144]	; (e58 <ssd1306_construct+0xb0>)
     dc8:	0020      	movs	r0, r4
     dca:	21a8      	movs	r1, #168	; 0xa8
     dcc:	47a8      	blx	r5
	ssd1306_write_command(me, 0x1F);
     dce:	0020      	movs	r0, r4
     dd0:	211f      	movs	r1, #31
     dd2:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_OFFSET);
     dd4:	0020      	movs	r0, r4
     dd6:	21d3      	movs	r1, #211	; 0xd3
     dd8:	47a8      	blx	r5
	ssd1306_write_command(me, 0x00);
     dda:	0020      	movs	r0, r4
     ddc:	2100      	movs	r1, #0
     dde:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_START_LINE(0x00));
     de0:	0020      	movs	r0, r4
     de2:	2140      	movs	r1, #64	; 0x40
     de4:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     de6:	0020      	movs	r0, r4
     de8:	21a1      	movs	r1, #161	; 0xa1
     dea:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     dec:	0020      	movs	r0, r4
     dee:	21c8      	movs	r1, #200	; 0xc8
     df0:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_COM_PINS);
     df2:	0020      	movs	r0, r4
     df4:	21da      	movs	r1, #218	; 0xda
     df6:	47a8      	blx	r5
	ssd1306_write_command(me, 0x02);
     df8:	0020      	movs	r0, r4
     dfa:	2102      	movs	r1, #2
     dfc:	47a8      	blx	r5
	ssd1306_set_contrast(me, 0x8F);
     dfe:	4b17      	ldr	r3, [pc, #92]	; (e5c <ssd1306_construct+0xb4>)
     e00:	218f      	movs	r1, #143	; 0x8f
     e02:	0020      	movs	r0, r4
     e04:	4798      	blx	r3
	ssd1306_write_command(me, SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     e06:	0020      	movs	r0, r4
     e08:	21a4      	movs	r1, #164	; 0xa4
     e0a:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_NORMAL_DISPLAY);
     e0c:	0020      	movs	r0, r4
     e0e:	21a6      	movs	r1, #166	; 0xa6
     e10:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     e12:	0020      	movs	r0, r4
     e14:	21d5      	movs	r1, #213	; 0xd5
     e16:	47a8      	blx	r5
	ssd1306_write_command(me, 0x80);
     e18:	0020      	movs	r0, r4
     e1a:	2180      	movs	r1, #128	; 0x80
     e1c:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     e1e:	0020      	movs	r0, r4
     e20:	218d      	movs	r1, #141	; 0x8d
     e22:	47a8      	blx	r5
	ssd1306_write_command(me, 0x14);
     e24:	0020      	movs	r0, r4
     e26:	2114      	movs	r1, #20
     e28:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     e2a:	0020      	movs	r0, r4
     e2c:	21db      	movs	r1, #219	; 0xdb
     e2e:	47a8      	blx	r5
	ssd1306_write_command(me, 0x40);
     e30:	0020      	movs	r0, r4
     e32:	2140      	movs	r1, #64	; 0x40
     e34:	47a8      	blx	r5
	ssd1306_write_command(me, SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     e36:	0020      	movs	r0, r4
     e38:	21d9      	movs	r1, #217	; 0xd9
     e3a:	47a8      	blx	r5
	ssd1306_write_command(me, 0xF1);
     e3c:	21f1      	movs	r1, #241	; 0xf1
     e3e:	0020      	movs	r0, r4
     e40:	47a8      	blx	r5
	ssd1306_on(me);
     e42:	0020      	movs	r0, r4
     e44:	4b06      	ldr	r3, [pc, #24]	; (e60 <ssd1306_construct+0xb8>)
     e46:	4798      	blx	r3
}
     e48:	0020      	movs	r0, r4
     e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e4c:	20000028 	.word	0x20000028
     e50:	00001339 	.word	0x00001339
     e54:	00000d6d 	.word	0x00000d6d
     e58:	00000ccd 	.word	0x00000ccd
     e5c:	00000d8d 	.word	0x00000d8d
     e60:	00000d7d 	.word	0x00000d7d

00000e64 <gpio_set_pin_direction>:
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     e64:	221f      	movs	r2, #31
     e66:	2301      	movs	r3, #1
     e68:	4002      	ands	r2, r0
     e6a:	4093      	lsls	r3, r2
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e6c:	22c0      	movs	r2, #192	; 0xc0
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e6e:	0940      	lsrs	r0, r0, #5
     e70:	01c0      	lsls	r0, r0, #7
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e72:	05d2      	lsls	r2, r2, #23
{
     e74:	b530      	push	{r4, r5, lr}
     e76:	1882      	adds	r2, r0, r2
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     e78:	b29d      	uxth	r5, r3
		                                | ((mask & 0xffff0000) >> 16));
     e7a:	0c1c      	lsrs	r4, r3, #16
	switch (direction) {
     e7c:	2902      	cmp	r1, #2
     e7e:	d009      	beq.n	e94 <gpio_set_pin_direction+0x30>
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e80:	6053      	str	r3, [r2, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e82:	4b09      	ldr	r3, [pc, #36]	; (ea8 <gpio_set_pin_direction+0x44>)
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     e84:	4a09      	ldr	r2, [pc, #36]	; (eac <gpio_set_pin_direction+0x48>)
     e86:	18c0      	adds	r0, r0, r3
     e88:	432a      	orrs	r2, r5
		hri_port_write_WRCONFIG_reg(PORT,
     e8a:	4b09      	ldr	r3, [pc, #36]	; (eb0 <gpio_set_pin_direction+0x4c>)
     e8c:	6282      	str	r2, [r0, #40]	; 0x28
		hri_port_write_WRCONFIG_reg(
     e8e:	4323      	orrs	r3, r4
     e90:	6283      	str	r3, [r0, #40]	; 0x28
}
     e92:	bd30      	pop	{r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e94:	6093      	str	r3, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e96:	4b04      	ldr	r3, [pc, #16]	; (ea8 <gpio_set_pin_direction+0x44>)
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     e98:	2280      	movs	r2, #128	; 0x80
     e9a:	18c0      	adds	r0, r0, r3
		hri_port_write_WRCONFIG_reg(
     e9c:	23c0      	movs	r3, #192	; 0xc0
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     e9e:	05d2      	lsls	r2, r2, #23
     ea0:	432a      	orrs	r2, r5
     ea2:	6282      	str	r2, [r0, #40]	; 0x28
		hri_port_write_WRCONFIG_reg(
     ea4:	061b      	lsls	r3, r3, #24
     ea6:	e7f2      	b.n	e8e <gpio_set_pin_direction+0x2a>
     ea8:	41004400 	.word	0x41004400
     eac:	40020000 	.word	0x40020000
     eb0:	c0020000 	.word	0xc0020000

00000eb4 <_gpio_set_pin_function>:
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
	uint8_t port = GPIO_PORT(gpio);
	uint8_t pin  = GPIO_PIN(gpio);
     eb4:	221f      	movs	r2, #31
{
     eb6:	b570      	push	{r4, r5, r6, lr}
	uint8_t pin  = GPIO_PIN(gpio);
     eb8:	4002      	ands	r2, r0
     eba:	b2c4      	uxtb	r4, r0
	uint8_t port = GPIO_PORT(gpio);
     ebc:	0940      	lsrs	r0, r0, #5
     ebe:	01c0      	lsls	r0, r0, #7

	if (function == GPIO_PIN_FUNCTION_OFF) {
     ec0:	1c4b      	adds	r3, r1, #1
     ec2:	d107      	bne.n	ed4 <_gpio_set_pin_function+0x20>
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ec4:	1810      	adds	r0, r2, r0
	tmp &= ~PORT_PINCFG_PMUXEN;
     ec6:	2201      	movs	r2, #1
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ec8:	4b10      	ldr	r3, [pc, #64]	; (f0c <_gpio_set_pin_function+0x58>)
     eca:	18c0      	adds	r0, r0, r3
     ecc:	7803      	ldrb	r3, [r0, #0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     ece:	4393      	bics	r3, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ed0:	7003      	strb	r3, [r0, #0]
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     ed2:	bd70      	pop	{r4, r5, r6, pc}
	tmp &= ~PORT_PINCFG_PMUXEN;
     ed4:	2501      	movs	r5, #1
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ed6:	4b0e      	ldr	r3, [pc, #56]	; (f10 <_gpio_set_pin_function+0x5c>)
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     ed8:	b2c9      	uxtb	r1, r1
     eda:	18c0      	adds	r0, r0, r3
     edc:	1886      	adds	r6, r0, r2
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ede:	40ea      	lsrs	r2, r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ee0:	3640      	adds	r6, #64	; 0x40
     ee2:	7833      	ldrb	r3, [r6, #0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee4:	1880      	adds	r0, r0, r2
     ee6:	43ab      	bics	r3, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ee8:	432b      	orrs	r3, r5
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     eea:	7033      	strb	r3, [r6, #0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     eec:	3030      	adds	r0, #48	; 0x30
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     eee:	220f      	movs	r2, #15
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ef0:	7803      	ldrb	r3, [r0, #0]
		if (pin & 1) {
     ef2:	422c      	tst	r4, r5
     ef4:	d005      	beq.n	f02 <_gpio_set_pin_function+0x4e>
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ef6:	4013      	ands	r3, r2
	tmp |= PORT_PMUX_PMUXO(data);
     ef8:	0109      	lsls	r1, r1, #4
     efa:	4319      	orrs	r1, r3
     efc:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     efe:	7001      	strb	r1, [r0, #0]
}
     f00:	e7e7      	b.n	ed2 <_gpio_set_pin_function+0x1e>
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     f02:	4393      	bics	r3, r2
	tmp |= PORT_PMUX_PMUXE(data);
     f04:	4011      	ands	r1, r2
     f06:	4319      	orrs	r1, r3
     f08:	e7f9      	b.n	efe <_gpio_set_pin_function+0x4a>
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	41004440 	.word	0x41004440
     f10:	41004400 	.word	0x41004400

00000f14 <DISPLAY_SPI_PORT_init>:
#include <hpl_pm_base.h>

struct spi_m_sync_descriptor DISPLAY_SPI;

void DISPLAY_SPI_PORT_init(void)
{
     f14:	b570      	push	{r4, r5, r6, lr}

	// Set pin direction to input
	gpio_set_pin_direction(PB02, GPIO_DIRECTION_IN);
     f16:	2101      	movs	r1, #1
     f18:	4d0f      	ldr	r5, [pc, #60]	; (f58 <DISPLAY_SPI_PORT_init+0x44>)
     f1a:	2022      	movs	r0, #34	; 0x22
     f1c:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f1e:	2104      	movs	r1, #4
     f20:	4a0e      	ldr	r2, [pc, #56]	; (f5c <DISPLAY_SPI_PORT_init+0x48>)
	_gpio_set_pin_function(pin, function);
     f22:	4c0f      	ldr	r4, [pc, #60]	; (f60 <DISPLAY_SPI_PORT_init+0x4c>)
     f24:	7813      	ldrb	r3, [r2, #0]
     f26:	2022      	movs	r0, #34	; 0x22
     f28:	438b      	bics	r3, r1
     f2a:	7013      	strb	r3, [r2, #0]
     f2c:	490d      	ldr	r1, [pc, #52]	; (f64 <DISPLAY_SPI_PORT_init+0x50>)
     f2e:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f30:	2380      	movs	r3, #128	; 0x80
     f32:	4e0d      	ldr	r6, [pc, #52]	; (f68 <DISPLAY_SPI_PORT_init+0x54>)
     f34:	03db      	lsls	r3, r3, #15
     f36:	6033      	str	r3, [r6, #0]
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB22, GPIO_DIRECTION_OUT);
     f38:	2102      	movs	r1, #2
     f3a:	2036      	movs	r0, #54	; 0x36
     f3c:	47a8      	blx	r5
     f3e:	2036      	movs	r0, #54	; 0x36
     f40:	490a      	ldr	r1, [pc, #40]	; (f6c <DISPLAY_SPI_PORT_init+0x58>)
     f42:	47a0      	blx	r4
     f44:	2380      	movs	r3, #128	; 0x80
     f46:	041b      	lsls	r3, r3, #16
     f48:	6033      	str	r3, [r6, #0]
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB23, GPIO_DIRECTION_OUT);
     f4a:	2102      	movs	r1, #2
     f4c:	2037      	movs	r0, #55	; 0x37
     f4e:	47a8      	blx	r5
     f50:	2037      	movs	r0, #55	; 0x37
     f52:	4907      	ldr	r1, [pc, #28]	; (f70 <DISPLAY_SPI_PORT_init+0x5c>)
     f54:	47a0      	blx	r4

	gpio_set_pin_function(PB23, PINMUX_PB23D_SERCOM5_PAD3);
}
     f56:	bd70      	pop	{r4, r5, r6, pc}
     f58:	00000e65 	.word	0x00000e65
     f5c:	410044c2 	.word	0x410044c2
     f60:	00000eb5 	.word	0x00000eb5
     f64:	00220003 	.word	0x00220003
     f68:	60000094 	.word	0x60000094
     f6c:	00360003 	.word	0x00360003
     f70:	00370003 	.word	0x00370003

00000f74 <DISPLAY_SPI_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     f74:	2380      	movs	r3, #128	; 0x80
     f76:	4a04      	ldr	r2, [pc, #16]	; (f88 <DISPLAY_SPI_CLOCK_init+0x14>)
     f78:	6a11      	ldr	r1, [r2, #32]
     f7a:	430b      	orrs	r3, r1
     f7c:	6213      	str	r3, [r2, #32]
	((Gclk *)hw)->CLKCTRL.reg = data;
     f7e:	4b03      	ldr	r3, [pc, #12]	; (f8c <DISPLAY_SPI_CLOCK_init+0x18>)
     f80:	4a03      	ldr	r2, [pc, #12]	; (f90 <DISPLAY_SPI_CLOCK_init+0x1c>)
     f82:	805a      	strh	r2, [r3, #2]

void DISPLAY_SPI_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM5);
	_gclk_enable_channel(SERCOM5_GCLK_ID_CORE, CONF_GCLK_SERCOM5_CORE_SRC);
}
     f84:	4770      	bx	lr
     f86:	46c0      	nop			; (mov r8, r8)
     f88:	40000400 	.word	0x40000400
     f8c:	40000c00 	.word	0x40000c00
     f90:	00004019 	.word	0x00004019

00000f94 <DISPLAY_SPI_init>:

void DISPLAY_SPI_init(void)
{
     f94:	b510      	push	{r4, lr}
	DISPLAY_SPI_CLOCK_init();
     f96:	4b04      	ldr	r3, [pc, #16]	; (fa8 <DISPLAY_SPI_init+0x14>)
     f98:	4798      	blx	r3
	spi_m_sync_init(&DISPLAY_SPI, SERCOM5);
     f9a:	4904      	ldr	r1, [pc, #16]	; (fac <DISPLAY_SPI_init+0x18>)
     f9c:	4b04      	ldr	r3, [pc, #16]	; (fb0 <DISPLAY_SPI_init+0x1c>)
     f9e:	4805      	ldr	r0, [pc, #20]	; (fb4 <DISPLAY_SPI_init+0x20>)
     fa0:	4798      	blx	r3
	DISPLAY_SPI_PORT_init();
     fa2:	4b05      	ldr	r3, [pc, #20]	; (fb8 <DISPLAY_SPI_init+0x24>)
     fa4:	4798      	blx	r3
}
     fa6:	bd10      	pop	{r4, pc}
     fa8:	00000f75 	.word	0x00000f75
     fac:	42001c00 	.word	0x42001c00
     fb0:	00000525 	.word	0x00000525
     fb4:	2000029c 	.word	0x2000029c
     fb8:	00000f15 	.word	0x00000f15

00000fbc <system_init>:

void system_init(void)
{
     fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     fbe:	4b24      	ldr	r3, [pc, #144]	; (1050 <system_init+0x94>)
     fc0:	4798      	blx	r3
     fc2:	24c0      	movs	r4, #192	; 0xc0
     fc4:	2380      	movs	r3, #128	; 0x80
     fc6:	2701      	movs	r7, #1
     fc8:	05e4      	lsls	r4, r4, #23
     fca:	041b      	lsls	r3, r3, #16
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(RES_PIN, GPIO_DIRECTION_OUT);
     fcc:	4d21      	ldr	r5, [pc, #132]	; (1054 <system_init+0x98>)
     fce:	427f      	negs	r7, r7
     fd0:	6163      	str	r3, [r4, #20]
     fd2:	2102      	movs	r1, #2
     fd4:	2017      	movs	r0, #23
     fd6:	47a8      	blx	r5
     fd8:	4e1f      	ldr	r6, [pc, #124]	; (1058 <system_init+0x9c>)
     fda:	0039      	movs	r1, r7
     fdc:	2017      	movs	r0, #23
     fde:	47b0      	blx	r6
     fe0:	0023      	movs	r3, r4
     fe2:	2208      	movs	r2, #8
     fe4:	3394      	adds	r3, #148	; 0x94
     fe6:	601a      	str	r2, [r3, #0]
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(CS_PIN, GPIO_DIRECTION_OUT);
     fe8:	2102      	movs	r1, #2
     fea:	2023      	movs	r0, #35	; 0x23
     fec:	47a8      	blx	r5
     fee:	0039      	movs	r1, r7
     ff0:	2023      	movs	r0, #35	; 0x23
     ff2:	47b0      	blx	r6
     ff4:	2380      	movs	r3, #128	; 0x80
     ff6:	019b      	lsls	r3, r3, #6
     ff8:	6163      	str	r3, [r4, #20]
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(DC_PIN, GPIO_DIRECTION_OUT);
     ffa:	2102      	movs	r1, #2
     ffc:	200d      	movs	r0, #13
     ffe:	47a8      	blx	r5
    1000:	0039      	movs	r1, r7
    1002:	200d      	movs	r0, #13
    1004:	47b0      	blx	r6
	gpio_set_pin_function(DC_PIN, GPIO_PIN_FUNCTION_OFF);
	
	
	//BOTOES
	
	gpio_set_pin_direction(PA22, GPIO_DIRECTION_IN);
    1006:	2101      	movs	r1, #1
    1008:	2016      	movs	r0, #22
    100a:	47a8      	blx	r5
	gpio_set_pin_direction(PA06, GPIO_DIRECTION_IN);
    100c:	2101      	movs	r1, #1
    100e:	2006      	movs	r0, #6
    1010:	47a8      	blx	r5
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_IN);
    1012:	2101      	movs	r1, #1
    1014:	2007      	movs	r0, #7
    1016:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    1018:	4b10      	ldr	r3, [pc, #64]	; (105c <system_init+0xa0>)
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    101a:	2080      	movs	r0, #128	; 0x80
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    101c:	001d      	movs	r5, r3
    101e:	2204      	movs	r2, #4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1020:	03c0      	lsls	r0, r0, #15
    1022:	6060      	str	r0, [r4, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    1024:	3556      	adds	r5, #86	; 0x56
    1026:	7829      	ldrb	r1, [r5, #0]
    1028:	3d10      	subs	r5, #16
    102a:	4311      	orrs	r1, r2
    102c:	7429      	strb	r1, [r5, #16]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    102e:	61a0      	str	r0, [r4, #24]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1030:	2040      	movs	r0, #64	; 0x40
    1032:	6060      	str	r0, [r4, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    1034:	7829      	ldrb	r1, [r5, #0]
    1036:	3347      	adds	r3, #71	; 0x47
    1038:	4311      	orrs	r1, r2
    103a:	7029      	strb	r1, [r5, #0]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    103c:	2180      	movs	r1, #128	; 0x80
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    103e:	61a0      	str	r0, [r4, #24]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1040:	6061      	str	r1, [r4, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    1042:	7818      	ldrb	r0, [r3, #0]
    1044:	4302      	orrs	r2, r0
    1046:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_pull_mode(PA22, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PA06, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PA07, GPIO_PULL_UP);
	
	DISPLAY_SPI_init();
    1048:	4b05      	ldr	r3, [pc, #20]	; (1060 <system_init+0xa4>)
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    104a:	61a1      	str	r1, [r4, #24]
    104c:	4798      	blx	r3
}
    104e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1050:	00000a85 	.word	0x00000a85
    1054:	00000e65 	.word	0x00000e65
    1058:	00000eb5 	.word	0x00000eb5
    105c:	41004400 	.word	0x41004400
    1060:	00000f95 	.word	0x00000f95

00001064 <hri_sercomspi_clear_CTRLA_ENABLE_bit>:
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1064:	2303      	movs	r3, #3
    1066:	69c2      	ldr	r2, [r0, #28]
    1068:	421a      	tst	r2, r3
    106a:	d1fc      	bne.n	1066 <hri_sercomspi_clear_CTRLA_ENABLE_bit+0x2>

static inline void hri_sercomspi_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    106c:	2202      	movs	r2, #2
    106e:	6803      	ldr	r3, [r0, #0]
    1070:	4393      	bics	r3, r2
    1072:	6003      	str	r3, [r0, #0]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1074:	4770      	bx	lr

00001076 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1076:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    1078:	07db      	lsls	r3, r3, #31
    107a:	d40b      	bmi.n	1094 <_spi_sync_enable+0x1e>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    107c:	2203      	movs	r2, #3
    107e:	69c1      	ldr	r1, [r0, #28]
    1080:	000b      	movs	r3, r1
    1082:	4013      	ands	r3, r2
    1084:	4211      	tst	r1, r2
    1086:	d1fa      	bne.n	107e <_spi_sync_enable+0x8>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1088:	2202      	movs	r2, #2
    108a:	6801      	ldr	r1, [r0, #0]
    108c:	430a      	orrs	r2, r1
    108e:	6002      	str	r2, [r0, #0]
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    1090:	0018      	movs	r0, r3
}
    1092:	4770      	bx	lr
		return ERR_BUSY;
    1094:	2004      	movs	r0, #4
    1096:	4240      	negs	r0, r0
    1098:	e7fb      	b.n	1092 <_spi_sync_enable+0x1c>
	...

0000109c <_spi_m_sync_init>:
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    109c:	4b57      	ldr	r3, [pc, #348]	; (11fc <_spi_m_sync_init+0x160>)

	return NULL;
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    109e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    10a0:	18cb      	adds	r3, r1, r3
    10a2:	0a9b      	lsrs	r3, r3, #10
		if (sercomspi_regs[i].n == n) {
    10a4:	b2db      	uxtb	r3, r3
{
    10a6:	0006      	movs	r6, r0
    10a8:	000d      	movs	r5, r1
	return NULL;
    10aa:	2400      	movs	r4, #0
		if (sercomspi_regs[i].n == n) {
    10ac:	2b05      	cmp	r3, #5
    10ae:	d101      	bne.n	10b4 <_spi_m_sync_init+0x18>
			return &sercomspi_regs[i];
    10b0:	4c53      	ldr	r4, [pc, #332]	; (1200 <_spi_m_sync_init+0x164>)
    10b2:	3418      	adds	r4, #24
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    10b4:	1e30      	subs	r0, r6, #0
    10b6:	d002      	beq.n	10be <_spi_m_sync_init+0x22>
    10b8:	0028      	movs	r0, r5
    10ba:	1e43      	subs	r3, r0, #1
    10bc:	4198      	sbcs	r0, r3
    10be:	2701      	movs	r7, #1
    10c0:	4a50      	ldr	r2, [pc, #320]	; (1204 <_spi_m_sync_init+0x168>)
    10c2:	4951      	ldr	r1, [pc, #324]	; (1208 <_spi_m_sync_init+0x16c>)
    10c4:	4b51      	ldr	r3, [pc, #324]	; (120c <_spi_m_sync_init+0x170>)
    10c6:	4038      	ands	r0, r7
    10c8:	4798      	blx	r3

	if (regs == NULL) {
    10ca:	2c00      	cmp	r4, #0
    10cc:	d100      	bne.n	10d0 <_spi_m_sync_init+0x34>
    10ce:	e091      	b.n	11f4 <_spi_m_sync_init+0x158>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    10d0:	69eb      	ldr	r3, [r5, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    10d2:	423b      	tst	r3, r7
    10d4:	d115      	bne.n	1102 <_spi_m_sync_init+0x66>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    10d6:	7862      	ldrb	r2, [r4, #1]
    10d8:	7821      	ldrb	r1, [r4, #0]
    10da:	0212      	lsls	r2, r2, #8
    10dc:	78a3      	ldrb	r3, [r4, #2]
    10de:	4311      	orrs	r1, r2
    10e0:	78e2      	ldrb	r2, [r4, #3]
    10e2:	041b      	lsls	r3, r3, #16
    10e4:	430b      	orrs	r3, r1
    10e6:	0612      	lsls	r2, r2, #24
    10e8:	431a      	orrs	r2, r3

static inline hri_sercomspi_ctrla_reg_t hri_sercomspi_get_CTRLA_reg(const void *const         hw,
                                                                    hri_sercomspi_ctrla_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    10ea:	682b      	ldr	r3, [r5, #0]
	tmp &= mask;
    10ec:	19ff      	adds	r7, r7, r7
    10ee:	9201      	str	r2, [sp, #4]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    10f0:	423b      	tst	r3, r7
    10f2:	d151      	bne.n	1198 <_spi_m_sync_init+0xfc>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    10f4:	221c      	movs	r2, #28
    10f6:	9b01      	ldr	r3, [sp, #4]
    10f8:	4013      	ands	r3, r2
    10fa:	001a      	movs	r2, r3
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    10fc:	2301      	movs	r3, #1
    10fe:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLA_reg(const void *const hw, hri_sercomspi_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1100:	602b      	str	r3, [r5, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1102:	2301      	movs	r3, #1
    1104:	69ea      	ldr	r2, [r5, #28]
    1106:	421a      	tst	r2, r3
    1108:	d1fc      	bne.n	1104 <_spi_m_sync_init+0x68>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    110a:	221c      	movs	r2, #28
    110c:	7823      	ldrb	r3, [r4, #0]
    110e:	4f40      	ldr	r7, [pc, #256]	; (1210 <_spi_m_sync_init+0x174>)
	dev->prvt = hw;
    1110:	6035      	str	r5, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    1112:	4013      	ands	r3, r2
    1114:	2b08      	cmp	r3, #8
    1116:	d146      	bne.n	11a6 <_spi_m_sync_init+0x10a>
	ASSERT(hw && regs);
    1118:	4a3e      	ldr	r2, [pc, #248]	; (1214 <_spi_m_sync_init+0x178>)
    111a:	493b      	ldr	r1, [pc, #236]	; (1208 <_spi_m_sync_init+0x16c>)
    111c:	4b3b      	ldr	r3, [pc, #236]	; (120c <_spi_m_sync_init+0x170>)
    111e:	2001      	movs	r0, #1
    1120:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    1122:	7861      	ldrb	r1, [r4, #1]
    1124:	7823      	ldrb	r3, [r4, #0]
    1126:	78a2      	ldrb	r2, [r4, #2]
    1128:	0209      	lsls	r1, r1, #8
    112a:	4319      	orrs	r1, r3
    112c:	78e3      	ldrb	r3, [r4, #3]
    112e:	0412      	lsls	r2, r2, #16
    1130:	4311      	orrs	r1, r2
    1132:	061b      	lsls	r3, r3, #24
    1134:	430b      	orrs	r3, r1
	hri_sercomspi_write_CTRLA_reg(
    1136:	401f      	ands	r7, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1138:	602f      	str	r7, [r5, #0]
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    113a:	7961      	ldrb	r1, [r4, #5]
    113c:	7923      	ldrb	r3, [r4, #4]
    113e:	79a2      	ldrb	r2, [r4, #6]
    1140:	0209      	lsls	r1, r1, #8
    1142:	4319      	orrs	r1, r3
    1144:	79e3      	ldrb	r3, [r4, #7]
    1146:	0412      	lsls	r2, r2, #16
    1148:	4311      	orrs	r1, r2
    114a:	061b      	lsls	r3, r3, #24
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    114c:	4a32      	ldr	r2, [pc, #200]	; (1218 <_spi_m_sync_init+0x17c>)
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    114e:	430b      	orrs	r3, r1
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    1150:	4013      	ands	r3, r2
	hri_sercomspi_write_CTRLB_reg(hw,
    1152:	4a32      	ldr	r2, [pc, #200]	; (121c <_spi_m_sync_init+0x180>)
    1154:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLB_reg(const void *const hw, hri_sercomspi_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    1156:	606b      	str	r3, [r5, #4]
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    1158:	7a61      	ldrb	r1, [r4, #9]
    115a:	7a23      	ldrb	r3, [r4, #8]
    115c:	7aa2      	ldrb	r2, [r4, #10]
    115e:	0209      	lsls	r1, r1, #8
    1160:	4319      	orrs	r1, r3
    1162:	7ae3      	ldrb	r3, [r4, #11]
    1164:	0412      	lsls	r2, r2, #16
    1166:	4311      	orrs	r1, r2
    1168:	061b      	lsls	r3, r3, #24
    116a:	430b      	orrs	r3, r1
}

static inline void hri_sercomspi_write_ADDR_reg(const void *const hw, hri_sercomspi_addr_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.ADDR.reg = data;
    116c:	626b      	str	r3, [r5, #36]	; 0x24
}

static inline void hri_sercomspi_write_DBGCTRL_reg(const void *const hw, hri_sercomspi_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    116e:	002b      	movs	r3, r5
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    1170:	7b62      	ldrb	r2, [r4, #13]
    1172:	3330      	adds	r3, #48	; 0x30
    1174:	701a      	strb	r2, [r3, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1176:	69eb      	ldr	r3, [r5, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    1178:	2b00      	cmp	r3, #0
    117a:	d1fc      	bne.n	1176 <_spi_m_sync_init+0xda>
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    117c:	2207      	movs	r2, #7
    117e:	7923      	ldrb	r3, [r4, #4]

	dev->dummy_byte = regs->dummy_byte;

	return ERR_NONE;
    1180:	2000      	movs	r0, #0
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    1182:	4013      	ands	r3, r2
    1184:	1e5a      	subs	r2, r3, #1
    1186:	4193      	sbcs	r3, r2
    1188:	3301      	adds	r3, #1
    118a:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    118c:	7be3      	ldrb	r3, [r4, #15]
    118e:	7ba2      	ldrb	r2, [r4, #14]
    1190:	021b      	lsls	r3, r3, #8
    1192:	4313      	orrs	r3, r2
    1194:	80f3      	strh	r3, [r6, #6]
}
    1196:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
    1198:	0028      	movs	r0, r5
    119a:	4b21      	ldr	r3, [pc, #132]	; (1220 <_spi_m_sync_init+0x184>)
    119c:	4798      	blx	r3
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    119e:	69eb      	ldr	r3, [r5, #28]
    11a0:	423b      	tst	r3, r7
    11a2:	d1fc      	bne.n	119e <_spi_m_sync_init+0x102>
    11a4:	e7a6      	b.n	10f4 <_spi_m_sync_init+0x58>
	ASSERT(hw && regs);
    11a6:	4a1f      	ldr	r2, [pc, #124]	; (1224 <_spi_m_sync_init+0x188>)
    11a8:	4917      	ldr	r1, [pc, #92]	; (1208 <_spi_m_sync_init+0x16c>)
    11aa:	4b18      	ldr	r3, [pc, #96]	; (120c <_spi_m_sync_init+0x170>)
    11ac:	2001      	movs	r0, #1
    11ae:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    11b0:	7861      	ldrb	r1, [r4, #1]
    11b2:	7823      	ldrb	r3, [r4, #0]
    11b4:	78a2      	ldrb	r2, [r4, #2]
    11b6:	0209      	lsls	r1, r1, #8
    11b8:	4319      	orrs	r1, r3
    11ba:	78e3      	ldrb	r3, [r4, #3]
    11bc:	0412      	lsls	r2, r2, #16
    11be:	4311      	orrs	r1, r2
    11c0:	061b      	lsls	r3, r3, #24
    11c2:	430b      	orrs	r3, r1
	hri_sercomspi_write_CTRLA_reg(
    11c4:	401f      	ands	r7, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    11c6:	602f      	str	r7, [r5, #0]
	    (regs->ctrlb
    11c8:	7961      	ldrb	r1, [r4, #5]
    11ca:	7923      	ldrb	r3, [r4, #4]
    11cc:	79a2      	ldrb	r2, [r4, #6]
    11ce:	0209      	lsls	r1, r1, #8
    11d0:	4319      	orrs	r1, r3
    11d2:	79e3      	ldrb	r3, [r4, #7]
    11d4:	0412      	lsls	r2, r2, #16
    11d6:	4311      	orrs	r1, r2
    11d8:	061b      	lsls	r3, r3, #24
	        | (SERCOM_SPI_CTRLB_RXEN));
    11da:	4a13      	ldr	r2, [pc, #76]	; (1228 <_spi_m_sync_init+0x18c>)
	    (regs->ctrlb
    11dc:	430b      	orrs	r3, r1
	        | (SERCOM_SPI_CTRLB_RXEN));
    11de:	4013      	ands	r3, r2
	hri_sercomspi_write_CTRLB_reg(
    11e0:	2280      	movs	r2, #128	; 0x80
    11e2:	0292      	lsls	r2, r2, #10
    11e4:	4313      	orrs	r3, r2
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    11e6:	606b      	str	r3, [r5, #4]
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    11e8:	7b23      	ldrb	r3, [r4, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    11ea:	732b      	strb	r3, [r5, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    11ec:	7b63      	ldrb	r3, [r4, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    11ee:	3530      	adds	r5, #48	; 0x30
    11f0:	702b      	strb	r3, [r5, #0]
}
    11f2:	e7c3      	b.n	117c <_spi_m_sync_init+0xe0>
		return ERR_INVALID_ARG;
    11f4:	200d      	movs	r0, #13
    11f6:	4240      	negs	r0, r0
    11f8:	e7cd      	b.n	1196 <_spi_m_sync_init+0xfa>
    11fa:	46c0      	nop			; (mov r8, r8)
    11fc:	bdfff800 	.word	0xbdfff800
    1200:	000015b4 	.word	0x000015b4
    1204:	00000925 	.word	0x00000925
    1208:	00001596 	.word	0x00001596
    120c:	00000ad7 	.word	0x00000ad7
    1210:	fffffefc 	.word	0xfffffefc
    1214:	00000903 	.word	0x00000903
    1218:	fffdddbf 	.word	0xfffdddbf
    121c:	00020240 	.word	0x00020240
    1220:	00001065 	.word	0x00001065
    1224:	000008ef 	.word	0x000008ef
    1228:	fffd1dbf 	.word	0xfffd1dbf

0000122c <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    122c:	b510      	push	{r4, lr}
    122e:	1e04      	subs	r4, r0, #0
	ASSERT(dev && dev->prvt);
    1230:	d002      	beq.n	1238 <_spi_m_sync_enable+0xc>
    1232:	6800      	ldr	r0, [r0, #0]
    1234:	1e43      	subs	r3, r0, #1
    1236:	4198      	sbcs	r0, r3
    1238:	2298      	movs	r2, #152	; 0x98
    123a:	4904      	ldr	r1, [pc, #16]	; (124c <_spi_m_sync_enable+0x20>)
    123c:	0112      	lsls	r2, r2, #4
    123e:	4b04      	ldr	r3, [pc, #16]	; (1250 <_spi_m_sync_enable+0x24>)
    1240:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    1242:	6820      	ldr	r0, [r4, #0]
    1244:	4b03      	ldr	r3, [pc, #12]	; (1254 <_spi_m_sync_enable+0x28>)
    1246:	4798      	blx	r3
}
    1248:	bd10      	pop	{r4, pc}
    124a:	46c0      	nop			; (mov r8, r8)
    124c:	00001596 	.word	0x00001596
    1250:	00000ad7 	.word	0x00000ad7
    1254:	00001077 	.word	0x00001077

00001258 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    1258:	b5f0      	push	{r4, r5, r6, r7, lr}
	void *                 hw   = dev->prvt;
    125a:	6804      	ldr	r4, [r0, #0]
{
    125c:	b085      	sub	sp, #20
    125e:	9001      	str	r0, [sp, #4]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    1260:	7903      	ldrb	r3, [r0, #4]

	ASSERT(dev && hw);
    1262:	0020      	movs	r0, r4
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    1264:	9302      	str	r3, [sp, #8]
	ASSERT(dev && hw);
    1266:	1e43      	subs	r3, r0, #1
    1268:	4198      	sbcs	r0, r3
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    126a:	680e      	ldr	r6, [r1, #0]
    126c:	684d      	ldr	r5, [r1, #4]
	ASSERT(dev && hw);
    126e:	4b2f      	ldr	r3, [pc, #188]	; (132c <_spi_m_sync_trans+0xd4>)
{
    1270:	000f      	movs	r7, r1
	ASSERT(dev && hw);
    1272:	4a2f      	ldr	r2, [pc, #188]	; (1330 <_spi_m_sync_trans+0xd8>)
    1274:	492f      	ldr	r1, [pc, #188]	; (1334 <_spi_m_sync_trans+0xdc>)
    1276:	b2c0      	uxtb	r0, r0
    1278:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    127a:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    127c:	075b      	lsls	r3, r3, #29
    127e:	d14f      	bne.n	1320 <_spi_m_sync_trans+0xc8>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1280:	2303      	movs	r3, #3
    1282:	69e2      	ldr	r2, [r4, #28]
    1284:	0010      	movs	r0, r2
    1286:	4018      	ands	r0, r3
    1288:	421a      	tst	r2, r3
    128a:	d1fa      	bne.n	1282 <_spi_m_sync_trans+0x2a>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    128c:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    128e:	079b      	lsls	r3, r3, #30
    1290:	d549      	bpl.n	1326 <_spi_m_sync_trans+0xce>
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    1292:	0002      	movs	r2, r0
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    1294:	7e23      	ldrb	r3, [r4, #24]
    1296:	b2d9      	uxtb	r1, r3
    1298:	9103      	str	r1, [sp, #12]
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    129a:	2104      	movs	r1, #4
    129c:	420b      	tst	r3, r1
    129e:	d113      	bne.n	12c8 <_spi_m_sync_trans+0x70>
		uint32_t iflag = hri_sercomspi_read_INTFLAG_reg(hw);

		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
			/* In master mode, do not start next byte before previous byte received
			 * to make better output waveform */
			if (ctrl.rxcnt >= ctrl.txcnt) {
    12a0:	4290      	cmp	r0, r2
    12a2:	d81a      	bhi.n	12da <_spi_m_sync_trans+0x82>
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    12a4:	2301      	movs	r3, #1
    12a6:	9903      	ldr	r1, [sp, #12]
    12a8:	4219      	tst	r1, r3
    12aa:	d016      	beq.n	12da <_spi_m_sync_trans+0x82>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    12ac:	9b01      	ldr	r3, [sp, #4]
    12ae:	88db      	ldrh	r3, [r3, #6]
	if (ctrl->txbuf) {
    12b0:	2e00      	cmp	r6, #0
    12b2:	d006      	beq.n	12c2 <_spi_m_sync_trans+0x6a>
		data = *ctrl->txbuf++;
    12b4:	7833      	ldrb	r3, [r6, #0]
    12b6:	469c      	mov	ip, r3
		if (ctrl->char_size > 1) {
    12b8:	9b02      	ldr	r3, [sp, #8]
    12ba:	2b01      	cmp	r3, #1
    12bc:	d81c      	bhi.n	12f8 <_spi_m_sync_trans+0xa0>
		data = *ctrl->txbuf++;
    12be:	4663      	mov	r3, ip
    12c0:	3601      	adds	r6, #1
	ctrl->txcnt++;
    12c2:	3001      	adds	r0, #1
	((Sercom *)hw)->SPI.DATA.reg = data;
    12c4:	62a3      	str	r3, [r4, #40]	; 0x28
}
    12c6:	e008      	b.n	12da <_spi_m_sync_trans+0x82>
	return ((Sercom *)hw)->SPI.DATA.reg;
    12c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    12ca:	2d00      	cmp	r5, #0
    12cc:	d004      	beq.n	12d8 <_spi_m_sync_trans+0x80>
		if (ctrl->char_size > 1) {
    12ce:	9902      	ldr	r1, [sp, #8]
		*ctrl->rxbuf++ = (uint8_t)data;
    12d0:	702b      	strb	r3, [r5, #0]
		if (ctrl->char_size > 1) {
    12d2:	2901      	cmp	r1, #1
    12d4:	d80c      	bhi.n	12f0 <_spi_m_sync_trans+0x98>
		*ctrl->rxbuf++ = (uint8_t)data;
    12d6:	3501      	adds	r5, #1
	ctrl->rxcnt++;
    12d8:	3201      	adds	r2, #1
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    12da:	466b      	mov	r3, sp
    12dc:	210c      	movs	r1, #12
    12de:	5659      	ldrsb	r1, [r3, r1]
    12e0:	2900      	cmp	r1, #0
    12e2:	db0f      	blt.n	1304 <_spi_m_sync_trans+0xac>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    12e4:	68bb      	ldr	r3, [r7, #8]
    12e6:	4283      	cmp	r3, r0
    12e8:	d8d4      	bhi.n	1294 <_spi_m_sync_trans+0x3c>
    12ea:	4293      	cmp	r3, r2
    12ec:	d8d2      	bhi.n	1294 <_spi_m_sync_trans+0x3c>
    12ee:	e010      	b.n	1312 <_spi_m_sync_trans+0xba>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    12f0:	0a1b      	lsrs	r3, r3, #8
    12f2:	706b      	strb	r3, [r5, #1]
    12f4:	3502      	adds	r5, #2
    12f6:	e7ef      	b.n	12d8 <_spi_m_sync_trans+0x80>
			data |= (*ctrl->txbuf) << 8;
    12f8:	4661      	mov	r1, ip
    12fa:	7873      	ldrb	r3, [r6, #1]
			ctrl->txbuf++;
    12fc:	3602      	adds	r6, #2
			data |= (*ctrl->txbuf) << 8;
    12fe:	021b      	lsls	r3, r3, #8
    1300:	430b      	orrs	r3, r1
			ctrl->txbuf++;
    1302:	e7de      	b.n	12c2 <_spi_m_sync_trans+0x6a>
}

static inline void hri_sercomspi_clear_STATUS_reg(const void *const hw, hri_sercomspi_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    1304:	2301      	movs	r3, #1
		return ERR_OVERFLOW;
    1306:	2013      	movs	r0, #19
    1308:	425b      	negs	r3, r3
    130a:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    130c:	3381      	adds	r3, #129	; 0x81
    130e:	7623      	strb	r3, [r4, #24]
    1310:	4240      	negs	r0, r0
	tmp &= mask;
    1312:	2303      	movs	r3, #3
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    1314:	7e22      	ldrb	r2, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    1316:	421a      	tst	r2, r3
    1318:	d0fc      	beq.n	1314 <_spi_m_sync_trans+0xbc>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    131a:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    131c:	b005      	add	sp, #20
    131e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    1320:	2004      	movs	r0, #4
		return ERR_NOT_INITIALIZED;
    1322:	4240      	negs	r0, r0
    1324:	e7fa      	b.n	131c <_spi_m_sync_trans+0xc4>
    1326:	2014      	movs	r0, #20
    1328:	e7fb      	b.n	1322 <_spi_m_sync_trans+0xca>
    132a:	46c0      	nop			; (mov r8, r8)
    132c:	00000ad7 	.word	0x00000ad7
    1330:	00000a85 	.word	0x00000a85
    1334:	00001596 	.word	0x00001596

00001338 <display_ctrl_mono_construct>:
 */
struct display_ctrl_mono *display_ctrl_mono_construct(struct display_ctrl_mono *const           me,
                                                      struct io_descriptor *const               io,
                                                      struct display_ctrl_mono_interface *const interface)
{
	me->io        = io;
    1338:	6001      	str	r1, [r0, #0]
	me->interface = interface;
    133a:	6042      	str	r2, [r0, #4]

	return me;
}
    133c:	4770      	bx	lr
	...

00001340 <display_ctrl_mono_hard_reset>:

/**
 * \brief Perform the hard reset of display controller
 */
void display_ctrl_mono_hard_reset(const uint8_t pin, const uint32_t delay)
{
    1340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    1342:	231f      	movs	r3, #31
    1344:	2501      	movs	r5, #1
    1346:	4003      	ands	r3, r0
    1348:	409d      	lsls	r5, r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    134a:	23c0      	movs	r3, #192	; 0xc0
    134c:	0944      	lsrs	r4, r0, #5
    134e:	05db      	lsls	r3, r3, #23
    1350:	01e4      	lsls	r4, r4, #7
	gpio_set_pin_level(pin, false);
	delay_us(delay);
    1352:	b28e      	uxth	r6, r1
    1354:	18e4      	adds	r4, r4, r3
    1356:	0030      	movs	r0, r6
    1358:	4f03      	ldr	r7, [pc, #12]	; (1368 <display_ctrl_mono_hard_reset+0x28>)
    135a:	6165      	str	r5, [r4, #20]
    135c:	47b8      	blx	r7
	gpio_set_pin_level(pin, true);
	delay_us(delay);
    135e:	0030      	movs	r0, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1360:	61a5      	str	r5, [r4, #24]
    1362:	47b8      	blx	r7
}
    1364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	000009c9 	.word	0x000009c9

0000136c <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
    136c:	b510      	push	{r4, lr}
	system_init();
    136e:	4b02      	ldr	r3, [pc, #8]	; (1378 <atmel_start_init+0xc>)
    1370:	4798      	blx	r3
	gfx_mono_init();
    1372:	4b02      	ldr	r3, [pc, #8]	; (137c <atmel_start_init+0x10>)
    1374:	4798      	blx	r3
}
    1376:	bd10      	pop	{r4, pc}
    1378:	00000fbd 	.word	0x00000fbd
    137c:	000009e9 	.word	0x000009e9

00001380 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1380:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    1384:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    1386:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1388:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
    138c:	4770      	bx	lr

0000138e <atomic_leave_critical>:
    138e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    1392:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1394:	f383 8810 	msr	PRIMASK, r3
}
    1398:	4770      	bx	lr
	...

0000139c <__udivsi3>:
    139c:	2200      	movs	r2, #0
    139e:	0843      	lsrs	r3, r0, #1
    13a0:	428b      	cmp	r3, r1
    13a2:	d374      	bcc.n	148e <__udivsi3+0xf2>
    13a4:	0903      	lsrs	r3, r0, #4
    13a6:	428b      	cmp	r3, r1
    13a8:	d35f      	bcc.n	146a <__udivsi3+0xce>
    13aa:	0a03      	lsrs	r3, r0, #8
    13ac:	428b      	cmp	r3, r1
    13ae:	d344      	bcc.n	143a <__udivsi3+0x9e>
    13b0:	0b03      	lsrs	r3, r0, #12
    13b2:	428b      	cmp	r3, r1
    13b4:	d328      	bcc.n	1408 <__udivsi3+0x6c>
    13b6:	0c03      	lsrs	r3, r0, #16
    13b8:	428b      	cmp	r3, r1
    13ba:	d30d      	bcc.n	13d8 <__udivsi3+0x3c>
    13bc:	22ff      	movs	r2, #255	; 0xff
    13be:	0209      	lsls	r1, r1, #8
    13c0:	ba12      	rev	r2, r2
    13c2:	0c03      	lsrs	r3, r0, #16
    13c4:	428b      	cmp	r3, r1
    13c6:	d302      	bcc.n	13ce <__udivsi3+0x32>
    13c8:	1212      	asrs	r2, r2, #8
    13ca:	0209      	lsls	r1, r1, #8
    13cc:	d065      	beq.n	149a <__udivsi3+0xfe>
    13ce:	0b03      	lsrs	r3, r0, #12
    13d0:	428b      	cmp	r3, r1
    13d2:	d319      	bcc.n	1408 <__udivsi3+0x6c>
    13d4:	e000      	b.n	13d8 <__udivsi3+0x3c>
    13d6:	0a09      	lsrs	r1, r1, #8
    13d8:	0bc3      	lsrs	r3, r0, #15
    13da:	428b      	cmp	r3, r1
    13dc:	d301      	bcc.n	13e2 <__udivsi3+0x46>
    13de:	03cb      	lsls	r3, r1, #15
    13e0:	1ac0      	subs	r0, r0, r3
    13e2:	4152      	adcs	r2, r2
    13e4:	0b83      	lsrs	r3, r0, #14
    13e6:	428b      	cmp	r3, r1
    13e8:	d301      	bcc.n	13ee <__udivsi3+0x52>
    13ea:	038b      	lsls	r3, r1, #14
    13ec:	1ac0      	subs	r0, r0, r3
    13ee:	4152      	adcs	r2, r2
    13f0:	0b43      	lsrs	r3, r0, #13
    13f2:	428b      	cmp	r3, r1
    13f4:	d301      	bcc.n	13fa <__udivsi3+0x5e>
    13f6:	034b      	lsls	r3, r1, #13
    13f8:	1ac0      	subs	r0, r0, r3
    13fa:	4152      	adcs	r2, r2
    13fc:	0b03      	lsrs	r3, r0, #12
    13fe:	428b      	cmp	r3, r1
    1400:	d301      	bcc.n	1406 <__udivsi3+0x6a>
    1402:	030b      	lsls	r3, r1, #12
    1404:	1ac0      	subs	r0, r0, r3
    1406:	4152      	adcs	r2, r2
    1408:	0ac3      	lsrs	r3, r0, #11
    140a:	428b      	cmp	r3, r1
    140c:	d301      	bcc.n	1412 <__udivsi3+0x76>
    140e:	02cb      	lsls	r3, r1, #11
    1410:	1ac0      	subs	r0, r0, r3
    1412:	4152      	adcs	r2, r2
    1414:	0a83      	lsrs	r3, r0, #10
    1416:	428b      	cmp	r3, r1
    1418:	d301      	bcc.n	141e <__udivsi3+0x82>
    141a:	028b      	lsls	r3, r1, #10
    141c:	1ac0      	subs	r0, r0, r3
    141e:	4152      	adcs	r2, r2
    1420:	0a43      	lsrs	r3, r0, #9
    1422:	428b      	cmp	r3, r1
    1424:	d301      	bcc.n	142a <__udivsi3+0x8e>
    1426:	024b      	lsls	r3, r1, #9
    1428:	1ac0      	subs	r0, r0, r3
    142a:	4152      	adcs	r2, r2
    142c:	0a03      	lsrs	r3, r0, #8
    142e:	428b      	cmp	r3, r1
    1430:	d301      	bcc.n	1436 <__udivsi3+0x9a>
    1432:	020b      	lsls	r3, r1, #8
    1434:	1ac0      	subs	r0, r0, r3
    1436:	4152      	adcs	r2, r2
    1438:	d2cd      	bcs.n	13d6 <__udivsi3+0x3a>
    143a:	09c3      	lsrs	r3, r0, #7
    143c:	428b      	cmp	r3, r1
    143e:	d301      	bcc.n	1444 <__udivsi3+0xa8>
    1440:	01cb      	lsls	r3, r1, #7
    1442:	1ac0      	subs	r0, r0, r3
    1444:	4152      	adcs	r2, r2
    1446:	0983      	lsrs	r3, r0, #6
    1448:	428b      	cmp	r3, r1
    144a:	d301      	bcc.n	1450 <__udivsi3+0xb4>
    144c:	018b      	lsls	r3, r1, #6
    144e:	1ac0      	subs	r0, r0, r3
    1450:	4152      	adcs	r2, r2
    1452:	0943      	lsrs	r3, r0, #5
    1454:	428b      	cmp	r3, r1
    1456:	d301      	bcc.n	145c <__udivsi3+0xc0>
    1458:	014b      	lsls	r3, r1, #5
    145a:	1ac0      	subs	r0, r0, r3
    145c:	4152      	adcs	r2, r2
    145e:	0903      	lsrs	r3, r0, #4
    1460:	428b      	cmp	r3, r1
    1462:	d301      	bcc.n	1468 <__udivsi3+0xcc>
    1464:	010b      	lsls	r3, r1, #4
    1466:	1ac0      	subs	r0, r0, r3
    1468:	4152      	adcs	r2, r2
    146a:	08c3      	lsrs	r3, r0, #3
    146c:	428b      	cmp	r3, r1
    146e:	d301      	bcc.n	1474 <__udivsi3+0xd8>
    1470:	00cb      	lsls	r3, r1, #3
    1472:	1ac0      	subs	r0, r0, r3
    1474:	4152      	adcs	r2, r2
    1476:	0883      	lsrs	r3, r0, #2
    1478:	428b      	cmp	r3, r1
    147a:	d301      	bcc.n	1480 <__udivsi3+0xe4>
    147c:	008b      	lsls	r3, r1, #2
    147e:	1ac0      	subs	r0, r0, r3
    1480:	4152      	adcs	r2, r2
    1482:	0843      	lsrs	r3, r0, #1
    1484:	428b      	cmp	r3, r1
    1486:	d301      	bcc.n	148c <__udivsi3+0xf0>
    1488:	004b      	lsls	r3, r1, #1
    148a:	1ac0      	subs	r0, r0, r3
    148c:	4152      	adcs	r2, r2
    148e:	1a41      	subs	r1, r0, r1
    1490:	d200      	bcs.n	1494 <__udivsi3+0xf8>
    1492:	4601      	mov	r1, r0
    1494:	4152      	adcs	r2, r2
    1496:	4610      	mov	r0, r2
    1498:	4770      	bx	lr
    149a:	e7ff      	b.n	149c <__udivsi3+0x100>
    149c:	b501      	push	{r0, lr}
    149e:	2000      	movs	r0, #0
    14a0:	f000 f806 	bl	14b0 <__aeabi_idiv0>
    14a4:	bd02      	pop	{r1, pc}
    14a6:	46c0      	nop			; (mov r8, r8)

000014a8 <__aeabi_uidivmod>:
    14a8:	2900      	cmp	r1, #0
    14aa:	d0f7      	beq.n	149c <__udivsi3+0x100>
    14ac:	e776      	b.n	139c <__udivsi3>
    14ae:	4770      	bx	lr

000014b0 <__aeabi_idiv0>:
    14b0:	4770      	bx	lr
    14b2:	46c0      	nop			; (mov r8, r8)

000014b4 <__libc_init_array>:
    14b4:	b570      	push	{r4, r5, r6, lr}
    14b6:	2600      	movs	r6, #0
    14b8:	4d0c      	ldr	r5, [pc, #48]	; (14ec <__libc_init_array+0x38>)
    14ba:	4c0d      	ldr	r4, [pc, #52]	; (14f0 <__libc_init_array+0x3c>)
    14bc:	1b64      	subs	r4, r4, r5
    14be:	10a4      	asrs	r4, r4, #2
    14c0:	42a6      	cmp	r6, r4
    14c2:	d109      	bne.n	14d8 <__libc_init_array+0x24>
    14c4:	2600      	movs	r6, #0
    14c6:	f000 f9d3 	bl	1870 <_init>
    14ca:	4d0a      	ldr	r5, [pc, #40]	; (14f4 <__libc_init_array+0x40>)
    14cc:	4c0a      	ldr	r4, [pc, #40]	; (14f8 <__libc_init_array+0x44>)
    14ce:	1b64      	subs	r4, r4, r5
    14d0:	10a4      	asrs	r4, r4, #2
    14d2:	42a6      	cmp	r6, r4
    14d4:	d105      	bne.n	14e2 <__libc_init_array+0x2e>
    14d6:	bd70      	pop	{r4, r5, r6, pc}
    14d8:	00b3      	lsls	r3, r6, #2
    14da:	58eb      	ldr	r3, [r5, r3]
    14dc:	4798      	blx	r3
    14de:	3601      	adds	r6, #1
    14e0:	e7ee      	b.n	14c0 <__libc_init_array+0xc>
    14e2:	00b3      	lsls	r3, r6, #2
    14e4:	58eb      	ldr	r3, [r5, r3]
    14e6:	4798      	blx	r3
    14e8:	3601      	adds	r6, #1
    14ea:	e7f2      	b.n	14d2 <__libc_init_array+0x1e>
    14ec:	0000187c 	.word	0x0000187c
    14f0:	0000187c 	.word	0x0000187c
    14f4:	0000187c 	.word	0x0000187c
    14f8:	00001880 	.word	0x00001880

000014fc <memcpy>:
    14fc:	2300      	movs	r3, #0
    14fe:	b510      	push	{r4, lr}
    1500:	429a      	cmp	r2, r3
    1502:	d100      	bne.n	1506 <memcpy+0xa>
    1504:	bd10      	pop	{r4, pc}
    1506:	5ccc      	ldrb	r4, [r1, r3]
    1508:	54c4      	strb	r4, [r0, r3]
    150a:	3301      	adds	r3, #1
    150c:	e7f8      	b.n	1500 <memcpy+0x4>

0000150e <memset>:
    150e:	0003      	movs	r3, r0
    1510:	1882      	adds	r2, r0, r2
    1512:	4293      	cmp	r3, r2
    1514:	d100      	bne.n	1518 <memset+0xa>
    1516:	4770      	bx	lr
    1518:	7019      	strb	r1, [r3, #0]
    151a:	3301      	adds	r3, #1
    151c:	e7f9      	b.n	1512 <memset+0x4>
    151e:	2e2e      	.short	0x2e2e
    1520:	6c61682f 	.word	0x6c61682f
    1524:	6372732f 	.word	0x6372732f
    1528:	6c61682f 	.word	0x6c61682f
    152c:	6970735f 	.word	0x6970735f
    1530:	735f6d5f 	.word	0x735f6d5f
    1534:	2e636e79 	.word	0x2e636e79
    1538:	0063      	.short	0x0063
    153a:	2e2e      	.short	0x2e2e
    153c:	7866672f 	.word	0x7866672f
    1540:	6e6f6d5f 	.word	0x6e6f6d5f
    1544:	66672f6f 	.word	0x66672f6f
    1548:	6f6d5f78 	.word	0x6f6d5f78
    154c:	745f6f6e 	.word	0x745f6f6e
    1550:	2e747865 	.word	0x2e747865
    1554:	0063      	.short	0x0063
    1556:	2020      	.short	0x2020
    1558:	20202020 	.word	0x20202020
    155c:	20202020 	.word	0x20202020
    1560:	20202020 	.word	0x20202020
    1564:	00202020 	.word	0x00202020
    1568:	616a6553 	.word	0x616a6553
    156c:	6d656220 	.word	0x6d656220
    1570:	6e697620 	.word	0x6e697620
    1574:	00216f64 	.word	0x00216f64
    1578:	736e6553 	.word	0x736e6553
    157c:	3120726f 	.word	0x3120726f
    1580:	65530021 	.word	0x65530021
    1584:	726f736e 	.word	0x726f736e
    1588:	00213220 	.word	0x00213220
    158c:	736e6553 	.word	0x736e6553
    1590:	3320726f 	.word	0x3320726f
    1594:	0021      	.short	0x0021
    1596:	2e2e      	.short	0x2e2e
    1598:	6c70682f 	.word	0x6c70682f
    159c:	7265732f 	.word	0x7265732f
    15a0:	2f6d6f63 	.word	0x2f6d6f63
    15a4:	5f6c7068 	.word	0x5f6c7068
    15a8:	63726573 	.word	0x63726573
    15ac:	632e6d6f 	.word	0x632e6d6f
    15b0:	00000000 	.word	0x00000000

000015b4 <_i2cms>:
	...

000015cc <sercomspi_regs>:
    15cc:	0001000c 00020000 00000000 01ff0009     ................
    15dc:	                                         .

000015dd <basic_6x7_glyphs>:
    15dd:	00000000 20000000 20202020 50502000     .......     . PP
    15ed:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
    15fd:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
    160d:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
    161d:	10101020 50004020 5020f820 20200000      ... @.P . P..  
    162d:	002020f8 00000000 00402060 00f80000     .  .....` @.....
    163d:	00000000 60000000 10080060 00804020     .......``... @..
    164d:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
    165d:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
    166d:	f81010f8 0808f080 40307088 8888f080     .........p0@....
    167d:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
    168d:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
    169d:	40206000 40201008 00081020 f800f800     .` @.. @ .......
    16ad:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
    16bd:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
    16cd:	8888f088 808870f0 70888080 888890e0     .....p.....p....
    16dd:	f8e09088 80f08080 80f8f880 8080e080     ................
    16ed:	80887080 70889880 f8888888 70888888     .p.....p.......p
    16fd:	20202020 10387020 90101010 a0908860          p8.....`...
    170d:	8890a0c0 80808080 88f88080 8888a8d8     ................
    171d:	88888888 8898a8c8 88887088 70888888     .........p.....p
    172d:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
    173d:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
    174d:	88202020 88888888 88887088 50888888        ......p.....P
    175d:	88888820 88d8a8a8 20508888 88888850      .........P P...
    176d:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
    177d:	38202020 20408000 e0000810 20202020        8..@ ....    
    178d:	5020e020 00000088 00000000 f8000000      . P............
    179d:	00102040 00000000 78087000 80807888     @ .......p.x.x..
    17ad:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
    17bd:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
    17cd:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
    17dd:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
    17ed:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
    17fd:	00008888 8888c8b0 70000088 70888888     ...........p...p
    180d:	88f00000 008080f0 78986800 00000808     .........h.x....
    181d:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
    182d:	00304840 88888800 00006898 50888888     @H0......h.....P
    183d:	88000020 50a8a888 50880000 00885020      ......P...P P..
    184d:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
    185d:	10202040 20202020 40202020 20102020     @  .       @  . 
    186d:	                                          @.

00001870 <_init>:
    1870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1872:	46c0      	nop			; (mov r8, r8)
    1874:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1876:	bc08      	pop	{r3}
    1878:	469e      	mov	lr, r3
    187a:	4770      	bx	lr

0000187c <__frame_dummy_init_array_entry>:
    187c:	00dd 0000                                   ....

00001880 <_fini>:
    1880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1882:	46c0      	nop			; (mov r8, r8)
    1884:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1886:	bc08      	pop	{r3}
    1888:	469e      	mov	lr, r3
    188a:	4770      	bx	lr

0000188c <__do_global_dtors_aux_fini_array_entry>:
    188c:	00b5 0000                                   ....
