<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>AIROC&trade; CYW20736: puart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="font-family:verdana;">
    <table border='0' cellpadding='0' cellspacing='0' width="98%">
      <tr style="height:20px"><td>&nbsp;</td></tr>
      <tr style="border-collapse: collapse; padding: 0;">
        <td style="width:20px"></td>
        <td style="width:117px"><img src="IFX_LOGO_RGB.png" alt="Infineon Logo" /></td>
        <td style="width:40px"></td>
        <td style="vertical-align:middle; text-align:left; font: bold 25px/100% Verdana, Arial, Helvetica, sans-serif;">
        AIROC<sup><font size="-1">&trade;</font></sup> BTSDK v4.6 - Documentation
        </td>
        <td style="width:20px"></td>
      </tr>
      <tr><td>&nbsp;</td></tr>
    </table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.7 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Home</span></a></li>
      <li><a href="modules.html"><span>Components</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('puart_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">puart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Define functions to access Peripheral UART block.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpuart___uart_config.html">puart_UartConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART configuration. Internal.  <a href="structpuart___uart_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_c_i___c_m_d___t_a_g.html">HCI_CMD_TAG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HCI command header. Internal. NOTE: PUART does not support HCI commands.  <a href="struct_h_c_i___c_m_d___t_a_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p___u_a_r_t___t_r_a_n_s_p_o_r_t___p_a_c_k_e_t___t_a_g.html">P_UART_TRANSPORT_PACKET_TAG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART transport packet type defines.  <a href="struct_p___u_a_r_t___t_r_a_n_s_p_o_r_t___p_a_c_k_e_t___t_a_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2d2b887c992d5e6345bf2793bd2191e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d2b887c992d5e6345bf2793bd2191e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG32</b>(x)&#160;&#160;&#160;*((volatile UINT32*)(x))</td></tr>
<tr class="separator:a2d2b887c992d5e6345bf2793bd2191e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba3d361c95f3ddfb03074902c110bca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adba3d361c95f3ddfb03074902c110bca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_REG</b>&#160;&#160;&#160;REG32</td></tr>
<tr class="separator:adba3d361c95f3ddfb03074902c110bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40383559ec63c966285f8c983e039eeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40383559ec63c966285f8c983e039eeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROUND</b>(x, y)&#160;&#160;&#160;((x+y/2)/y);</td></tr>
<tr class="separator:a40383559ec63c966285f8c983e039eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f60e43ed84a3bc19c4c16cb3e2ea1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59f60e43ed84a3bc19c4c16cb3e2ea1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PUART_STRLEN</b>(a)&#160;&#160;&#160;strlen( (a) )</td></tr>
<tr class="separator:a59f60e43ed84a3bc19c4c16cb3e2ea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97729d745679f9554f9ac98d04b64e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga97729d745679f9554f9ac98d04b64e67">P_UART_INT_STATUS_ADDR</a>&#160;&#160;&#160;sr_ptu_status_adr5</td></tr>
<tr class="memdesc:ga97729d745679f9554f9ac98d04b64e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines a Peripheral UART driver.  <a href="group___peripheral_uart.html#ga97729d745679f9554f9ac98d04b64e67">More...</a><br /></td></tr>
<tr class="separator:ga97729d745679f9554f9ac98d04b64e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68487f1991bcb7ce687e9817ac606b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad68487f1991bcb7ce687e9817ac606b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_INT_ENABLE_ADDR</b>&#160;&#160;&#160;sr_ptu_en_adr5</td></tr>
<tr class="separator:gad68487f1991bcb7ce687e9817ac606b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d07f3557ba7e842c25016c1dd6663f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d07f3557ba7e842c25016c1dd6663f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_RX_FIFO_ADDR</b>&#160;&#160;&#160;dp_uart2_data_adr</td></tr>
<tr class="separator:ga7d07f3557ba7e842c25016c1dd6663f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c4ff21225dfbfcc571afcc94a1f13f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42c4ff21225dfbfcc571afcc94a1f13f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_TX_FIFO_ADDR</b>&#160;&#160;&#160;dp_uart2_data_adr</td></tr>
<tr class="separator:ga42c4ff21225dfbfcc571afcc94a1f13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03695a63d9fd0d5ce39df5fd5196597"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab03695a63d9fd0d5ce39df5fd5196597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_WATER_MARK_RX_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_rfl_adr</td></tr>
<tr class="separator:gab03695a63d9fd0d5ce39df5fd5196597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167ea954f8409bc99dddd61a88f0b9b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga167ea954f8409bc99dddd61a88f0b9b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_WATER_MARK_TX_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_tfl_adr</td></tr>
<tr class="separator:ga167ea954f8409bc99dddd61a88f0b9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a5112125bcbb6463044aafec15a920"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74a5112125bcbb6463044aafec15a920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_FLOW_CONTROL_WATER_MARK_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_rfc_adr</td></tr>
<tr class="separator:ga74a5112125bcbb6463044aafec15a920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0879e0c729e31cf871b33869a199541b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0879e0c729e31cf871b33869a199541b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LINE_CONTROL_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_lcr_adr</td></tr>
<tr class="separator:ga0879e0c729e31cf871b33869a199541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942f442a6b572376d1ad54badf3046"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b942f442a6b572376d1ad54badf3046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LINE_STATUS_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_lsr_adr</td></tr>
<tr class="separator:ga2b942f442a6b572376d1ad54badf3046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eb599326ea00fb7fde8ee7c0402977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5eb599326ea00fb7fde8ee7c0402977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_MODEM_CONTROL_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_mcr_adr</td></tr>
<tr class="separator:gab5eb599326ea00fb7fde8ee7c0402977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915f453df0e8ada31afa467365d2812f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915f453df0e8ada31afa467365d2812f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_HIGH_BAUDRATE_DIV_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_dhbr_adr</td></tr>
<tr class="separator:ga915f453df0e8ada31afa467365d2812f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440ec89c55b565622c1f6664c4cac25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9440ec89c55b565622c1f6664c4cac25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LOW_BAUDRATE_DIV_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_dlbr_adr</td></tr>
<tr class="separator:ga9440ec89c55b565622c1f6664c4cac25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa425ee7c3e9d42dcfbd94495e1d4091f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa425ee7c3e9d42dcfbd94495e1d4091f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_FIFO_CONTROL_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_fcr_adr</td></tr>
<tr class="separator:gaa425ee7c3e9d42dcfbd94495e1d4091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cdedbd621471668887b58fd544c19b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5cdedbd621471668887b58fd544c19b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_MSR_LINE_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_msr_adr</td></tr>
<tr class="separator:gaa5cdedbd621471668887b58fd544c19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61672d209ebdb9b5579b08c685634b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa61672d209ebdb9b5579b08c685634b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_PTU_HC_SEL_ADDR</b>&#160;&#160;&#160;dc_ptu_hc_sel_adr</td></tr>
<tr class="separator:gaa61672d209ebdb9b5579b08c685634b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a58a7d7d0d79f5815c6774c385384e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0a58a7d7d0d79f5815c6774c385384e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_ESC_ADDR</b>&#160;&#160;&#160;dc_ptu_uart2_esc_adr</td></tr>
<tr class="separator:gae0a58a7d7d0d79f5815c6774c385384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc3044c3196c9905a7a6ff1e1ce9a73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fc3044c3196c9905a7a6ff1e1ce9a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga7fc3044c3196c9905a7a6ff1e1ce9a73">P_UART_IN_BUFFER_LEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga7fc3044c3196c9905a7a6ff1e1ce9a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART RX buffer depth. This is fixed to 16 bytes and cannot be changed. <br /></td></tr>
<tr class="separator:ga7fc3044c3196c9905a7a6ff1e1ce9a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6b2fdff62a42bdc21e1827e27c084a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d6b2fdff62a42bdc21e1827e27c084a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga6d6b2fdff62a42bdc21e1827e27c084a">P_UART_RX_FIFO_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral_uart.html#ga7fc3044c3196c9905a7a6ff1e1ce9a73">P_UART_IN_BUFFER_LEN</a></td></tr>
<tr class="memdesc:ga6d6b2fdff62a42bdc21e1827e27c084a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART HW RX FIFO depth. This is fixed to 16 bytes and cannot be changed. <br /></td></tr>
<tr class="separator:ga6d6b2fdff62a42bdc21e1827e27c084a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefd7164a96c8768d065d20a53adf1f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadefd7164a96c8768d065d20a53adf1f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gadefd7164a96c8768d065d20a53adf1f0">P_UART_OUT_BUFFER_LEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gadefd7164a96c8768d065d20a53adf1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART TX buffer depth. This is fixed to 16 bytes and cannot be changed. <br /></td></tr>
<tr class="separator:gadefd7164a96c8768d065d20a53adf1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901a2c50cd2b75281736517d63f16d8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga901a2c50cd2b75281736517d63f16d8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga901a2c50cd2b75281736517d63f16d8d">P_UART_TX_FIFO_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral_uart.html#gadefd7164a96c8768d065d20a53adf1f0">P_UART_OUT_BUFFER_LEN</a></td></tr>
<tr class="memdesc:ga901a2c50cd2b75281736517d63f16d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART HW TX FIFO depth. This is fixed to 16 bytes and cannot be changed. <br /></td></tr>
<tr class="separator:ga901a2c50cd2b75281736517d63f16d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327267ac357cacdc6c7a7f571093b12a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga327267ac357cacdc6c7a7f571093b12a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga327267ac357cacdc6c7a7f571093b12a">P_UART_WATER_MARK_RX_LEVEL_HIGHEST</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral_uart.html#ga6d6b2fdff62a42bdc21e1827e27c084a">P_UART_RX_FIFO_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga327267ac357cacdc6c7a7f571093b12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest RX watermark is FIFO - 1. <br /></td></tr>
<tr class="separator:ga327267ac357cacdc6c7a7f571093b12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c60fe890227109576913019e4a6bb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72c60fe890227109576913019e4a6bb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga72c60fe890227109576913019e4a6bb8">P_UART_WATER_MARK_TX_LEVEL_HIGHEST</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral_uart.html#ga901a2c50cd2b75281736517d63f16d8d">P_UART_TX_FIFO_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga72c60fe890227109576913019e4a6bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest TX watermark is FIFO - 1. <br /></td></tr>
<tr class="separator:ga72c60fe890227109576913019e4a6bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb925cd17405b1d9171b41c7d3d50d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cb925cd17405b1d9171b41c7d3d50d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga1cb925cd17405b1d9171b41c7d3d50d4">P_UART_WATER_MARK_RX_LEVEL_ONE_BYTE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1cb925cd17405b1d9171b41c7d3d50d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowest RX watermark is 1 byte. <br /></td></tr>
<tr class="separator:ga1cb925cd17405b1d9171b41c7d3d50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0848324cc6c29fb641daa851779d3087"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0848324cc6c29fb641daa851779d3087"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga0848324cc6c29fb641daa851779d3087">P_UART_INT_ENABLE</a>&#160;&#160;&#160;UART_REG(P_UART_INT_ENABLE_ADDR)</td></tr>
<tr class="memdesc:ga0848324cc6c29fb641daa851779d3087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macros. <br /></td></tr>
<tr class="separator:ga0848324cc6c29fb641daa851779d3087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f012dfcce91cb95c482cac68d428dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94f012dfcce91cb95c482cac68d428dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_INT_STATUS</b>&#160;&#160;&#160;UART_REG(<a class="el" href="group___peripheral_uart.html#ga97729d745679f9554f9ac98d04b64e67">P_UART_INT_STATUS_ADDR</a>)</td></tr>
<tr class="separator:ga94f012dfcce91cb95c482cac68d428dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97083dedbc0ec7be941972cbd8878942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97083dedbc0ec7be941972cbd8878942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_INT_CLEAR</b>(x)&#160;&#160;&#160;UART_REG(<a class="el" href="group___peripheral_uart.html#ga97729d745679f9554f9ac98d04b64e67">P_UART_INT_STATUS_ADDR</a>)              = x</td></tr>
<tr class="separator:ga97083dedbc0ec7be941972cbd8878942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b19f8f7d149b42cbff89f1a5d2d9a76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b19f8f7d149b42cbff89f1a5d2d9a76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_INT_DISABLE</b>&#160;&#160;&#160;UART_REG(P_UART_INT_DISABLE_ADDR)</td></tr>
<tr class="separator:ga5b19f8f7d149b42cbff89f1a5d2d9a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99129fb79003ee49efb976a70b880e6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99129fb79003ee49efb976a70b880e6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_RX_FIFO</b>()&#160;&#160;&#160;UART_REG(P_UART_RX_FIFO_ADDR)</td></tr>
<tr class="separator:ga99129fb79003ee49efb976a70b880e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb742778a5b4aa8f2edda4cd5d0e180"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcb742778a5b4aa8f2edda4cd5d0e180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_TX_FIFO</b>(x)&#160;&#160;&#160;UART_REG(P_UART_TX_FIFO_ADDR)                 = x</td></tr>
<tr class="separator:gadcb742778a5b4aa8f2edda4cd5d0e180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd631387832fab4e5d88f5b263b037"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59bd631387832fab4e5d88f5b263b037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LINE_CONTROL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_LINE_CONTROL_ADDR)            = x</td></tr>
<tr class="separator:ga59bd631387832fab4e5d88f5b263b037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ba55f76d5fff48534ccb7196e751e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27ba55f76d5fff48534ccb7196e751e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LINE_CONTROL_GET</b>()&#160;&#160;&#160;UART_REG(P_UART_LINE_CONTROL_ADDR)</td></tr>
<tr class="separator:ga27ba55f76d5fff48534ccb7196e751e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643d06805b11ea600d0623964df937f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga643d06805b11ea600d0623964df937f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_MODEM_CONTROL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_MODEM_CONTROL_ADDR)           = x</td></tr>
<tr class="separator:ga643d06805b11ea600d0623964df937f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b210d9b6d7ca0076f8c3eaf6d60ec7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94b210d9b6d7ca0076f8c3eaf6d60ec7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_MODEM_CONTROL_GET</b>()&#160;&#160;&#160;UART_REG(P_UART_MODEM_CONTROL_ADDR)</td></tr>
<tr class="separator:ga94b210d9b6d7ca0076f8c3eaf6d60ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22618740c60612c7c73d9ac1a54f8203"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22618740c60612c7c73d9ac1a54f8203"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_FIFO_CONTROL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_FIFO_CONTROL_ADDR)            = x</td></tr>
<tr class="separator:ga22618740c60612c7c73d9ac1a54f8203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5a2a4f68d38bee1f1d871ecf065e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b5a2a4f68d38bee1f1d871ecf065e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_MSR_STATUS</b>()&#160;&#160;&#160;UART_REG(P_UART_MSR_LINE_ADDR)</td></tr>
<tr class="separator:ga6b5a2a4f68d38bee1f1d871ecf065e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a34021170b8a96447a8403cd2fec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga687a34021170b8a96447a8403cd2fec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_HIGH_BAUDRATE_DIV</b>(x)&#160;&#160;&#160;UART_REG(P_UART_HIGH_BAUDRATE_DIV_ADDR)       = x</td></tr>
<tr class="separator:ga687a34021170b8a96447a8403cd2fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37762f1a736410444ed7c5a75ff0d86f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37762f1a736410444ed7c5a75ff0d86f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_LOW_BAUDRATE_DIV</b>(x)&#160;&#160;&#160;UART_REG(P_UART_LOW_BAUDRATE_DIV_ADDR)        = x</td></tr>
<tr class="separator:ga37762f1a736410444ed7c5a75ff0d86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692fad0ae8ca97400fa77a77a2f5a971"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga692fad0ae8ca97400fa77a77a2f5a971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_WATER_MARK_RX_LEVEL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_WATER_MARK_RX_ADDR)           = x</td></tr>
<tr class="separator:ga692fad0ae8ca97400fa77a77a2f5a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf70f9e7a85ca3d8d70a09348121651e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf70f9e7a85ca3d8d70a09348121651e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_WATER_MARK_TX_LEVEL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_WATER_MARK_TX_ADDR)           = x</td></tr>
<tr class="separator:gabf70f9e7a85ca3d8d70a09348121651e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2d1a800307a95474c53ca1e46e3df1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e2d1a800307a95474c53ca1e46e3df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_FLOW_CONTROL_WATER_MARK_LEVEL</b>(x)&#160;&#160;&#160;UART_REG(P_UART_FLOW_CONTROL_WATER_MARK_ADDR) = x</td></tr>
<tr class="separator:ga1e2d1a800307a95474c53ca1e46e3df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130a1aa8cae646c8a55f5f6bf131c18f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga130a1aa8cae646c8a55f5f6bf131c18f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_ESC_CHAR</b>&#160;&#160;&#160;UART_REG(P_UART_ESC_ADDR)</td></tr>
<tr class="separator:ga130a1aa8cae646c8a55f5f6bf131c18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1edaccbbec4404009d1c50b572da2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e1edaccbbec4404009d1c50b572da2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga4e1edaccbbec4404009d1c50b572da2d">P_UART_RX_FIFO_NOT_EMPTY</a>()&#160;&#160;&#160;<a class="el" href="group___peripheral_uart.html#ga0fe3902b2d0f246cf05ecdeb0a49ec2b">puart_rxFifoNotEmpty</a>()</td></tr>
<tr class="memdesc:ga4e1edaccbbec4404009d1c50b572da2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to check if the RX HW FIFO is not empty. <br /></td></tr>
<tr class="separator:ga4e1edaccbbec4404009d1c50b572da2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6a1e0d29c4ef3a5f97486fdbc5dc69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a6a1e0d29c4ef3a5f97486fdbc5dc69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga2a6a1e0d29c4ef3a5f97486fdbc5dc69">P_UART_TX_FIFO_IS_EMPTY</a>()&#160;&#160;&#160;( ( REG32(P_UART_LINE_STATUS_ADDR) &amp; ( P_UART_LSR_TX_FIFO_NOT_EMPTY | P_UART_LSR_TX_IDLE ) ) == P_UART_LSR_TX_IDLE )</td></tr>
<tr class="memdesc:ga2a6a1e0d29c4ef3a5f97486fdbc5dc69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to check if the TX HW FIFO is empty. <br /></td></tr>
<tr class="separator:ga2a6a1e0d29c4ef3a5f97486fdbc5dc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5b6973f972e9f83855fd9e032d66677e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b6973f972e9f83855fd9e032d66677e"></a>
typedef enum <a class="el" href="group___peripheral_uart.html#ga7b0bf22592d992bff599c213f5b73394">P_UART_RX_STATE_TAG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga5b6973f972e9f83855fd9e032d66677e">P_UART_RX_STATE</a></td></tr>
<tr class="memdesc:ga5b6973f972e9f83855fd9e032d66677e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART driver RX states. Internal. <br /></td></tr>
<tr class="separator:ga5b6973f972e9f83855fd9e032d66677e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21675bf8355e97fe3d05330f74d8fa8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21675bf8355e97fe3d05330f74d8fa8a"></a>
typedef enum <a class="el" href="group___peripheral_uart.html#gafbaef161a48cbd0995c315c0dc58223f">P_UART_TX_STATE_TAG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga21675bf8355e97fe3d05330f74d8fa8a">P_UART_TX_STATE</a></td></tr>
<tr class="memdesc:ga21675bf8355e97fe3d05330f74d8fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART driver TX states. Internal. <br /></td></tr>
<tr class="separator:ga21675bf8355e97fe3d05330f74d8fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c854e793ddda8d0304e588fee892277"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c854e793ddda8d0304e588fee892277"></a>
typedef struct <a class="el" href="struct_h_c_i___c_m_d___t_a_g.html">HCI_CMD_TAG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga8c854e793ddda8d0304e588fee892277">P_UART_HCI_CMD</a></td></tr>
<tr class="memdesc:ga8c854e793ddda8d0304e588fee892277"><td class="mdescLeft">&#160;</td><td class="mdescRight">HCI command header. Internal. NOTE: PUART does not support HCI commands. <br /></td></tr>
<tr class="separator:ga8c854e793ddda8d0304e588fee892277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed7162d72066937f388a91956ff5010"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ed7162d72066937f388a91956ff5010"></a>
typedef enum <a class="el" href="group___peripheral_uart.html#gab30a582a9bc6af11147affc68837a789">P_UART_FUNCTION_TAG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga2ed7162d72066937f388a91956ff5010">P_UART_FUNCTION</a></td></tr>
<tr class="memdesc:ga2ed7162d72066937f388a91956ff5010"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART function control. Internal. <br /></td></tr>
<tr class="separator:ga2ed7162d72066937f388a91956ff5010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6965c55334d37cdeb0a863a57cdfd3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6965c55334d37cdeb0a863a57cdfd3a"></a>
typedef UINT8&#160;</td><td class="memItemRight" valign="bottom"><b>P_UART_TRANSPORT_PACKET_TYPE</b></td></tr>
<tr class="separator:gaf6965c55334d37cdeb0a863a57cdfd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad425508c4be689d619904772901f098d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad425508c4be689d619904772901f098d"></a>
typedef struct <br class="typebreak" />
<a class="el" href="struct_p___u_a_r_t___t_r_a_n_s_p_o_r_t___p_a_c_k_e_t___t_a_g.html">P_UART_TRANSPORT_PACKET_TAG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gad425508c4be689d619904772901f098d">P_UART_TRANSPORT_PACKET</a></td></tr>
<tr class="memdesc:gad425508c4be689d619904772901f098d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART transport packet type defines. <br /></td></tr>
<tr class="separator:gad425508c4be689d619904772901f098d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga098384b0034af0daa7c9c5c82b563567"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga098384b0034af0daa7c9c5c82b563567"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>P_UART_ISR_TX_FF_MASK</b> = 0x01, 
<b>P_UART_ISR_TX_FAE_MASK</b> = 0x02, 
<b>P_UART_ISR_RX_AFF_MASK</b> = 0x04, 
<b>P_UART_ISR_RX_FE_MASK</b> = 0x08, 
<br />
&#160;&#160;<b>P_UART_ISR_RX_RES_MASK</b> = 0x10, 
<b>P_UART_ISR_RX_PE_MASK</b> = 0x20, 
<b>P_UART_ISR_RX_BRK_MASK</b> = 0x40, 
<b>P_UART_ISR_RX_CTS_MASK</b> = 0x80
<br />
 }</td></tr>
<tr class="memdesc:ga098384b0034af0daa7c9c5c82b563567"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART interrupt control bits. Internal. <br /></td></tr>
<tr class="separator:ga098384b0034af0daa7c9c5c82b563567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c4bd66c8074c3d126a069275a0a80c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="group___peripheral_uart.html#gga92c4bd66c8074c3d126a069275a0a80ca9619523776aa10972c260de4107f7fdb">P_UART_LCR_STB_MASK</a> = 0x0001, 
<a class="el" href="group___peripheral_uart.html#gga92c4bd66c8074c3d126a069275a0a80caf4c5e064ae3b0b9497e44636a4df8092">P_UART_LCR_PEN_MASK</a> = 0x0002, 
<a class="el" href="group___peripheral_uart.html#gga92c4bd66c8074c3d126a069275a0a80ca7e1bc993805af72c9632cddb817f7ab3">P_UART_LCR_EPS_MASK</a> = 0x0004, 
<b>P_UART_LCR_RXEN_MASK</b> = 0x0008, 
<br />
&#160;&#160;<b>P_UART_LCR_LBC_MASK</b> = 0x0010, 
<b>P_UART_LCR_TXOEN_MASK</b> = 0x0020, 
<b>P_UART_LCR_RTSOEN_MASK</b> = 0x0040, 
<a class="el" href="group___peripheral_uart.html#gga92c4bd66c8074c3d126a069275a0a80cace4bcc01c33659dd5a855871e952a164">P_UART_LCR_SLIP_MASK</a> = 0x0080, 
<br />
&#160;&#160;<b>P_UART_LCR_SLIP_CRC_RX_ENABLE_MASK</b> = 0x0100, 
<b>P_UART_LCR_SLIP_CRC_INVERT_MASK</b> = 0x0200, 
<b>P_UART_LCR_SLIP_CRC_LSB_1ST_MASK</b> = 0x0400, 
<b>P_UART_LCR_SLIP_CRC_TX_ENABLE_MASK</b> = 0x0800
<br />
 }</td></tr>
<tr class="memdesc:ga92c4bd66c8074c3d126a069275a0a80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART line control bits. Internal.  <a href="group___peripheral_uart.html#ga92c4bd66c8074c3d126a069275a0a80c">More...</a><br /></td></tr>
<tr class="separator:ga92c4bd66c8074c3d126a069275a0a80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee507fea44084259042ff7bb45ecabf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ee507fea44084259042ff7bb45ecabf"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>P_UART_LSR_TX_FIFO_NOT_EMPTY</b> = 0x0004, 
<b>P_UART_LSR_TX_IDLE</b> = 0x0008, 
<b>P_UART_LSR_END_DELIMETER_NOT_DONE_MASK</b> = 0x0010
 }</td></tr>
<tr class="memdesc:ga2ee507fea44084259042ff7bb45ecabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART status bits. Internal. <br /></td></tr>
<tr class="separator:ga2ee507fea44084259042ff7bb45ecabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7df87806f64f3b241c8cde9eb57cad5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>P_UART_MCR_TXEN_MASK</b> = 0x0001, 
<b>P_UART_MCR_RTS_MASK</b> = 0x0002, 
<b>P_UART_MCR_XON_XOFF_MASK</b> = 0x0004, 
<b>P_UART_MCR_HIGH_RATE_MASK</b> = 0x0008, 
<br />
&#160;&#160;<a class="el" href="group___peripheral_uart.html#ggaa7df87806f64f3b241c8cde9eb57cad5a6dba858d36c53100fd5863b8794a7a93">P_UART_MCR_LOOPBACK_MASK</a> = 0x0010, 
<b>P_UART_MCR_AUTORTS_MASK</b> = 0x0020, 
<b>P_UART_MCR_AUTOCTS_MASK</b> = 0x0040, 
<b>P_UART_MCR_BAUD_ADJ_MASK</b> = 0x0080, 
<br />
&#160;&#160;<b>P_UART_MCR_PKT_FLOW_RX_MASK</b> = 0x0100, 
<b>P_UART_MCR_SEND_XON_NOW</b> = 0x0200
<br />
 }</td></tr>
<tr class="memdesc:gaa7df87806f64f3b241c8cde9eb57cad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART modem control bits. Internal.  <a href="group___peripheral_uart.html#gaa7df87806f64f3b241c8cde9eb57cad5">More...</a><br /></td></tr>
<tr class="separator:gaa7df87806f64f3b241c8cde9eb57cad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1398dba5e4a5616b83437528bdb28e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f1398dba5e4a5616b83437528bdb28e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>P_UART_MSR_CTS_MASK</b> = 0x0001, 
<b>P_UART_MSR_RX_MASK</b> = 0x0004
 }</td></tr>
<tr class="memdesc:ga2f1398dba5e4a5616b83437528bdb28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART modem status bits. Internal. <br /></td></tr>
<tr class="separator:ga2f1398dba5e4a5616b83437528bdb28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac2de18c0ed342a690b3e2ba3c52426"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeac2de18c0ed342a690b3e2ba3c52426"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>P_UART_FCR_RX_FIFO_RESET_MASK</b> = 0x001, 
<b>P_UART_FCR_TX_FIFO_RESET_MASK</b> = 0x002, 
<b>P_UART_FCR_SLIP_RX_RESYNC_MASK</b> = 0x004, 
<b>P_UART_FCR_SLIP_START_END_FRAME_MASK</b> = 0x008
 }</td></tr>
<tr class="memdesc:gaeac2de18c0ed342a690b3e2ba3c52426"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART flow control bits. Internal. <br /></td></tr>
<tr class="separator:gaeac2de18c0ed342a690b3e2ba3c52426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac0b7994a7d738aa77d2c1cfe8d6d13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ac0b7994a7d738aa77d2c1cfe8d6d13"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>P_UART_CLK</b> = 24000000, 
<b>P_UART_SAMPLE_CLOCK</b> = 16, 
<b>DEFAULT_P_UART_BAUDRATE</b> = 115200, 
<b>DEFAULT_P_UART_HWFLOWCONTROLWATERMARK</b> = 13, 
<br />
&#160;&#160;<b>DEFAULT_P_UART_MIN_PKT_LENGTH</b> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga0ac0b7994a7d738aa77d2c1cfe8d6d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some useful default constants used by teh driver. <br /></td></tr>
<tr class="separator:ga0ac0b7994a7d738aa77d2c1cfe8d6d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0bf22592d992bff599c213f5b73394"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0bf22592d992bff599c213f5b73394"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga7b0bf22592d992bff599c213f5b73394">P_UART_RX_STATE_TAG</a> { <br />
&#160;&#160;<b>P_UART_RX_IDLE</b>, 
<b>P_UART_RX_TYPE</b>, 
<b>P_UART_RX_PAYLOAD</b>, 
<b>P_UART_RX_READ_DONE</b>, 
<br />
&#160;&#160;<b>P_UART_RX_RESYNC</b>, 
<b>P_UART_DROP_PACKET</b>
<br />
 }</td></tr>
<tr class="memdesc:ga7b0bf22592d992bff599c213f5b73394"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART driver RX states. Internal. <br /></td></tr>
<tr class="separator:ga7b0bf22592d992bff599c213f5b73394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaef161a48cbd0995c315c0dc58223f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbaef161a48cbd0995c315c0dc58223f"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gafbaef161a48cbd0995c315c0dc58223f">P_UART_TX_STATE_TAG</a> { <br />
&#160;&#160;<b>P_UART_TX_IDLE</b>, 
<b>P_UART_TX_BUSY</b>, 
<b>P_UART_TX_WAIT_FIFO_EMPTY</b>, 
<b>P_UART_TX_DONE</b>, 
<br />
&#160;&#160;<b>P_UART_TX_WRONG_STATE</b>
<br />
 }</td></tr>
<tr class="memdesc:gafbaef161a48cbd0995c315c0dc58223f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART driver TX states. Internal. <br /></td></tr>
<tr class="separator:gafbaef161a48cbd0995c315c0dc58223f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30a582a9bc6af11147affc68837a789"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30a582a9bc6af11147affc68837a789"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gab30a582a9bc6af11147affc68837a789">P_UART_FUNCTION_TAG</a> { <b>P_UART_HCI</b>, 
<b>P_UART_HID</b>, 
<b>P_UART_SENSOR</b>
 }</td></tr>
<tr class="memdesc:gab30a582a9bc6af11147affc68837a789"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART function control. Internal. <br /></td></tr>
<tr class="separator:gab30a582a9bc6af11147affc68837a789"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaba1a4351775623e4c446161b6d4a94f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaba1a4351775623e4c446161b6d4a94f9">puart_init</a> (void)</td></tr>
<tr class="memdesc:gaba1a4351775623e4c446161b6d4a94f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUART initialization function.  <a href="group___peripheral_uart.html#gaba1a4351775623e4c446161b6d4a94f9">More...</a><br /></td></tr>
<tr class="separator:gaba1a4351775623e4c446161b6d4a94f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f30ea3e68232a08c845286abff654c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaf8f30ea3e68232a08c845286abff654c">puart_interruptHandler</a> (void)</td></tr>
<tr class="memdesc:gaf8f30ea3e68232a08c845286abff654c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR context interrupt handler.  <a href="group___peripheral_uart.html#gaf8f30ea3e68232a08c845286abff654c">More...</a><br /></td></tr>
<tr class="separator:gaf8f30ea3e68232a08c845286abff654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecaa56434e2f19cd4224aac959efafc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ecaa56434e2f19cd4224aac959efafc"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga1ecaa56434e2f19cd4224aac959efafc">puart_calculateBaudrate</a> (UINT8 *dhbr, UINT8 *dlbr, UINT32 baudrate, UINT32 clk)</td></tr>
<tr class="memdesc:ga1ecaa56434e2f19cd4224aac959efafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the baud rate. Internal, not for app use. <br /></td></tr>
<tr class="separator:ga1ecaa56434e2f19cd4224aac959efafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c81b8d217ac8fde3f5b452da18a327b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c81b8d217ac8fde3f5b452da18a327b"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga0c81b8d217ac8fde3f5b452da18a327b">puart_enableInterrupt</a> (void)</td></tr>
<tr class="memdesc:ga0c81b8d217ac8fde3f5b452da18a327b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables CM3 interrupt from PUART HW block. <br /></td></tr>
<tr class="separator:ga0c81b8d217ac8fde3f5b452da18a327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e0d3b335a576be9ab4c72b33cc9ff5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51e0d3b335a576be9ab4c72b33cc9ff5"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga51e0d3b335a576be9ab4c72b33cc9ff5">puart_flowOn</a> (void)</td></tr>
<tr class="memdesc:ga51e0d3b335a576be9ab4c72b33cc9ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn on flow control. <br /></td></tr>
<tr class="separator:ga51e0d3b335a576be9ab4c72b33cc9ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48dab458d10fcfe54b5674f7159e133"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad48dab458d10fcfe54b5674f7159e133"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gad48dab458d10fcfe54b5674f7159e133">puart_flowOff</a> (void)</td></tr>
<tr class="memdesc:gad48dab458d10fcfe54b5674f7159e133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn off flow control. <br /></td></tr>
<tr class="separator:gad48dab458d10fcfe54b5674f7159e133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60ec73293167c67a368696a9007650d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf60ec73293167c67a368696a9007650d"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaf60ec73293167c67a368696a9007650d">puart_disableTx</a> (void)</td></tr>
<tr class="memdesc:gaf60ec73293167c67a368696a9007650d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the HW TX FIFO. <br /></td></tr>
<tr class="separator:gaf60ec73293167c67a368696a9007650d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1f4a79a6e8ba87334863f95520492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2aa1f4a79a6e8ba87334863f95520492"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga2aa1f4a79a6e8ba87334863f95520492">puart_enableTx</a> (void)</td></tr>
<tr class="memdesc:ga2aa1f4a79a6e8ba87334863f95520492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the HW TXFIFO. <br /></td></tr>
<tr class="separator:ga2aa1f4a79a6e8ba87334863f95520492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7f81ba7a197c1a353745e9ad240f7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gafa7f81ba7a197c1a353745e9ad240f7a">puart_setBaudrate</a> (UINT8 dhbr, UINT8 dlbr, UINT32 baudrate)</td></tr>
<tr class="memdesc:gafa7f81ba7a197c1a353745e9ad240f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set baud rate.  <a href="group___peripheral_uart.html#gafa7f81ba7a197c1a353745e9ad240f7a">More...</a><br /></td></tr>
<tr class="separator:gafa7f81ba7a197c1a353745e9ad240f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebf8cd01efae366dd321876aa505bc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gadebf8cd01efae366dd321876aa505bc9">puart_synchronousRead</a> (UINT8 *buffer, UINT32 length)</td></tr>
<tr class="memdesc:gadebf8cd01efae366dd321876aa505bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a blocking read from the RX FIFO.  <a href="group___peripheral_uart.html#gadebf8cd01efae366dd321876aa505bc9">More...</a><br /></td></tr>
<tr class="separator:gadebf8cd01efae366dd321876aa505bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469f4cb19fe11d55c90acbe831ab0477"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga469f4cb19fe11d55c90acbe831ab0477">puart_synchronousWrite</a> (UINT8 *buffer, UINT32 length)</td></tr>
<tr class="memdesc:ga469f4cb19fe11d55c90acbe831ab0477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a blocking write to the TX FIFO.  <a href="group___peripheral_uart.html#ga469f4cb19fe11d55c90acbe831ab0477">More...</a><br /></td></tr>
<tr class="separator:ga469f4cb19fe11d55c90acbe831ab0477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3902b2d0f246cf05ecdeb0a49ec2b"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga0fe3902b2d0f246cf05ecdeb0a49ec2b">puart_rxFifoNotEmpty</a> (void)</td></tr>
<tr class="memdesc:ga0fe3902b2d0f246cf05ecdeb0a49ec2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the RX FIFO is not empty.  <a href="group___peripheral_uart.html#ga0fe3902b2d0f246cf05ecdeb0a49ec2b">More...</a><br /></td></tr>
<tr class="separator:ga0fe3902b2d0f246cf05ecdeb0a49ec2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5dd20ba4fd39a8d57eb109b896c39e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf5dd20ba4fd39a8d57eb109b896c39e"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gadf5dd20ba4fd39a8d57eb109b896c39e">puart_rxHandler</a> (void *unused)</td></tr>
<tr class="memdesc:gadf5dd20ba4fd39a8d57eb109b896c39e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread context RX interrupt dispatch function. Internal. <br /></td></tr>
<tr class="separator:gadf5dd20ba4fd39a8d57eb109b896c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ed4cf34f9f0e4556cb9b64fb1b8990"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6ed4cf34f9f0e4556cb9b64fb1b8990"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaf6ed4cf34f9f0e4556cb9b64fb1b8990">puart_txHandler</a> (void *unused)</td></tr>
<tr class="memdesc:gaf6ed4cf34f9f0e4556cb9b64fb1b8990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread context TX interrupt dispatch function. Internal. <br /></td></tr>
<tr class="separator:gaf6ed4cf34f9f0e4556cb9b64fb1b8990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81725102fe20fc96ecedf9829809c08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gac81725102fe20fc96ecedf9829809c08">puart_print</a> (char *string)</td></tr>
<tr class="memdesc:gac81725102fe20fc96ecedf9829809c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints a string to PUART.  <a href="group___peripheral_uart.html#gac81725102fe20fc96ecedf9829809c08">More...</a><br /></td></tr>
<tr class="separator:gac81725102fe20fc96ecedf9829809c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87955e9e0f2277e0a8d0facbf4803eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gad87955e9e0f2277e0a8d0facbf4803eb">puart_write</a> (UINT8 byte)</td></tr>
<tr class="memdesc:gad87955e9e0f2277e0a8d0facbf4803eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a single byte to PUART.  <a href="group___peripheral_uart.html#gad87955e9e0f2277e0a8d0facbf4803eb">More...</a><br /></td></tr>
<tr class="separator:gad87955e9e0f2277e0a8d0facbf4803eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ad52686a1ed38c12ad2604f48a1afa"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaa4ad52686a1ed38c12ad2604f48a1afa">puart_read</a> (UINT8 *readbyte)</td></tr>
<tr class="memdesc:gaa4ad52686a1ed38c12ad2604f48a1afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a single byte from PUART.  <a href="group___peripheral_uart.html#gaa4ad52686a1ed38c12ad2604f48a1afa">More...</a><br /></td></tr>
<tr class="separator:gaa4ad52686a1ed38c12ad2604f48a1afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62365f072fb51688106618ab25d40ef"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gab62365f072fb51688106618ab25d40ef">puart_selectUartPads</a> (UINT8 rxdPortPin, UINT8 txdPortPin, UINT8 ctsPortPin, UINT8 rtsPortPin)</td></tr>
<tr class="memdesc:gab62365f072fb51688106618ab25d40ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the application to configure GPIOs for PUART.  <a href="group___peripheral_uart.html#gab62365f072fb51688106618ab25d40ef">More...</a><br /></td></tr>
<tr class="separator:gab62365f072fb51688106618ab25d40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ec915ae5a7dbd680db7ee3a3974bf9"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaf5ec915ae5a7dbd680db7ee3a3974bf9">puart_checkRxdPortPin</a> (UINT8 rxdPortPin)</td></tr>
<tr class="memdesc:gaf5ec915ae5a7dbd680db7ee3a3974bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the given RXd port-pin combination is valid for the SoC.  <a href="group___peripheral_uart.html#gaf5ec915ae5a7dbd680db7ee3a3974bf9">More...</a><br /></td></tr>
<tr class="separator:gaf5ec915ae5a7dbd680db7ee3a3974bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec1aa44ba12eb5033270d9d471179b5"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga1ec1aa44ba12eb5033270d9d471179b5">puart_checkTxdPortPin</a> (UINT8 txdPortPin)</td></tr>
<tr class="memdesc:ga1ec1aa44ba12eb5033270d9d471179b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the given TXd port-pin combination is valid for the SoC.  <a href="group___peripheral_uart.html#ga1ec1aa44ba12eb5033270d9d471179b5">More...</a><br /></td></tr>
<tr class="separator:ga1ec1aa44ba12eb5033270d9d471179b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8671677de6d3e8c706cf91c5972fd9fe"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#ga8671677de6d3e8c706cf91c5972fd9fe">puart_checkCtsPortPin</a> (UINT8 ctsPortPin)</td></tr>
<tr class="memdesc:ga8671677de6d3e8c706cf91c5972fd9fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the given CTS port-pin combination is valid for the SoC.  <a href="group___peripheral_uart.html#ga8671677de6d3e8c706cf91c5972fd9fe">More...</a><br /></td></tr>
<tr class="separator:ga8671677de6d3e8c706cf91c5972fd9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae00d0d2395c311a2970dfab697db5f9"><td class="memItemLeft" align="right" valign="top">BOOL32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral_uart.html#gaae00d0d2395c311a2970dfab697db5f9">puart_checkRtsPortPin</a> (UINT8 rtsPortPin)</td></tr>
<tr class="memdesc:gaae00d0d2395c311a2970dfab697db5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the given RTS port-pin combination is valid for the SoC.  <a href="group___peripheral_uart.html#gaae00d0d2395c311a2970dfab697db5f9">More...</a><br /></td></tr>
<tr class="separator:gaae00d0d2395c311a2970dfab697db5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a76f16a6bbe8995848335de7e9e137948"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76f16a6bbe8995848335de7e9e137948"></a>
void(*&#160;</td><td class="memItemRight" valign="bottom"><b>puart_rxCb</b> )(void *)</td></tr>
<tr class="separator:a76f16a6bbe8995848335de7e9e137948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2370a1008ab1e80ad41b298f458b575"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2370a1008ab1e80ad41b298f458b575"></a>
void(*&#160;</td><td class="memItemRight" valign="bottom"><b>puart_rxIntCb</b> )(void)</td></tr>
<tr class="separator:ae2370a1008ab1e80ad41b298f458b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37522215d7780ca2fe608ff4564d4f2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37522215d7780ca2fe608ff4564d4f2f"></a>
void(*&#160;</td><td class="memItemRight" valign="bottom"><b>puart_txCb</b> )(void)</td></tr>
<tr class="separator:a37522215d7780ca2fe608ff4564d4f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Define functions to access Peripheral UART block. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5dd1500b3fd4efebe941f89dfb4d9dff.html">out</a></li><li class="navelem"><a class="el" href="dir_df28c6173c0673ef10b14a7cb92bb599.html">repos</a></li><li class="navelem"><a class="el" href="dir_eb9ae1cc6fcc19225ec69225c37e1bb2.html">20736A1</a></li><li class="navelem"><a class="el" href="dir_d240f1eb741400c88a6b3dd004e9e7b0.html">COMPONENT_20736A1</a></li><li class="navelem"><a class="el" href="dir_2d4136852b49b89d3f04361ccc039e0c.html">include</a></li><li class="navelem"><a class="el" href="dir_d59bef10c2c16122b3be60afc7acccc4.html">Drivers</a></li><li class="navelem"><a class="el" href="puart_8h.html">puart.h</a></li>
    <li class="footer">Copyright Infineon Technologies.</li>
  </ul>
</div>
</body>
</html>
