# Results
All results are outputted here in the following format:

|net |wires |
| :--- | :--- |
| first starting gate, end gate | path |
| ... | ... |
| n-th starting gate, end gate | path |
|chip_nr_net_nr |cost |
