// Seed: 3379477889
module module_0;
  union packed {logic id_1;} id_2;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    input tri id_0,
    input supply1 _id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6
);
  assign id_4 = 1;
  assign id_4 = 1;
  logic [7:0][id_1] id_8 = id_8;
  xor primCall (id_3, id_5, id_6, id_8, id_9);
  wire id_9, id_10;
  module_0 modCall_1 ();
  logic id_11;
  ;
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  wand id_3
);
  module_0 modCall_1 ();
endmodule
