--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml keyGen.twx keyGen.ncd -o keyGen.twr keyGen.pcf

Design file:              keyGen.ncd
Physical constraint file: keyGen.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    5.637(R)|    0.637(R)|CLK_BUFGP         |   0.000|
Start       |    3.774(R)|    0.723(R)|CLK_BUFGP         |   0.000|
keyIn<0>    |    1.900(R)|   -0.427(R)|CLK_BUFGP         |   0.000|
keyIn<1>    |    2.782(R)|   -1.133(R)|CLK_BUFGP         |   0.000|
keyIn<2>    |    2.526(R)|   -0.928(R)|CLK_BUFGP         |   0.000|
keyIn<3>    |    2.927(R)|   -1.251(R)|CLK_BUFGP         |   0.000|
keyIn<4>    |    2.981(R)|   -1.294(R)|CLK_BUFGP         |   0.000|
keyIn<5>    |    3.709(R)|   -1.876(R)|CLK_BUFGP         |   0.000|
keyIn<6>    |    2.543(R)|   -0.944(R)|CLK_BUFGP         |   0.000|
keyIn<7>    |    2.177(R)|   -0.650(R)|CLK_BUFGP         |   0.000|
keyInEn     |    4.462(R)|   -1.237(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
keyout<0>   |   15.333(R)|CLK_BUFGP         |   0.000|
keyout<1>   |   15.463(R)|CLK_BUFGP         |   0.000|
keyout<2>   |   15.276(R)|CLK_BUFGP         |   0.000|
keyout<3>   |   14.134(R)|CLK_BUFGP         |   0.000|
keyout<4>   |   14.825(R)|CLK_BUFGP         |   0.000|
keyout<5>   |   14.107(R)|CLK_BUFGP         |   0.000|
keyout<6>   |   14.664(R)|CLK_BUFGP         |   0.000|
keyout<7>   |   15.176(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.673|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
keyIn<0>       |keyout<0>      |    9.020|
keyIn<1>       |keyout<1>      |   10.038|
keyIn<2>       |keyout<2>      |    9.873|
keyIn<3>       |keyout<3>      |    9.653|
keyIn<4>       |keyout<4>      |    9.833|
keyIn<5>       |keyout<5>      |   10.258|
keyIn<6>       |keyout<6>      |    9.231|
keyIn<7>       |keyout<7>      |    9.239|
keyInEn        |keyout<0>      |   10.032|
keyInEn        |keyout<1>      |   10.376|
keyInEn        |keyout<2>      |   10.765|
keyInEn        |keyout<3>      |    9.748|
keyInEn        |keyout<4>      |   10.777|
keyInEn        |keyout<5>      |    9.969|
keyInEn        |keyout<6>      |    9.843|
keyInEn        |keyout<7>      |   10.474|
---------------+---------------+---------+


Analysis completed Tue Jan 30 00:42:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



