# verilog-full-adder
Full Adder in Verilog with testbench, waveform, and simulation log
