<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p261" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_261{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_261{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_261{left:426px;bottom:1141px;letter-spacing:-0.13px;}
#t4_261{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_261{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_261{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_261{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_261{left:70px;bottom:1017px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_261{left:70px;bottom:1001px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ta_261{left:70px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_261{left:70px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_261{left:70px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#td_261{left:70px;bottom:926px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#te_261{left:70px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_261{left:70px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_261{left:70px;bottom:868px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_261{left:70px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_261{left:70px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_261{left:70px;bottom:817px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_261{left:70px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tl_261{left:70px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tm_261{left:70px;bottom:759px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#tn_261{left:70px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_261{left:70px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#tp_261{left:70px;bottom:709px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_261{left:70px;bottom:650px;letter-spacing:0.13px;}
#tr_261{left:152px;bottom:650px;letter-spacing:0.14px;word-spacing:0.01px;}
#ts_261{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_261{left:70px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_261{left:441px;bottom:569px;letter-spacing:-0.13px;}
#tv_261{left:124px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_261{left:124px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_261{left:70px;bottom:490px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ty_261{left:70px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_261{left:70px;bottom:457px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#t10_261{left:70px;bottom:440px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_261{left:70px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_261{left:70px;bottom:399px;letter-spacing:-0.37px;}
#t13_261{left:70px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_261{left:70px;bottom:357px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t15_261{left:70px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t16_261{left:70px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_261{left:70px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_261{left:70px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_261{left:70px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_261{left:70px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_261{left:70px;bottom:209px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1c_261{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_261{left:70px;bottom:168px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_261{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t1f_261{left:70px;bottom:134px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_261{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_261{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_261{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_261{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_261{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts261" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg261Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg261" style="-webkit-user-select: none;"><object width="935" height="1210" data="261/261.svg" type="image/svg+xml" id="pdf261" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_261" class="t s1_261">Vol. 1 </span><span id="t2_261" class="t s1_261">10-11 </span>
<span id="t3_261" class="t s2_261">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_261" class="t s3_261">10.4.3 </span><span id="t5_261" class="t s3_261">Intel® SSE Conversion Instructions </span>
<span id="t6_261" class="t s4_261">Intel SSE conversion instructions (see Figure 11-8) support packed and scalar conversions between single preci- </span>
<span id="t7_261" class="t s4_261">sion floating-point and doubleword integer formats. </span>
<span id="t8_261" class="t s4_261">The CVTPI2PS (convert packed doubleword integers to packed single precision floating-point values) instruction </span>
<span id="t9_261" class="t s4_261">converts two packed signed doubleword integers into two packed single precision floating-point values. When the </span>
<span id="ta_261" class="t s4_261">conversion is inexact, the result is rounded according to the rounding mode selected in the MXCSR register. </span>
<span id="tb_261" class="t s4_261">The CVTSI2SS (convert doubleword integer to scalar single precision floating-point value) instruction converts a </span>
<span id="tc_261" class="t s4_261">signed doubleword integer into a single precision floating-point value. When the conversion is inexact, the result is </span>
<span id="td_261" class="t s4_261">rounded according to the rounding mode selected in the MXCSR register. </span>
<span id="te_261" class="t s4_261">The CVTPS2PI (convert packed single precision floating-point values to packed doubleword integers) instruction </span>
<span id="tf_261" class="t s4_261">converts two packed single precision floating-point values into two packed signed doubleword integers. When the </span>
<span id="tg_261" class="t s4_261">conversion is inexact, the result is rounded according to the rounding mode selected in the MXCSR register. The </span>
<span id="th_261" class="t s4_261">CVTTPS2PI (convert with truncation packed single precision floating-point values to packed doubleword integers) </span>
<span id="ti_261" class="t s4_261">instruction is similar to the CVTPS2PI instruction, except that truncation is used to round a source value to an </span>
<span id="tj_261" class="t s4_261">integer value; see Section 4.8.4.2, “Truncation with Intel® SSE, SSE2, and AVX Conversion Instructions.” </span>
<span id="tk_261" class="t s4_261">The CVTSS2SI (convert scalar single precision floating-point value to doubleword integer) instruction converts a </span>
<span id="tl_261" class="t s4_261">single precision floating-point value into a signed doubleword integer. When the conversion is inexact, the result is </span>
<span id="tm_261" class="t s4_261">rounded according to the rounding mode selected in the MXCSR register. The CVTTSS2SI (convert with truncation </span>
<span id="tn_261" class="t s4_261">scalar single precision floating-point value to doubleword integer) instruction is similar to the CVTSS2SI instruc- </span>
<span id="to_261" class="t s4_261">tion, except that truncation is used to round the source value to an integer value; see Section 4.8.4.2, “Truncation </span>
<span id="tp_261" class="t s4_261">with Intel® SSE, SSE2, and AVX Conversion Instructions.” </span>
<span id="tq_261" class="t s3_261">10.4.4 </span><span id="tr_261" class="t s3_261">Intel® SSE 64-Bit SIMD Integer Instructions </span>
<span id="ts_261" class="t s4_261">Intel SSE adds the following 64-bit packed integer instructions to the IA-32 architecture. These instructions </span>
<span id="tt_261" class="t s4_261">operate on data in MMX registers and 64-bit memory locations. </span>
<span id="tu_261" class="t s5_261">NOTE </span>
<span id="tv_261" class="t s4_261">When Intel SSE2 is present in an IA-32 processor, these instructions are extended to operate on </span>
<span id="tw_261" class="t s4_261">128-bit operands in XMM registers and 128-bit memory locations. </span>
<span id="tx_261" class="t s4_261">The PAVGB (compute average of packed unsigned byte integers) and PAVGW (compute average of packed </span>
<span id="ty_261" class="t s4_261">unsigned word integers) instructions compute a SIMD average of two packed unsigned byte or word integer oper- </span>
<span id="tz_261" class="t s4_261">ands, respectively. For each corresponding pair of data elements in the packed source operands, the elements are </span>
<span id="t10_261" class="t s4_261">added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. </span>
<span id="t11_261" class="t s4_261">The PEXTRW (extract word) instruction copies a selected word from an MMX register into a general-purpose </span>
<span id="t12_261" class="t s4_261">register. </span>
<span id="t13_261" class="t s4_261">The PINSRW (insert word) instruction copies a word from a general-purpose register or from memory into a </span>
<span id="t14_261" class="t s4_261">selected word location in an MMX register. </span>
<span id="t15_261" class="t s4_261">The PMAXUB (maximum of packed unsigned byte integers) instruction compares the corresponding unsigned byte </span>
<span id="t16_261" class="t s4_261">integers in two packed operands and returns the greater of each comparison to the destination operand. </span>
<span id="t17_261" class="t s4_261">The PMINUB (minimum of packed unsigned byte integers) instruction compares the corresponding unsigned byte </span>
<span id="t18_261" class="t s4_261">integers in two packed operands and returns the lesser of each comparison to the destination operand. </span>
<span id="t19_261" class="t s4_261">The PMAXSW (maximum of packed signed word integers) instruction compares the corresponding signed word </span>
<span id="t1a_261" class="t s4_261">integers in two packed operands and returns the greater of each comparison to the destination operand. </span>
<span id="t1b_261" class="t s4_261">The PMINSW (minimum of packed signed word integers) instruction compares the corresponding signed word inte- </span>
<span id="t1c_261" class="t s4_261">gers in two packed operands and returns the lesser of each comparison to the destination operand. </span>
<span id="t1d_261" class="t s4_261">The PMOVMSKB (move byte mask) instruction creates an 8-bit mask from the packed byte integers in an MMX </span>
<span id="t1e_261" class="t s4_261">register and stores the result in the low byte of a general-purpose register. The mask contains the most significant </span>
<span id="t1f_261" class="t s4_261">bit of each byte in the MMX register. (When operating on 128-bit operands, a 16-bit mask is created.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
