#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 24 11:03:46 2024
# Process ID: 35152
# Current directory: D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/design_1_score_tekenen_0_0_synth_1
# Command line: vivado.exe -log design_1_score_tekenen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_score_tekenen_0_0.tcl
# Log file: D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/design_1_score_tekenen_0_0_synth_1/design_1_score_tekenen_0_0.vds
# Journal file: D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/design_1_score_tekenen_0_0_synth_1\vivado.jou
# Running On: Lenovo-Jochem, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source design_1_score_tekenen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1365.148 ; gain = 160.414
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_score_tekenen_0_0
Command: synth_design -top design_1_score_tekenen_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9284
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2220.656 ; gain = 411.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_score_tekenen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:76]
	Parameter size bound to: 5 - type: integer 
	Parameter distance bound to: 20 - type: integer 
	Parameter height_offset bound to: 10 - type: integer 
	Parameter width_offset bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'score_tekenen' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:5' bound to instance 'U0' of component 'score_tekenen' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'score_tekenen' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'score_tekenen' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_tekenen_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:76]
WARNING: [Synth 8-7129] Port screen_height_i[8] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[7] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[6] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[5] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[4] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[3] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[2] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[1] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[0] in module score_tekenen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.312 ; gain = 501.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.215 ; gain = 519.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.215 ; gain = 519.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2328.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2422.734 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port screen_width_i[0] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[8] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[7] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[6] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[5] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[4] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[3] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[2] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[1] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[0] in module design_1_score_tekenen_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    45|
|2     |LUT1   |    15|
|3     |LUT2   |    69|
|4     |LUT3   |    23|
|5     |LUT4   |    42|
|6     |LUT5   |    38|
|7     |LUT6   |    25|
|8     |FDRE   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2422.734 ; gain = 519.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2422.734 ; gain = 613.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2422.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d9d7fc2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2422.734 ; gain = 1016.902
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/design_1_score_tekenen_0_0_synth_1/design_1_score_tekenen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_score_tekenen_0_0, cache-ID = 6a9607d9c350a144
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/design_1_score_tekenen_0_0_synth_1/design_1_score_tekenen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_score_tekenen_0_0_utilization_synth.rpt -pb design_1_score_tekenen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 11:04:50 2024...
