simSeconds 0.051742179519999994
simTicks 51742116951.876
finalTick 134295381204789.62
simFreq 1000000000000.0
hostSeconds 135.19302718999998
hostTickRate 382645783.911926
hostMemory 52601145.39233201
simInsts 110000019.04772
simOps 115942083.799298
hostInstRate 814836.7071580003
hostOpRate 858588.933293
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 744445.996512
system.l2.demandHits::switch_cpus.data 472491.046801
system.l2.demandHits::total 1216937.0433130001
system.l2.overallHits::switch_cpus.inst 744445.996512
system.l2.overallHits::switch_cpus.data 472491.046801
system.l2.overallHits::total 1216937.0433130001
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 748.0764510000001
system.l2.demandMisses::switch_cpus.data 71506.533476
system.l2.demandMisses::total 72254.60992700001
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 748.0764510000001
system.l2.overallMisses::switch_cpus.data 71506.533476
system.l2.overallMisses::total 72254.60992700001
system.l2.demandMissLatency::switch_cpus.inst 61023900.388
system.l2.demandMissLatency::switch_cpus.data 5955938246.173502
system.l2.demandMissLatency::total 6016962146.5615
system.l2.overallMissLatency::switch_cpus.inst 61023900.388
system.l2.overallMissLatency::switch_cpus.data 5955938246.173502
system.l2.overallMissLatency::total 6016962146.5615
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 745194.0729629998
system.l2.demandAccesses::switch_cpus.data 543997.5802769999
system.l2.demandAccesses::total 1289191.6532400001
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 745194.0729629998
system.l2.overallAccesses::switch_cpus.data 543997.5802769999
system.l2.overallAccesses::total 1289191.6532400001
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.0012090839959999998
system.l2.demandMissRate::switch_cpus.data 0.134052630375
system.l2.demandMissRate::total 0.059927328439000005
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.0012090839959999998
system.l2.overallMissRate::switch_cpus.data 0.134052630375
system.l2.overallMissRate::total 0.059927328439000005
system.l2.demandAvgMissLatency::switch_cpus.inst 80145.07544205045
system.l2.demandAvgMissLatency::switch_cpus.data 82526.16473706647
system.l2.demandAvgMissLatency::total 82502.1714992309
system.l2.overallAvgMissLatency::switch_cpus.inst 80145.07544205045
system.l2.overallAvgMissLatency::switch_cpus.data 82526.16473706647
system.l2.overallAvgMissLatency::total 82502.1714992309
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 748.0764510000001
system.l2.demandMshrMisses::switch_cpus.data 71506.533476
system.l2.demandMshrMisses::total 72254.60992700001
system.l2.overallMshrMisses::switch_cpus.inst 748.0764510000001
system.l2.overallMshrMisses::switch_cpus.data 71506.533476
system.l2.overallMshrMisses::total 72254.60992700001
system.l2.demandMshrMissLatency::switch_cpus.inst 53543121.32716
system.l2.demandMshrMissLatency::switch_cpus.data 5240872911.413501
system.l2.demandMshrMissLatency::total 5294416032.74066
system.l2.overallMshrMissLatency::switch_cpus.inst 53543121.32716
system.l2.overallMshrMissLatency::switch_cpus.data 5240872911.413501
system.l2.overallMshrMissLatency::total 5294416032.74066
system.l2.demandMshrMissRate::switch_cpus.inst 0.0012090839959999998
system.l2.demandMshrMissRate::switch_cpus.data 0.134052630375
system.l2.demandMshrMissRate::total 0.059927328439000005
system.l2.overallMshrMissRate::switch_cpus.inst 0.0012090839959999998
system.l2.overallMshrMissRate::switch_cpus.data 0.134052630375
system.l2.overallMshrMissRate::total 0.059927328439000005
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70145.05979596084
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72526.16473706647
system.l2.demandAvgMshrMissLatency::total 72502.17143073406
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70145.05979596084
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72526.16473706647
system.l2.overallAvgMshrMissLatency::total 72502.17143073406
system.l2.replacements 49877.06781900002
system.l2.ReadCleanReq.hits::switch_cpus.inst 744445.996512
system.l2.ReadCleanReq.hits::total 744445.996512
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 748.0764510000001
system.l2.ReadCleanReq.misses::total 748.0764510000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61023900.388
system.l2.ReadCleanReq.missLatency::total 61023900.388
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 745194.0729629998
system.l2.ReadCleanReq.accesses::total 745194.0729629998
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0012090839959999998
system.l2.ReadCleanReq.missRate::total 0.0012090839959999998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80145.07544205045
system.l2.ReadCleanReq.avgMissLatency::total 80145.07544205045
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 748.0764510000001
system.l2.ReadCleanReq.mshrMisses::total 748.0764510000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53543121.32716
system.l2.ReadCleanReq.mshrMissLatency::total 53543121.32716
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0012090839959999998
system.l2.ReadCleanReq.mshrMissRate::total 0.0012090839959999998
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70145.05979596084
system.l2.ReadCleanReq.avgMshrMissLatency::total 70145.05979596084
system.l2.ReadExReq.hits::switch_cpus.data 92560.44159900001
system.l2.ReadExReq.hits::total 92560.44159900001
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18694.439627
system.l2.ReadExReq.misses::total 18694.439627
system.l2.ReadExReq.missLatency::switch_cpus.data 1535506675.2580004
system.l2.ReadExReq.missLatency::total 1535506675.2580004
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111254.881226
system.l2.ReadExReq.accesses::total 111254.881226
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.161775328949
system.l2.ReadExReq.missRate::total 0.161775328949
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81303.82376401016
system.l2.ReadExReq.avgMissLatency::total 81303.82376401016
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18694.439627
system.l2.ReadExReq.mshrMisses::total 18694.439627
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1348562278.9879997
system.l2.ReadExReq.mshrMissLatency::total 1348562278.9879997
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.161775328949
system.l2.ReadExReq.mshrMissRate::total 0.161775328949
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71303.82376401017
system.l2.ReadExReq.avgMshrMissLatency::total 71303.82376401017
system.l2.ReadSharedReq.hits::switch_cpus.data 379930.605202
system.l2.ReadSharedReq.hits::total 379930.605202
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52812.093849
system.l2.ReadSharedReq.misses::total 52812.093849
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4420431570.9155
system.l2.ReadSharedReq.missLatency::total 4420431570.9155
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432742.69905099995
system.l2.ReadSharedReq.accesses::total 432742.69905099995
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.125807770431
system.l2.ReadSharedReq.missRate::total 0.125807770431
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83123.84844310915
system.l2.ReadSharedReq.avgMissLatency::total 83123.84844310915
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52812.093849
system.l2.ReadSharedReq.mshrMisses::total 52812.093849
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3892310632.425501
system.l2.ReadSharedReq.mshrMissLatency::total 3892310632.425501
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.125807770431
system.l2.ReadSharedReq.mshrMissRate::total 0.125807770431
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73123.84844310913
system.l2.ReadSharedReq.avgMshrMissLatency::total 73123.84844310913
system.l2.WritebackClean.hits::writebacks 745165.3121539999
system.l2.WritebackClean.hits::total 745165.3121539999
system.l2.WritebackClean.accesses::writebacks 745165.3121539999
system.l2.WritebackClean.accesses::total 745165.3121539999
system.l2.WritebackDirty.hits::writebacks 173425.87365600004
system.l2.WritebackDirty.hits::total 173425.87365600004
system.l2.WritebackDirty.accesses::writebacks 173425.87365600004
system.l2.WritebackDirty.accesses::total 173425.87365600004
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.l2.tags.tagsInUse 26641.27882846837
system.l2.tags.totalRefs 2831720.2306260006
system.l2.tags.sampledRefs 82315.349005
system.l2.tags.avgRefs 44.654633183589
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.9038299134010002
system.l2.tags.occupancies::cpu.data 2.4465881368069997
system.l2.tags.occupancies::switch_cpus.inst 1801.7178145401542
system.l2.tags.occupancies::switch_cpus.data 24747.379645157016
system.l2.tags.avgOccs::cpu.inst 5.8167594e-05
system.l2.tags.avgOccs::cpu.data 7.476884800000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05498398477099999
system.l2.tags.avgOccs::switch_cpus.data 0.755230037934
system.l2.tags.avgOccs::total 0.8130272779179999
system.l2.tags.occupanciesTaskId::1024 32399.349938999992
system.l2.tags.ageTaskId_1024::0 12.964894999999999
system.l2.tags.ageTaskId_1024::1 82.20680299999998
system.l2.tags.ageTaskId_1024::2 1391.509898
system.l2.tags.ageTaskId_1024::3 8951.399988
system.l2.tags.ratioOccsTaskId::1024 0.9887496959909998
system.l2.tags.tagAccesses 20705324.881533
system.l2.tags.dataAccesses 20705324.881533
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 748.0764510000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71499.36790200001
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.016384020471704248
system.mem_ctrls.numReadWriteTurnArounds 844.622821
system.mem_ctrls.numWriteReadTurnArounds 844.622821
system.mem_ctrls.numStayReadState 167674.54291900003
system.mem_ctrls.numStayWriteState 13107.630303
system.mem_ctrls.readReqs 72254.60992700001
system.mem_ctrls.writeReqs 13953.248387999998
system.mem_ctrls.readBursts 72254.60992700001
system.mem_ctrls.writeBursts 13953.248387999998
system.mem_ctrls.servicedByWrQ 7.1655739999999986
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.62534086
system.mem_ctrls.avgWrQLen 19.19602441
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72254.60992700001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13953.248387999998
system.mem_ctrls.rdQLenPdf::0 34948.755766999995
system.mem_ctrls.rdQLenPdf::1 20839.602068
system.mem_ctrls.rdQLenPdf::2 11112.654979999996
system.mem_ctrls.rdQLenPdf::3 5339.338148
system.mem_ctrls.rdQLenPdf::4 6.820142999999999
system.mem_ctrls.rdQLenPdf::5 0.27324699999999996
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 153.06680899999998
system.mem_ctrls.wrQLenPdf::16 158.229135
system.mem_ctrls.wrQLenPdf::17 461.70089500000006
system.mem_ctrls.wrQLenPdf::18 704.9872940000001
system.mem_ctrls.wrQLenPdf::19 821.4410799999999
system.mem_ctrls.wrQLenPdf::20 861.1293729999999
system.mem_ctrls.wrQLenPdf::21 873.2713219999998
system.mem_ctrls.wrQLenPdf::22 875.259304
system.mem_ctrls.wrQLenPdf::23 873.1332869999999
system.mem_ctrls.wrQLenPdf::24 871.3006919999999
system.mem_ctrls.wrQLenPdf::25 877.3282190000001
system.mem_ctrls.wrQLenPdf::26 884.349235
system.mem_ctrls.wrQLenPdf::27 885.6263669999998
system.mem_ctrls.wrQLenPdf::28 903.169837
system.mem_ctrls.wrQLenPdf::29 978.6713810000001
system.mem_ctrls.wrQLenPdf::30 880.5305129999999
system.mem_ctrls.wrQLenPdf::31 998.1901289999997
system.mem_ctrls.wrQLenPdf::32 871.4171380000001
system.mem_ctrls.wrQLenPdf::33 4.203923999999999
system.mem_ctrls.wrQLenPdf::34 1.095027
system.mem_ctrls.wrQLenPdf::35 0.230017
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 458.5967359999999
system.mem_ctrls.bytesReadSys 4624295.035328001
system.mem_ctrls.bytesWrittenSys 893007.8968319999
system.mem_ctrls.avgRdBWSys 87694058.03019747
system.mem_ctrls.avgWrBWSys 16482192.85463697
system.mem_ctrls.totGap 51740311972.759
system.mem_ctrls.avgGap 956167.22424341
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 47876.89286400001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4575959.545728001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 900609.6783248018
system.mem_ctrls.requestorReadRate::switch_cpus.data 86784804.71012461
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 748.0764510000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71506.533476
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22820771.893499993
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2296127288.4100003
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29091.622724009998
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31361.2403161
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 47876.89286400001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576418.142464
system.mem_ctrls.dram.bytesRead::total 4624295.035328001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 47876.89286400001
system.mem_ctrls.dram.bytesInstRead::total 47876.89286400001
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 748.0764510000001
system.mem_ctrls.dram.numReads::switch_cpus.data 71506.533476
system.mem_ctrls.dram.numReads::total 72254.60992700001
system.mem_ctrls.dram.bwRead::cpu.inst 30950.249056000004
system.mem_ctrls.dram.bwRead::cpu.data 36011.74504
system.mem_ctrls.dram.bwRead::switch_cpus.inst 900609.6129129999
system.mem_ctrls.dram.bwRead::switch_cpus.data 86793448.46374899
system.mem_ctrls.dram.bwRead::total 87694058.055455
system.mem_ctrls.dram.bwInstRead::cpu.inst 30950.249056000004
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 900609.6129129999
system.mem_ctrls.dram.bwInstRead::total 900609.6129129999
system.mem_ctrls.dram.bwTotal::cpu.inst 30950.249056000004
system.mem_ctrls.dram.bwTotal::cpu.data 36011.74504
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 900609.6129129999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 86793448.46374899
system.mem_ctrls.dram.bwTotal::total 104176250.76688299
system.mem_ctrls.dram.readBursts 72247.444353
system.mem_ctrls.dram.writeBursts 13929.115236999998
system.mem_ctrls.dram.perBankRdBursts::0 4394.86666
system.mem_ctrls.dram.perBankRdBursts::1 4574.681302000001
system.mem_ctrls.dram.perBankRdBursts::2 4543.926922
system.mem_ctrls.dram.perBankRdBursts::3 4523.42333
system.mem_ctrls.dram.perBankRdBursts::4 4589.069240000001
system.mem_ctrls.dram.perBankRdBursts::5 4611.316363000001
system.mem_ctrls.dram.perBankRdBursts::6 4419.721336
system.mem_ctrls.dram.perBankRdBursts::7 4454.959776
system.mem_ctrls.dram.perBankRdBursts::8 4400.058146999999
system.mem_ctrls.dram.perBankRdBursts::9 4460.568353
system.mem_ctrls.dram.perBankRdBursts::10 4473.411377
system.mem_ctrls.dram.perBankRdBursts::11 4610.1495589999995
system.mem_ctrls.dram.perBankRdBursts::12 4608.123308
system.mem_ctrls.dram.perBankRdBursts::13 4708.823188999999
system.mem_ctrls.dram.perBankRdBursts::14 4483.6116839999995
system.mem_ctrls.dram.perBankRdBursts::15 4390.7338070000005
system.mem_ctrls.dram.perBankWrBursts::0 837.292915
system.mem_ctrls.dram.perBankWrBursts::1 885.882287
system.mem_ctrls.dram.perBankWrBursts::2 863.919941
system.mem_ctrls.dram.perBankWrBursts::3 814.190537
system.mem_ctrls.dram.perBankWrBursts::4 872.458405
system.mem_ctrls.dram.perBankWrBursts::5 910.574086
system.mem_ctrls.dram.perBankWrBursts::6 851.978943
system.mem_ctrls.dram.perBankWrBursts::7 840.670769
system.mem_ctrls.dram.perBankWrBursts::8 866.864785
system.mem_ctrls.dram.perBankWrBursts::9 861.9002760000001
system.mem_ctrls.dram.perBankWrBursts::10 883.5452379999999
system.mem_ctrls.dram.perBankWrBursts::11 940.617982
system.mem_ctrls.dram.perBankWrBursts::12 937.993916
system.mem_ctrls.dram.perBankWrBursts::13 885.07278
system.mem_ctrls.dram.perBankWrBursts::14 865.3248760000001
system.mem_ctrls.dram.perBankWrBursts::15 810.8275009999999
system.mem_ctrls.dram.totQLat 964308478.68475
system.mem_ctrls.dram.totBusLat 361237221.76500005
system.mem_ctrls.dram.totMemAccLat 2318948060.3035007
system.mem_ctrls.dram.avgQLat 12590.98952464
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 31340.989524640005
system.mem_ctrls.dram.readRowHits 53860.335396999995
system.mem_ctrls.dram.writeRowHits 9453.736131
system.mem_ctrls.dram.readRowHitRate 72.19824340999999
system.mem_ctrls.dram.writeRowHitRate 63.091155920000006
system.mem_ctrls.dram.bytesPerActivate::samples 22862.480112999998
system.mem_ctrls.dram.bytesPerActivate::mean 225.83756194207797
system.mem_ctrls.dram.bytesPerActivate::gmean 167.68004874500002
system.mem_ctrls.dram.bytesPerActivate::stdev 191.48549884039002
system.mem_ctrls.dram.bytesPerActivate::0-127 6512.687341
system.mem_ctrls.dram.bytesPerActivate::128-255 8607.747281999998
system.mem_ctrls.dram.bytesPerActivate::256-383 2605.455782
system.mem_ctrls.dram.bytesPerActivate::384-511 2985.048223
system.mem_ctrls.dram.bytesPerActivate::512-639 476.572877
system.mem_ctrls.dram.bytesPerActivate::640-767 320.9904179999999
system.mem_ctrls.dram.bytesPerActivate::768-895 310.643727
system.mem_ctrls.dram.bytesPerActivate::896-1023 145.15350300000003
system.mem_ctrls.dram.bytesPerActivate::1024-1151 898.18096
system.mem_ctrls.dram.bytesPerActivate::total 22862.480112999998
system.mem_ctrls.dram.dramBytesRead 4623836.438592
system.mem_ctrls.dram.dramBytesWritten 891463.3751679999
system.mem_ctrls.dram.avgRdBW 87.685414311224
system.mem_ctrls.dram.avgWrBW 16.452200816844996
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.81544059
system.mem_ctrls.dram.busUtilRead 0.6840599099999999
system.mem_ctrls.dram.busUtilWrite 0.12976567
system.mem_ctrls.dram.pageHitRate 71.18095073
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.mem_ctrls.dram.rank0.actEnergy 82283580.91842002
system.mem_ctrls.dram.rank0.preEnergy 43735569.90824999
system.mem_ctrls.dram.rank0.readEnergy 257839429.59306002
system.mem_ctrls.dram.rank0.writeEnergy 35897772.34926001
system.mem_ctrls.dram.rank0.refreshEnergy 4084470438.5284796
system.mem_ctrls.dram.rank0.actBackEnergy 5857421923.52457
system.mem_ctrls.dram.rank0.preBackEnergy 14936409785.54016
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25298058500.362198
system.mem_ctrls.dram.rank0.averagePower 488.64573160188297
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 38770563987.4325
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1727770308.6935003
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 11243782655.75
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 80954583.84425999
system.mem_ctrls.dram.rank1.preEnergy 43027542.120584995
system.mem_ctrls.dram.rank1.readEnergy 258007323.08735996
system.mem_ctrls.dram.rank1.writeEnergy 36812209.18788
system.mem_ctrls.dram.rank1.refreshEnergy 4084470438.5284796
system.mem_ctrls.dram.rank1.actBackEnergy 5876223472.918891
system.mem_ctrls.dram.rank1.preBackEnergy 14920576901.83968
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25300072471.527138
system.mem_ctrls.dram.rank1.averagePower 488.69829820504606
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 38729353074.35574
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1727770308.6935003
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 11284993568.826752
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.membus.transDist::ReadResp 53560.17029999999
system.membus.transDist::ReadExReq 18694.439627
system.membus.transDist::ReadExResp 18694.439627
system.membus.transDist::ReadSharedReq 53560.17029999999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194542.892899
system.membus.pktCount::total 194542.892899
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5517302.93216
system.membus.pktSize::total 5517302.93216
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72574.835257
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72574.835257
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72574.835257
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.membus.reqLayer0.occupancy 193380854.26149997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 380139948.2879999
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122288.28297199997
system.membus.snoop_filter.hitSingleRequests 49713.447715
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 103484234.020799
system.switch_cpus.cpi 1.034570807687
system.switch_cpus.ipc 0.9691973688429999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106779782.08241999
system.switch_cpus.instsIssued 107171417.66283798
system.switch_cpus.squashedInstsIssued 2226.9671999999996
system.switch_cpus.squashedInstsExamined 1362476.749771
system.switch_cpus.squashedOperandsExamined 864807.7784309997
system.switch_cpus.numIssuedDist::samples 100237439.42279002
system.switch_cpus.numIssuedDist::mean 1.070933207377
system.switch_cpus.numIssuedDist::stdev 1.178045421706
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 43135683.19284001
system.switch_cpus.numIssuedDist::1 26631139.920983
system.switch_cpus.numIssuedDist::2 13599032.132970002
system.switch_cpus.numIssuedDist::3 14839645.421653999
system.switch_cpus.numIssuedDist::4 1525162.6091079998
system.switch_cpus.numIssuedDist::5 371295.248475
system.switch_cpus.numIssuedDist::6 92970.90506500001
system.switch_cpus.numIssuedDist::7 31754.831803999998
system.switch_cpus.numIssuedDist::8 10755.159891
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 100237439.42279002
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 12218.025548999998
system.switch_cpus.statFuBusy::IntDiv 7528.287361000001
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.042414
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 185.10890200000003
system.switch_cpus.statFuBusy::SimdAddAcc 303.3476299999999
system.switch_cpus.statFuBusy::SimdAlu 112.07298199999997
system.switch_cpus.statFuBusy::SimdCmp 1452.622163
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.744903
system.switch_cpus.statFuBusy::SimdMult 42.685896
system.switch_cpus.statFuBusy::SimdMultAcc 258.687417
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 184.27847400000002
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 61264.79803000001
system.switch_cpus.statFuBusy::MemWrite 847.3578010000002
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19791.397316999995
system.switch_cpus.statIssuedInstType_0::IntAlu 50519826.720461994
system.switch_cpus.statIssuedInstType_0::IntMult 3185511.236156
system.switch_cpus.statIssuedInstType_0::IntDiv 14369.400355999996
system.switch_cpus.statIssuedInstType_0::FloatAdd 4955.333909
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.5644730000004
system.switch_cpus.statIssuedInstType_0::FloatMult 626.128161
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.2324270000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 81.879057
system.switch_cpus.statIssuedInstType_0::FloatMisc 442811.10891
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10245663.890452001
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3256784.0650040004
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347392.0267819995
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640039.0093689999
system.switch_cpus.statIssuedInstType_0::SimdCvt 543.122167
system.switch_cpus.statIssuedInstType_0::SimdMisc 1548446.157377
system.switch_cpus.statIssuedInstType_0::SimdMult 712604.7559800001
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680196.3170700001
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713018.3811239998
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20708325.542425998
system.switch_cpus.statIssuedInstType_0::MemWrite 7126269.864079
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107171417.66283798
system.switch_cpus.issueRate 1.0378937990529997
system.switch_cpus.fuBusy 84398.05952199998
system.switch_cpus.fuBusyRate 0.0007858487160000001
system.switch_cpus.intInstQueueReads 241586810.19163305
system.switch_cpus.intInstQueueWrites 72131342.579852
system.switch_cpus.intInstQueueWakeupAccesses 70136395.31081201
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 73080089.676541
system.switch_cpus.vecInstQueueWrites 36010918.270492
system.switch_cpus.vecInstQueueWakeupAccesses 35928224.833155
system.switch_cpus.intAluAccesses 70688876.24674201
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36547148.078301005
system.switch_cpus.numSquashedInsts 287992.88938300003
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 656297.3663339999
system.switch_cpus.idleCycles 3246794.5980089996
system.switch_cpus.MemDepUnit__0.insertedLoads 20099173.049166005
system.switch_cpus.MemDepUnit__0.insertedStores 7145870.951013
system.switch_cpus.MemDepUnit__0.conflictingLoads 799681.697619
system.switch_cpus.MemDepUnit__0.conflictingStores 0.456771
system.switch_cpus.MemDepUnit__0.MDPLookups 2421547.8465899997
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 17677625.202576
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 640752.11604
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 135202.361504
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 479626.57989100006
system.switch_cpus.branchPred.lookups_0::CallDirect 138888.588355
system.switch_cpus.branchPred.lookups_0::CallIndirect 362387.354524
system.switch_cpus.branchPred.lookups_0::DirectCond 6464673.712895
system.switch_cpus.branchPred.lookups_0::DirectUncond 1034686.2038379998
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 33976.308902000004
system.switch_cpus.branchPred.lookups_0::total 8514238.748405
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 13752.138158999998
system.switch_cpus.branchPred.squashes_0::CallDirect 10052.154253
system.switch_cpus.branchPred.squashes_0::CallIndirect 25349.051421999993
system.switch_cpus.branchPred.squashes_0::DirectCond 286114.87692899996
system.switch_cpus.branchPred.squashes_0::DirectUncond 51090.752830000005
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 7836.448079999999
system.switch_cpus.branchPred.squashes_0::total 394195.42167300003
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 1.7396009999999997
system.switch_cpus.branchPred.corrected_0::CallDirect 7195.731651000001
system.switch_cpus.branchPred.corrected_0::CallIndirect 56980.03529100001
system.switch_cpus.branchPred.corrected_0::DirectCond 239327.66504799997
system.switch_cpus.branchPred.corrected_0::DirectUncond 8384.058562999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2388.2222629999997
system.switch_cpus.branchPred.corrected_0::total 314277.45241699996
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.6182699999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6769.562226999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56340.44637200001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236286.79654
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6864.036366000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2382.9535060000003
system.switch_cpus.branchPred.mispredicted_0::total 308644.413281
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3671740.254481
system.switch_cpus.branchPred.targetProvider_0::BTB 4049709.6594629996
system.switch_cpus.branchPred.targetProvider_0::RAS 479625.9616210001
system.switch_cpus.branchPred.targetProvider_0::Indirect 313162.87283999997
system.switch_cpus.branchPred.targetProvider_0::total 8514238.748405
system.switch_cpus.branchPred.targetWrong_0::NoBranch 214606.00224200002
system.switch_cpus.branchPred.targetWrong_0::Return 97506.311599
system.switch_cpus.branchPred.targetWrong_0::CallDirect 1.121331
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2164.017245
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 314277.45241699996
system.switch_cpus.branchPred.condPredicted 6464673.712895
system.switch_cpus.branchPred.condPredictedTaken 2945739.873032
system.switch_cpus.branchPred.condIncorrect 314277.45241699996
system.switch_cpus.branchPred.predTakenBTBMiss 39512.572266
system.switch_cpus.branchPred.NotTakenMispredicted 216771.14081799999
system.switch_cpus.branchPred.TakenMispredicted 97506.311599
system.switch_cpus.branchPred.BTBLookups 8514238.748405
system.switch_cpus.branchPred.BTBUpdates 157401.14366299997
system.switch_cpus.branchPred.BTBHits 6200796.930992
system.switch_cpus.branchPred.BTBHitRatio 0.725209913111
system.switch_cpus.branchPred.BTBMispredicted 44746.63888199999
system.switch_cpus.branchPred.indirectLookups 396363.663426
system.switch_cpus.branchPred.indirectHits 313162.87283999997
system.switch_cpus.branchPred.indirectMisses 83200.790586
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 479626.57989100006
system.switch_cpus.branchPred.btb.lookups::CallDirect 138888.588355
system.switch_cpus.branchPred.btb.lookups::CallIndirect 362387.354524
system.switch_cpus.branchPred.btb.lookups::DirectCond 6464673.712895
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1034686.2038379998
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 33976.308902000004
system.switch_cpus.branchPred.btb.lookups::total 8514238.748405
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 479626.57989100006
system.switch_cpus.branchPred.btb.misses::CallDirect 7607.121234000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 362387.354524
system.switch_cpus.branchPred.btb.misses::DirectCond 1420873.7036340002
system.switch_cpus.branchPred.btb.misses::DirectUncond 8970.749228
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 33976.308902000004
system.switch_cpus.branchPred.btb.misses::total 2313441.817413
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7195.731651000001
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 141821.353449
system.switch_cpus.branchPred.btb.updates::DirectUncond 8384.058562999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 157401.14366299997
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7195.731651000001
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 141821.353449
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8384.058562999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 157401.14366299997
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.switch_cpus.branchPred.indirectBranchPred.lookups 396363.663426
system.switch_cpus.branchPred.indirectBranchPred.hits 313162.87283999997
system.switch_cpus.branchPred.indirectBranchPred.misses 83200.790586
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59368.257553999996
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 455731.92098
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 515028.08103800006
system.switch_cpus.branchPred.ras.pops 515027.7855660001
system.switch_cpus.branchPred.ras.squashes 49153.34383400001
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465874.04104000004
system.switch_cpus.branchPred.ras.incorrect 0.6182699999999999
system.switch_cpus.commit.commitSquashedInsts 1362876.3082620003
system.switch_cpus.commit.branchMispredicts 298701.199511
system.switch_cpus.commit.numCommittedDist::samples 99668465.05410399
system.switch_cpus.commit.numCommittedDist::mean 1.059788414719
system.switch_cpus.commit.numCommittedDist::stdev 1.161245687195
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 44227066.683077
system.switch_cpus.commit.numCommittedDist::1 25748494.373049997
system.switch_cpus.commit.numCommittedDist::2 9384391.681738
system.switch_cpus.commit.numCommittedDist::3 20308512.316239
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 99668465.05410399
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.912951015
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.339819999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.685243
system.switch_cpus.commit.commitEligibleSamples 20308512.316239
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 4183.801687
system.switch_cpus.commitStats0.numInsts 100025505.455565
system.switch_cpus.commitStats0.numOps 105442814.685243
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.07667202
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.30635001
system.switch_cpus.commitStats0.cpi 1.034570807687
system.switch_cpus.commitStats0.ipc 0.9691973688429999
system.switch_cpus.commitStats0.numMemRefs 26771790.98478
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185371.047962
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.339819999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.912951015
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.339819999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.685243
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 42157157.90266699
system.switch_cpus.decode.blockedCycles 5971101.487618
system.switch_cpus.decode.runCycles 50784980.427548006
system.switch_cpus.decode.unblockCycles 1020285.31502
system.switch_cpus.decode.squashCycles 303914.28993699996
system.switch_cpus.decode.branchResolved 4043202.216876999
system.switch_cpus.decode.branchMispred 15929.557546000004
system.switch_cpus.decode.decodedInsts 107838523.85326098
system.switch_cpus.decode.squashedInsts 14050.146386999999
system.switch_cpus.executeStats0.numInsts 106883424.86644101
system.switch_cpus.executeStats0.numNop 25533.128876999992
system.switch_cpus.executeStats0.numBranches 8207976.897495
system.switch_cpus.executeStats0.numLoadInsts 20625071.201087005
system.switch_cpus.executeStats0.numStoreInsts 7113125.506562999
system.switch_cpus.executeStats0.instRate 1.035081818124
system.switch_cpus.executeStats0.numCCRegReads 20684050.109396998
system.switch_cpus.executeStats0.numCCRegWrites 20291955.94017
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 108018192.746693
system.switch_cpus.executeStats0.numIntRegWrites 52394436.352579
system.switch_cpus.executeStats0.numMemRefs 27738196.707650002
system.switch_cpus.executeStats0.numMiscRegReads 76435188.079058
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54647692.68417399
system.switch_cpus.executeStats0.numVecRegWrites 34219459.758019
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4842498.493923999
system.switch_cpus.fetch.cycles 56596329.144859
system.switch_cpus.fetch.squashCycles 638988.160302
system.switch_cpus.fetch.cacheLines 29317758.920617003
system.switch_cpus.fetch.icacheSquashes 151804.09272699998
system.switch_cpus.fetch.nisnDist::samples 100237439.42279002
system.switch_cpus.fetch.nisnDist::mean 1.0827784817600001
system.switch_cpus.fetch.nisnDist::stdev 1.2376648750040002
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 47419563.191797
system.switch_cpus.fetch.nisnDist::1 23023668.098013
system.switch_cpus.fetch.nisnDist::2 4070151.7011269997
system.switch_cpus.fetch.nisnDist::3 25724056.431853004
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 100237439.42279002
system.switch_cpus.fetchStats0.numInsts 102771971.276092
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.996007523039
system.switch_cpus.fetchStats0.numBranches 8514238.748405
system.switch_cpus.fetchStats0.branchRate 0.082735201566
system.switch_cpus.fetchStats0.icacheStallCycles 43321585.491681
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 303914.28993699996
system.switch_cpus.iew.blockCycles 775377.706333
system.switch_cpus.iew.unblockCycles 429830.7302449999
system.switch_cpus.iew.dispatchedInsts 106805317.22945
system.switch_cpus.iew.dispSquashedInsts 157410.567553
system.switch_cpus.iew.dispLoadInsts 20099173.049166005
system.switch_cpus.iew.dispStoreInsts 7145870.951013
system.switch_cpus.iew.dispNonSpecInsts 2.0181530000000003
system.switch_cpus.iew.iqFullEvents 4771.944897
system.switch_cpus.iew.lsqFullEvents 415383.1113110001
system.switch_cpus.iew.predictedTakenIncorrect 101741.39163599999
system.switch_cpus.iew.predictedNotTakenIncorrect 203610.10304500003
system.switch_cpus.iew.branchMispredicts 305351.494681
system.switch_cpus.iew.instsToCommit 106106436.355215
system.switch_cpus.iew.writebackCount 106064620.14396697
system.switch_cpus.iew.producerInst 38488997.150249995
system.switch_cpus.iew.consumerInst 54236145.54782
system.switch_cpus.iew.wbRate 1.0272561697099998
system.switch_cpus.iew.wbFanout 0.711360701966
system.switch_cpus.lsq0.forwLoads 46158.73195799999
system.switch_cpus.lsq0.squashedLoads 405035.801428
system.switch_cpus.lsq0.ignoredResponses 1452.2688520000004
system.switch_cpus.lsq0.memOrderViolation 5323.248608
system.switch_cpus.lsq0.squashedStores 68217.140151
system.switch_cpus.lsq0.rescheduledLoads 25487.519863999994
system.switch_cpus.lsq0.blockedByCache 94287.36291899999
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 5.414650559206
system.switch_cpus.lsq0.loadToUse::stdev 20.269140051280004
system.switch_cpus.lsq0.loadToUse::0-9 18943370.976423003
system.switch_cpus.lsq0.loadToUse::10-19 96548.89669899999
system.switch_cpus.lsq0.loadToUse::20-29 445556.6229679999
system.switch_cpus.lsq0.loadToUse::30-39 47137.15160800001
system.switch_cpus.lsq0.loadToUse::40-49 11674.874597
system.switch_cpus.lsq0.loadToUse::50-59 5667.802776
system.switch_cpus.lsq0.loadToUse::60-69 4877.889744
system.switch_cpus.lsq0.loadToUse::70-79 2377.288453
system.switch_cpus.lsq0.loadToUse::80-89 2071.8236869999996
system.switch_cpus.lsq0.loadToUse::90-99 2273.3536849999996
system.switch_cpus.lsq0.loadToUse::100-109 3174.449373
system.switch_cpus.lsq0.loadToUse::110-119 5187.7970239999995
system.switch_cpus.lsq0.loadToUse::120-129 7075.375687999999
system.switch_cpus.lsq0.loadToUse::130-139 9941.121947999998
system.switch_cpus.lsq0.loadToUse::140-149 22722.023308999997
system.switch_cpus.lsq0.loadToUse::150-159 6455.152080000001
system.switch_cpus.lsq0.loadToUse::160-169 6907.9984380000005
system.switch_cpus.lsq0.loadToUse::170-179 12191.453494
system.switch_cpus.lsq0.loadToUse::180-189 5634.775358999999
system.switch_cpus.lsq0.loadToUse::190-199 3767.8503039999996
system.switch_cpus.lsq0.loadToUse::200-209 3761.328633
system.switch_cpus.lsq0.loadToUse::210-219 1744.1122420000002
system.switch_cpus.lsq0.loadToUse::220-229 1203.2828459999998
system.switch_cpus.lsq0.loadToUse::230-239 930.65816
system.switch_cpus.lsq0.loadToUse::240-249 959.8989329999999
system.switch_cpus.lsq0.loadToUse::250-259 1196.764231
system.switch_cpus.lsq0.loadToUse::260-269 1505.9362049999997
system.switch_cpus.lsq0.loadToUse::270-279 1551.7525540000004
system.switch_cpus.lsq0.loadToUse::280-289 1877.8510240000005
system.switch_cpus.lsq0.loadToUse::290-299 1945.5999590000001
system.switch_cpus.lsq0.loadToUse::overflows 26767.589034
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1454.9088459999996
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 51742116951.876
system.switch_cpus.rename.squashCycles 303914.28993699996
system.switch_cpus.rename.idleCycles 42528889.518792
system.switch_cpus.rename.blockCycles 2590380.1863979995
system.switch_cpus.rename.serializeStallCycles 2526.240511
system.switch_cpus.rename.runCycles 51318817.672437
system.switch_cpus.rename.unblockCycles 3492911.514714999
system.switch_cpus.rename.renamedInsts 107463133.229844
system.switch_cpus.rename.ROBFullEvents 171789.871423
system.switch_cpus.rename.IQFullEvents 512387.08003
system.switch_cpus.rename.LQFullEvents 981024.2664659999
system.switch_cpus.rename.SQFullEvents 1345580.414776
system.switch_cpus.rename.fullRegistersEvents 379794.370823
system.switch_cpus.rename.renamedOperands 114488585.35601497
system.switch_cpus.rename.lookups 262205990.18249196
system.switch_cpus.rename.intLookups 108621950.83744599
system.switch_cpus.rename.vecLookups 54684194.40949102
system.switch_cpus.rename.committedMaps 112185653.88476299
system.switch_cpus.rename.undoneMaps 2302932.816684
system.switch_cpus.rename.serializing 109.248528
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 1691001.9583299998
system.switch_cpus.rob.reads 186165626.04720998
system.switch_cpus.rob.writes 214180840.79137698
system.switch_cpus.rob.squashedLoads 409599.8397729999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 68761.51746900001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.07667202
system.switch_cpus.thread_0.numOps 105417308.30635001
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1177936.7830249998
system.tol2bus.transDist::WritebackDirty 187379.12204400002
system.tol2bus.transDist::WritebackClean 745165.3121539999
system.tol2bus.transDist::CleanEvict 406854.7117890001
system.tol2bus.transDist::ReadExReq 111254.881226
system.tol2bus.transDist::ReadExResp 111254.910386
system.tol2bus.transDist::ReadCleanReq 745194.0729629998
system.tol2bus.transDist::ReadSharedReq 432742.69905099995
system.tol2bus.pktCount::total 3868623.737973
system.tol2bus.pktSize::total 141298104.270144
system.tol2bus.snoops 49877.06781900002
system.tol2bus.snoopTraffic 893007.8968319999
system.tol2bus.snoopFanout::samples 1339427.877636
system.tol2bus.snoopFanout::mean 0.00013363605800000003
system.tol2bus.snoopFanout::stdev 0.007222035854
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1339264.165771
system.tol2bus.snoopFanout::1 163.711865
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1339427.877636
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 51742116951.876
system.tol2bus.reqLayer0.occupancy 2208127629.8025
system.tol2bus.reqLayer0.utilization 0.0285482
system.tol2bus.respLayer0.occupancy 1119045250.373624
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 816281566.845553
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2579072.8879849995
system.tol2bus.snoop_filter.hitSingleRequests 1289522.0781679999
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.711865
system.tol2bus.snoop_filter.hitSingleSnoops 163.711865
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13953.248387999998
system.l2.writebacks::total 13953.248387999998
system.l2.tags.occupancies::writebacks 87.83095088596201
system.l2.tags.avgOccs::writebacks 0.002680351399
system.l2.tags.ageTaskId_1024::4 21965.211045
system.mem_ctrls.avgPriority_writebacks::samples 13953.248387999998
system.mem_ctrls.rdPerTurnAround::samples 844.622821
system.mem_ctrls.rdPerTurnAround::mean 291.059464002469
system.mem_ctrls.rdPerTurnAround::gmean 116.04536902294097
system.mem_ctrls.rdPerTurnAround::stdev 1631.7201520618528
system.mem_ctrls.rdPerTurnAround::0-1023 840.5261730000001
system.mem_ctrls.rdPerTurnAround::1024-2047 2.5723839999999996
system.mem_ctrls.rdPerTurnAround::2048-3071 0.442495
system.mem_ctrls.rdPerTurnAround::3072-4095 0.051386
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 844.622821
system.mem_ctrls.wrPerTurnAround::samples 844.622821
system.mem_ctrls.wrPerTurnAround::mean 16.554918644612993
system.mem_ctrls.wrPerTurnAround::gmean 16.522094107573995
system.mem_ctrls.wrPerTurnAround::stdev 1.07492364518
system.mem_ctrls.wrPerTurnAround::16 678.6461149999999
system.mem_ctrls.wrPerTurnAround::18 96.206206
system.mem_ctrls.wrPerTurnAround::19 39.055935000000005
system.mem_ctrls.wrPerTurnAround::20 14.629096999999998
system.mem_ctrls.wrPerTurnAround::total 844.622821
system.mem_ctrls.requestorWriteBytes::writebacks 891463.3751679999
system.mem_ctrls.requestorWriteRate::writebacks 16452201.004068578
system.mem_ctrls.requestorWriteAccesses::writebacks 13953.248387999998
system.mem_ctrls.requestorWriteTotalLat::writebacks 944259073970.0216
system.mem_ctrls.requestorWriteAvgLat::writebacks 303834007.35474867
system.mem_ctrls.dram.bytesWritten::writebacks 893007.8968319999
system.mem_ctrls.dram.bytesWritten::total 893007.8968319999
system.mem_ctrls.dram.numWrites::writebacks 13953.248387999998
system.mem_ctrls.dram.numWrites::total 13953.248387999998
system.mem_ctrls.dram.bwWrite::writebacks 16482192.879862
system.mem_ctrls.dram.bwWrite::total 16482192.879862
system.mem_ctrls.dram.bwTotal::writebacks 16482192.879862
system.membus.transDist::WritebackDirty 13953.248387999998
system.membus.transDist::CleanEvict 35760.199327
system.switch_cpus.executeStats0.numVecPredRegReads 115093.671773
system.switch_cpus.executeStats0.numVecPredRegWrites 37954.372938
system.switch_cpus.fetch.miscStallCycles 5.3913079999999995
system.switch_cpus.fetch.pendingTrapStallCycles 32.816859
system.switch_cpus.rename.vecPredLookups 76297.875158
system.l2.InvalidateReq.hits::switch_cpus.data 38.960407000000004
system.l2.InvalidateReq.hits::total 38.960407000000004
system.l2.InvalidateReq.accesses::switch_cpus.data 359.1565770000001
system.l2.InvalidateReq.accesses::total 359.1565770000001
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.mem_ctrls.wrPerTurnAround::17 8.730849
system.tol2bus.transDist::InvalidateReq 359.1565770000001
system.tol2bus.transDist::InvalidateResp 359.1565770000001
system.l2.InvalidateReq.misses::switch_cpus.data 321.08687
system.l2.InvalidateReq.misses::total 321.08687
system.l2.InvalidateReq.missRate::switch_cpus.data 0.3558827574359999
system.l2.InvalidateReq.missRate::total 0.3558827574359999
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.08687
system.l2.InvalidateReq.mshrMisses::total 321.08687
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6123256.6729999995
system.l2.InvalidateReq.mshrMissLatency::total 6123256.6729999995
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.3558827574359999
system.l2.InvalidateReq.mshrMissRate::total 0.3558827574359999
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10607.831073813566
system.l2.InvalidateReq.avgMshrMissLatency::total 10607.831073813566
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.08687
system.switch_cpus.nonSpecInstsAdded 2.534465
system.switch_cpus.squashedNonSpecRemoved 1.434748
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::21 6.608084
system.mem_ctrls.wrPerTurnAround::22 0.48593099999999995
system.mem_ctrls.wrPerTurnAround::24 0.15048999999999998
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::25 0.05832
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.wrPerTurnAround::23 0.021207
system.l2.CleanEvict.mshrMisses::writebacks 0.091761
system.l2.CleanEvict.mshrMisses::total 0.091761
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
system.mem_ctrls.wrPerTurnAround::32 0.030587
CPI 1.0348423497629788

Per-Address PND Load Violations:
