{
  "module_name": "mt7622-clk.h",
  "hash_id": "3d87f6d00226129564d9048e7239a0893718f12dcf4c11ae262500db4e47ee3b",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt7622-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT7622_H\n#define _DT_BINDINGS_CLK_MT7622_H\n\n \n\n#define CLK_TOP_TO_U2_PHY\t\t0\n#define CLK_TOP_TO_U2_PHY_1P\t\t1\n#define CLK_TOP_PCIE0_PIPE_EN\t\t2\n#define CLK_TOP_PCIE1_PIPE_EN\t\t3\n#define CLK_TOP_SSUSB_TX250M\t\t4\n#define CLK_TOP_SSUSB_EQ_RX250M\t\t5\n#define CLK_TOP_SSUSB_CDR_REF\t\t6\n#define CLK_TOP_SSUSB_CDR_FB\t\t7\n#define CLK_TOP_SATA_ASIC\t\t8\n#define CLK_TOP_SATA_RBC\t\t9\n#define CLK_TOP_TO_USB3_SYS\t\t10\n#define CLK_TOP_P1_1MHZ\t\t\t11\n#define CLK_TOP_4MHZ\t\t\t12\n#define CLK_TOP_P0_1MHZ\t\t\t13\n#define CLK_TOP_TXCLK_SRC_PRE\t\t14\n#define CLK_TOP_RTC\t\t\t15\n#define CLK_TOP_MEMPLL\t\t\t16\n#define CLK_TOP_DMPLL\t\t\t17\n#define CLK_TOP_SYSPLL_D2\t\t18\n#define CLK_TOP_SYSPLL1_D2\t\t19\n#define CLK_TOP_SYSPLL1_D4\t\t20\n#define CLK_TOP_SYSPLL1_D8\t\t21\n#define CLK_TOP_SYSPLL2_D4\t\t22\n#define CLK_TOP_SYSPLL2_D8\t\t23\n#define CLK_TOP_SYSPLL_D5\t\t24\n#define CLK_TOP_SYSPLL3_D2\t\t25\n#define CLK_TOP_SYSPLL3_D4\t\t26\n#define CLK_TOP_SYSPLL4_D2\t\t27\n#define CLK_TOP_SYSPLL4_D4\t\t28\n#define CLK_TOP_SYSPLL4_D16\t\t29\n#define CLK_TOP_UNIVPLL\t\t\t30\n#define CLK_TOP_UNIVPLL_D2\t\t31\n#define CLK_TOP_UNIVPLL1_D2\t\t32\n#define CLK_TOP_UNIVPLL1_D4\t\t33\n#define CLK_TOP_UNIVPLL1_D8\t\t34\n#define CLK_TOP_UNIVPLL1_D16\t\t35\n#define CLK_TOP_UNIVPLL2_D2\t\t36\n#define CLK_TOP_UNIVPLL2_D4\t\t37\n#define CLK_TOP_UNIVPLL2_D8\t\t38\n#define CLK_TOP_UNIVPLL2_D16\t\t39\n#define CLK_TOP_UNIVPLL_D5\t\t40\n#define CLK_TOP_UNIVPLL3_D2\t\t41\n#define CLK_TOP_UNIVPLL3_D4\t\t42\n#define CLK_TOP_UNIVPLL3_D16\t\t43\n#define CLK_TOP_UNIVPLL_D7\t\t44\n#define CLK_TOP_UNIVPLL_D80_D4\t\t45\n#define CLK_TOP_UNIV48M\t\t\t46\n#define CLK_TOP_SGMIIPLL\t\t47\n#define CLK_TOP_SGMIIPLL_D2\t\t48\n#define CLK_TOP_AUD1PLL\t\t\t49\n#define CLK_TOP_AUD2PLL\t\t\t50\n#define CLK_TOP_AUD_I2S2_MCK\t\t51\n#define CLK_TOP_TO_USB3_REF\t\t52\n#define CLK_TOP_PCIE1_MAC_EN\t\t53\n#define CLK_TOP_PCIE0_MAC_EN\t\t54\n#define CLK_TOP_ETH_500M\t\t55\n#define CLK_TOP_AXI_SEL\t\t\t56\n#define CLK_TOP_MEM_SEL\t\t\t57\n#define CLK_TOP_DDRPHYCFG_SEL\t\t58\n#define CLK_TOP_ETH_SEL\t\t\t59\n#define CLK_TOP_PWM_SEL\t\t\t60\n#define CLK_TOP_F10M_REF_SEL\t\t61\n#define CLK_TOP_NFI_INFRA_SEL\t\t62\n#define CLK_TOP_FLASH_SEL\t\t63\n#define CLK_TOP_UART_SEL\t\t64\n#define CLK_TOP_SPI0_SEL\t\t65\n#define CLK_TOP_SPI1_SEL\t\t66\n#define CLK_TOP_MSDC50_0_SEL\t\t67\n#define CLK_TOP_MSDC30_0_SEL\t\t68\n#define CLK_TOP_MSDC30_1_SEL\t\t69\n#define CLK_TOP_A1SYS_HP_SEL\t\t70\n#define CLK_TOP_A2SYS_HP_SEL\t\t71\n#define CLK_TOP_INTDIR_SEL\t\t72\n#define CLK_TOP_AUD_INTBUS_SEL\t\t73\n#define CLK_TOP_PMICSPI_SEL\t\t74\n#define CLK_TOP_SCP_SEL\t\t\t75\n#define CLK_TOP_ATB_SEL\t\t\t76\n#define CLK_TOP_HIF_SEL\t\t\t77\n#define CLK_TOP_AUDIO_SEL\t\t78\n#define CLK_TOP_U2_SEL\t\t\t79\n#define CLK_TOP_AUD1_SEL\t\t80\n#define CLK_TOP_AUD2_SEL\t\t81\n#define CLK_TOP_IRRX_SEL\t\t82\n#define CLK_TOP_IRTX_SEL\t\t83\n#define CLK_TOP_ASM_L_SEL\t\t84\n#define CLK_TOP_ASM_M_SEL\t\t85\n#define CLK_TOP_ASM_H_SEL\t\t86\n#define CLK_TOP_APLL1_SEL\t\t87\n#define CLK_TOP_APLL2_SEL\t\t88\n#define CLK_TOP_I2S0_MCK_SEL\t\t89\n#define CLK_TOP_I2S1_MCK_SEL\t\t90\n#define CLK_TOP_I2S2_MCK_SEL\t\t91\n#define CLK_TOP_I2S3_MCK_SEL\t\t92\n#define CLK_TOP_APLL1_DIV\t\t93\n#define CLK_TOP_APLL2_DIV\t\t94\n#define CLK_TOP_I2S0_MCK_DIV\t\t95\n#define CLK_TOP_I2S1_MCK_DIV\t\t96\n#define CLK_TOP_I2S2_MCK_DIV\t\t97\n#define CLK_TOP_I2S3_MCK_DIV\t\t98\n#define CLK_TOP_A1SYS_HP_DIV\t\t99\n#define CLK_TOP_A2SYS_HP_DIV\t\t100\n#define CLK_TOP_APLL1_DIV_PD\t\t101\n#define CLK_TOP_APLL2_DIV_PD\t\t102\n#define CLK_TOP_I2S0_MCK_DIV_PD\t\t103\n#define CLK_TOP_I2S1_MCK_DIV_PD\t\t104\n#define CLK_TOP_I2S2_MCK_DIV_PD\t\t105\n#define CLK_TOP_I2S3_MCK_DIV_PD\t\t106\n#define CLK_TOP_A1SYS_HP_DIV_PD\t\t107\n#define CLK_TOP_A2SYS_HP_DIV_PD\t\t108\n#define CLK_TOP_NR_CLK\t\t\t109\n\n \n\n#define CLK_INFRA_MUX1_SEL\t\t0\n#define CLK_INFRA_DBGCLK_PD\t\t1\n#define CLK_INFRA_AUDIO_PD\t\t2\n#define CLK_INFRA_IRRX_PD\t\t3\n#define CLK_INFRA_APXGPT_PD\t\t4\n#define CLK_INFRA_PMIC_PD\t\t5\n#define CLK_INFRA_TRNG\t\t\t6\n#define CLK_INFRA_NR_CLK\t\t7\n\n \n\n#define CLK_PERIBUS_SEL\t\t\t0\n#define CLK_PERI_THERM_PD\t\t1\n#define CLK_PERI_PWM1_PD\t\t2\n#define CLK_PERI_PWM2_PD\t\t3\n#define CLK_PERI_PWM3_PD\t\t4\n#define CLK_PERI_PWM4_PD\t\t5\n#define CLK_PERI_PWM5_PD\t\t6\n#define CLK_PERI_PWM6_PD\t\t7\n#define CLK_PERI_PWM7_PD\t\t8\n#define CLK_PERI_PWM_PD\t\t\t9\n#define CLK_PERI_AP_DMA_PD\t\t10\n#define CLK_PERI_MSDC30_0_PD\t\t11\n#define CLK_PERI_MSDC30_1_PD\t\t12\n#define CLK_PERI_UART0_PD\t\t13\n#define CLK_PERI_UART1_PD\t\t14\n#define CLK_PERI_UART2_PD\t\t15\n#define CLK_PERI_UART3_PD\t\t16\n#define CLK_PERI_UART4_PD\t\t17\n#define CLK_PERI_BTIF_PD\t\t18\n#define CLK_PERI_I2C0_PD\t\t19\n#define CLK_PERI_I2C1_PD\t\t20\n#define CLK_PERI_I2C2_PD\t\t21\n#define CLK_PERI_SPI1_PD\t\t22\n#define CLK_PERI_AUXADC_PD\t\t23\n#define CLK_PERI_SPI0_PD\t\t24\n#define CLK_PERI_SNFI_PD\t\t25\n#define CLK_PERI_NFI_PD\t\t\t26\n#define CLK_PERI_NFIECC_PD\t\t27\n#define CLK_PERI_FLASH_PD\t\t28\n#define CLK_PERI_IRTX_PD\t\t29\n#define CLK_PERI_NR_CLK\t\t\t30\n\n \n\n#define CLK_APMIXED_ARMPLL\t\t0\n#define CLK_APMIXED_MAINPLL\t\t1\n#define CLK_APMIXED_UNIV2PLL\t\t2\n#define CLK_APMIXED_ETH1PLL\t\t3\n#define CLK_APMIXED_ETH2PLL\t\t4\n#define CLK_APMIXED_AUD1PLL\t\t5\n#define CLK_APMIXED_AUD2PLL\t\t6\n#define CLK_APMIXED_TRGPLL\t\t7\n#define CLK_APMIXED_SGMIPLL\t\t8\n#define CLK_APMIXED_MAIN_CORE_EN\t9\n#define CLK_APMIXED_NR_CLK\t\t10\n\n \n\n#define CLK_AUDIO_AFE\t\t\t0\n#define CLK_AUDIO_HDMI\t\t\t1\n#define CLK_AUDIO_SPDF\t\t\t2\n#define CLK_AUDIO_APLL\t\t\t3\n#define CLK_AUDIO_I2SIN1\t\t4\n#define CLK_AUDIO_I2SIN2\t\t5\n#define CLK_AUDIO_I2SIN3\t\t6\n#define CLK_AUDIO_I2SIN4\t\t7\n#define CLK_AUDIO_I2SO1\t\t\t8\n#define CLK_AUDIO_I2SO2\t\t\t9\n#define CLK_AUDIO_I2SO3\t\t\t10\n#define CLK_AUDIO_I2SO4\t\t\t11\n#define CLK_AUDIO_ASRCI1\t\t12\n#define CLK_AUDIO_ASRCI2\t\t13\n#define CLK_AUDIO_ASRCO1\t\t14\n#define CLK_AUDIO_ASRCO2\t\t15\n#define CLK_AUDIO_INTDIR\t\t16\n#define CLK_AUDIO_A1SYS\t\t\t17\n#define CLK_AUDIO_A2SYS\t\t\t18\n#define CLK_AUDIO_UL1\t\t\t19\n#define CLK_AUDIO_UL2\t\t\t20\n#define CLK_AUDIO_UL3\t\t\t21\n#define CLK_AUDIO_UL4\t\t\t22\n#define CLK_AUDIO_UL5\t\t\t23\n#define CLK_AUDIO_UL6\t\t\t24\n#define CLK_AUDIO_DL1\t\t\t25\n#define CLK_AUDIO_DL2\t\t\t26\n#define CLK_AUDIO_DL3\t\t\t27\n#define CLK_AUDIO_DL4\t\t\t28\n#define CLK_AUDIO_DL5\t\t\t29\n#define CLK_AUDIO_DL6\t\t\t30\n#define CLK_AUDIO_DLMCH\t\t\t31\n#define CLK_AUDIO_ARB1\t\t\t32\n#define CLK_AUDIO_AWB\t\t\t33\n#define CLK_AUDIO_AWB2\t\t\t34\n#define CLK_AUDIO_DAI\t\t\t35\n#define CLK_AUDIO_MOD\t\t\t36\n#define CLK_AUDIO_ASRCI3\t\t37\n#define CLK_AUDIO_ASRCI4\t\t38\n#define CLK_AUDIO_ASRCO3\t\t39\n#define CLK_AUDIO_ASRCO4\t\t40\n#define CLK_AUDIO_MEM_ASRC1\t\t41\n#define CLK_AUDIO_MEM_ASRC2\t\t42\n#define CLK_AUDIO_MEM_ASRC3\t\t43\n#define CLK_AUDIO_MEM_ASRC4\t\t44\n#define CLK_AUDIO_MEM_ASRC5\t\t45\n#define CLK_AUDIO_AFE_CONN\t\t46\n#define CLK_AUDIO_NR_CLK\t\t47\n\n \n\n#define CLK_SSUSB_U2_PHY_1P_EN\t\t0\n#define CLK_SSUSB_U2_PHY_EN\t\t1\n#define CLK_SSUSB_REF_EN\t\t2\n#define CLK_SSUSB_SYS_EN\t\t3\n#define CLK_SSUSB_MCU_EN\t\t4\n#define CLK_SSUSB_DMA_EN\t\t5\n#define CLK_SSUSB_NR_CLK\t\t6\n\n \n\n#define CLK_PCIE_P1_AUX_EN\t\t0\n#define CLK_PCIE_P1_OBFF_EN\t\t1\n#define CLK_PCIE_P1_AHB_EN\t\t2\n#define CLK_PCIE_P1_AXI_EN\t\t3\n#define CLK_PCIE_P1_MAC_EN\t\t4\n#define CLK_PCIE_P1_PIPE_EN\t\t5\n#define CLK_PCIE_P0_AUX_EN\t\t6\n#define CLK_PCIE_P0_OBFF_EN\t\t7\n#define CLK_PCIE_P0_AHB_EN\t\t8\n#define CLK_PCIE_P0_AXI_EN\t\t9\n#define CLK_PCIE_P0_MAC_EN\t\t10\n#define CLK_PCIE_P0_PIPE_EN\t\t11\n#define CLK_SATA_AHB_EN\t\t\t12\n#define CLK_SATA_AXI_EN\t\t\t13\n#define CLK_SATA_ASIC_EN\t\t14\n#define CLK_SATA_RBC_EN\t\t\t15\n#define CLK_SATA_PM_EN\t\t\t16\n#define CLK_PCIE_NR_CLK\t\t\t17\n\n \n\n#define CLK_ETH_HSDMA_EN\t\t0\n#define CLK_ETH_ESW_EN\t\t\t1\n#define CLK_ETH_GP2_EN\t\t\t2\n#define CLK_ETH_GP1_EN\t\t\t3\n#define CLK_ETH_GP0_EN\t\t\t4\n#define CLK_ETH_NR_CLK\t\t\t5\n\n \n\n#define CLK_SGMII_TX250M_EN\t\t0\n#define CLK_SGMII_RX250M_EN\t\t1\n#define CLK_SGMII_CDR_REF\t\t2\n#define CLK_SGMII_CDR_FB\t\t3\n#define CLK_SGMII_NR_CLK\t\t4\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}