/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module DetectAnEdge(clk, in, pedge);
  input clk;
  wire clk;
  input [7:0] in;
  wire [7:0] in;
  output [7:0] pedge;
  reg [7:0] pedge;
  wire [7:0] _00_;
  wire [7:0] _01_;
  reg [7:0] q;
  always @(posedge clk)
    pedge[3] <= _00_[3];
  always @(posedge clk)
    pedge[4] <= _00_[4];
  always @(posedge clk)
    pedge[5] <= _00_[5];
  always @(posedge clk)
    pedge[6] <= _00_[6];
  always @(posedge clk)
    pedge[7] <= _00_[7];
  always @(posedge clk)
    q[0] <= in[0];
  always @(posedge clk)
    q[1] <= in[1];
  always @(posedge clk)
    q[2] <= in[2];
  always @(posedge clk)
    q[3] <= in[3];
  always @(posedge clk)
    q[4] <= in[4];
  always @(posedge clk)
    q[5] <= in[5];
  always @(posedge clk)
    q[6] <= in[6];
  always @(posedge clk)
    q[7] <= in[7];
  always @(posedge clk)
    pedge[0] <= _00_[0];
  always @(posedge clk)
    pedge[1] <= _00_[1];
  always @(posedge clk)
    pedge[2] <= _00_[2];
  assign _00_[0] = in[0] & _01_[0];
  assign _00_[1] = in[1] & _01_[1];
  assign _00_[2] = in[2] & _01_[2];
  assign _00_[3] = in[3] & _01_[3];
  assign _00_[4] = in[4] & _01_[4];
  assign _00_[5] = in[5] & _01_[5];
  assign _00_[6] = in[6] & _01_[6];
  assign _00_[7] = in[7] & _01_[7];
  assign _01_[0] = ~q[0];
  assign _01_[1] = ~q[1];
  assign _01_[2] = ~q[2];
  assign _01_[3] = ~q[3];
  assign _01_[4] = ~q[4];
  assign _01_[5] = ~q[5];
  assign _01_[6] = ~q[6];
  assign _01_[7] = ~q[7];
endmodule
