
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003498                       # Number of seconds simulated
sim_ticks                                  3497863971                       # Number of ticks simulated
final_tick                               529801913979                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162309                       # Simulator instruction rate (inst/s)
host_op_rate                                   205122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281520                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887944                       # Number of bytes of host memory used
host_seconds                                 12424.90                       # Real time elapsed on the host
sim_insts                                  2016672516                       # Number of instructions simulated
sim_ops                                    2548617338                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        88960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       161408                       # Number of bytes read from this memory
system.physmem.bytes_read::total               254208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       157824                       # Number of bytes written to this memory
system.physmem.bytes_written::total            157824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          695                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1261                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1986                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1233                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1233                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       585500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25432664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       512313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46144733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72675210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       585500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       512313                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1097813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45120108                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45120108                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45120108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       585500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25432664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       512313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46144733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117795318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8388164                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3159834                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2577932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211937                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1344788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1243773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326585                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3273967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17167575                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3159834                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3722298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1103587                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        473401                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1593516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8359612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.539950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4637314     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304686      3.64%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          457112      5.47%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316190      3.78%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223320      2.67%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217727      2.60%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          131011      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          280482      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791770     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8359612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376702                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.046643                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       497002                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3553458                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51905                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        889701                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531942                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20557539                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        889701                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3555589                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48876                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       177781                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3413465                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274194                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19941826                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        114012                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27966215                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92817536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92817536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10767205                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818152                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11492                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       373341                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18585945                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14834543                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6212312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19013370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8359612                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910205                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2980980     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1641929     19.64%     55.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1261821     15.09%     70.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808888      9.68%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       789726      9.45%     89.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393047      4.70%     94.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342352      4.10%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        62895      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77974      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8359612                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81141     71.73%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16035     14.17%     85.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15947     14.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12412644     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187432      1.26%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458571      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774188      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14834543                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768509                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113123                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38171530                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24801725                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14424294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14947666                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712302                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          616                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223603                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        889701                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25453                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4898                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18589375                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829876                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       244206                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14562169                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363022                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272374                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2119843                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070951                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756821                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.736038                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14430653                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14424294                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9346119                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26545418                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719601                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6262973                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7469911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.650137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2856079     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138885     28.63%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805372     10.78%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452744      6.06%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387689      5.19%     88.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172916      2.31%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167451      2.24%     93.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111724      1.50%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377051      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7469911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25682212                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38069041                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.838816                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838816                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.192156                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.192156                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65398601                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20068007                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18894169                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8388164                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3059330                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2489688                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205921                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1312659                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1204306                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314484                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9181                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3384512                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16717899                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3059330                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1518790                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3510672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1055843                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        525241                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1653430                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8266883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4756211     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          187296      2.27%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244870      2.96%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372267      4.50%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          361213      4.37%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          274316      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164531      1.99%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          245334      2.97%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1660845     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8266883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364720                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993034                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3497017                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       514645                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3382498                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26470                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846252                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       517351                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19998155                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846252                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3682343                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107506                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136825                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3219352                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       274598                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19414189                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118473                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27042106                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90422037                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90422037                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16761016                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10280987                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4050                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2268                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           777835                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1801307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       952560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18689                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       324467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18038829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14511548                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27143                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5900379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17937349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8266883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895980                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2874096     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1815888     21.97%     56.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1177768     14.25%     70.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       797779      9.65%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       748107      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398832      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       293639      3.55%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87827      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72947      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8266883                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71044     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14619     14.23%     83.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17035     16.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12074334     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204792      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1637      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1433783      9.88%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       797002      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14511548                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730003                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             102698                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007077                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37419819                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23943155                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14101247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14614246                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48818                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       694447                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242777                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846252                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63515                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10226                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18042691                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118077                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1801307                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       952560                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2224                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241739                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14230734                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1349310                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280813                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2128375                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1991424                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            779065                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.696525                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14105343                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14101247                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9055656                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25427542                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681089                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356136                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9818334                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12067105                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5975579                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209105                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7420630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2865554     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2130382     28.71%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       784749     10.58%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       449764      6.06%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       374420      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187297      2.52%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182625      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78694      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367145      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7420630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9818334                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12067105                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1816639                       # Number of memory references committed
system.switch_cpus1.commit.loads              1106857                       # Number of loads committed
system.switch_cpus1.commit.membars               1638                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1730412                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10877163                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246210                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367145                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25096169                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36932140                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9818334                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12067105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9818334                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854337                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854337                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170499                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170499                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64046272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19472098                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18471014                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3276                       # number of misc regfile writes
system.l2.replacements                           1987                       # number of replacements
system.l2.tagsinuse                       8191.902482                       # Cycle average of tags in use
system.l2.total_refs                           580183                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10179                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.998035                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           210.304451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.962373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    343.320746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.710360                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    644.832347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2592.878161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4370.894045                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025672                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.041909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001674                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.078715                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.316513                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.533556                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999988                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         2610                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4120                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6730                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3136                       # number of Writeback hits
system.l2.Writeback_hits::total                  3136                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         2610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4120                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6730                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         2610                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4120                       # number of overall hits
system.l2.overall_hits::total                    6730                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          695                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1257                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1982                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1261                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1986                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          695                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1261                       # number of overall misses
system.l2.overall_misses::total                  1986                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       676887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     32047550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       578171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     56453561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        89756169                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       151117                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        151117                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       676887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     32047550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       578171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     56604678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         89907286                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       676887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     32047550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       578171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     56604678                       # number of overall miss cycles
system.l2.overall_miss_latency::total        89907286                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8712                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3136                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3136                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8716                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8716                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.210287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.233773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.227502                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.210287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.234343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227857                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.210287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.234343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227857                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46111.582734                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44911.345267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45285.655399                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 37779.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 37779.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46111.582734                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44888.721649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45270.536757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46111.582734                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44888.721649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45270.536757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1233                       # number of writebacks
system.l2.writebacks::total                      1233                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          695                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1982                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1986                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       584178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     28029787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       496395                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     49127838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     78238198                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       127450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       127450                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       584178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     28029787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       496395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     49255288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78365648                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       584178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     28029787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       496395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     49255288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78365648                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.210287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.233773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.227502                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.210287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.234343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.227857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.210287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.234343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.227857                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40330.628777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39083.403341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39474.368315                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 31862.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 31862.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40330.628777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39060.498017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39459.037261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40330.628777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39060.498017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39459.037261                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.962345                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001601149                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167967.854978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.962345                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025581                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1593497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1593497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1593497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1593497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1593497                       # number of overall hits
system.cpu0.icache.overall_hits::total        1593497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       873487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       873487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       873487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       873487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       873487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       873487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        45973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        45973                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        45973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        45973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        45973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        45973                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       697268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       697268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       697268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       697268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       697268                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       697268                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43579.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3305                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921822                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3561                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41539.405223                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.169962                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.830038                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848320                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151680                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744848                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744848                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744848                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744848                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6677                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6677                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6677                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6677                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6677                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    180487439                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    180487439                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    180487439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    180487439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    180487439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    180487439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1044183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1044183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006394                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006394                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27031.217463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27031.217463                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27031.217463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27031.217463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27031.217463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27031.217463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          864                       # number of writebacks
system.cpu0.dcache.writebacks::total              864                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3372                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3372                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3305                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     53351247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     53351247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     53351247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53351247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     53351247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53351247                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16142.586082                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16142.586082                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16142.586082                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16142.586082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16142.586082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16142.586082                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972011                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998515208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009084.925553                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972011                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022391                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1653413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1653413                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1653413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1653413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1653413                       # number of overall hits
system.cpu1.icache.overall_hits::total        1653413                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       754273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       754273                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       754273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       754273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       754273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       754273                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1653430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1653430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1653430                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1653430                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1653430                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1653430                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        44369                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        44369                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        44369                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        44369                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        44369                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        44369                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       593309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       593309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       593309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       593309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       593309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       593309                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42379.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5381                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157224418                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5637                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27891.505765                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.727811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.272189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1027280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1027280                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       705966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        705966                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1726                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1726                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1638                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1638                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1733246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1733246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1733246                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1733246                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13463                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          424                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13887                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    457407237                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    457407237                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22097558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22097558                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    479504795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    479504795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    479504795                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    479504795                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1040743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1040743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       706390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       706390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1747133                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1747133                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1747133                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1747133                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012936                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000600                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000600                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007948                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007948                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007948                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007948                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33975.134591                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33975.134591                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52116.882075                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52116.882075                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34529.041190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34529.041190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34529.041190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34529.041190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46341                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        46341                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2272                       # number of writebacks
system.cpu1.dcache.writebacks::total             2272                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8086                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8506                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5381                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91676738                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91676738                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       155117                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       155117                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     91831855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     91831855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     91831855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     91831855                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17049.793193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17049.793193                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 38779.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38779.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17065.945921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17065.945921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17065.945921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17065.945921                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
