
/home/wuchenze/riscv-proj/sim/build/dummy.elf:     file format elf64-littleriscv


Disassembly of section .text:

0000000080000000 <_start>:
    80000000:	00001417          	auipc	s0,0x1
    80000004:	00040413          	mv	s0,s0
    80000008:	00009117          	auipc	sp,0x9
    8000000c:	ff810113          	addi	sp,sp,-8 # 80009000 <_end>
    80000010:	048000ef          	jal	ra,80000058 <_trm_init>

0000000080000014 <main>:
    80000014:	ff010113          	addi	sp,sp,-16
    80000018:	00813423          	sd	s0,8(sp)
    8000001c:	01010413          	addi	s0,sp,16
    80000020:	00000793          	li	a5,0
    80000024:	00078513          	mv	a0,a5
    80000028:	00813403          	ld	s0,8(sp)
    8000002c:	01010113          	addi	sp,sp,16
    80000030:	00008067          	ret

0000000080000034 <halt>:
    80000034:	fe010113          	addi	sp,sp,-32
    80000038:	00813c23          	sd	s0,24(sp)
    8000003c:	02010413          	addi	s0,sp,32
    80000040:	00050793          	mv	a5,a0
    80000044:	fef42623          	sw	a5,-20(s0) # 80000fec <_bss_start+0xf63>
    80000048:	fec42783          	lw	a5,-20(s0)
    8000004c:	00078513          	mv	a0,a5
    80000050:	00100073          	ebreak
    80000054:	0000006f          	j	80000054 <halt+0x20>

0000000080000058 <_trm_init>:
    80000058:	fe010113          	addi	sp,sp,-32
    8000005c:	00113c23          	sd	ra,24(sp)
    80000060:	00813823          	sd	s0,16(sp)
    80000064:	02010413          	addi	s0,sp,32
    80000068:	00000517          	auipc	a0,0x0
    8000006c:	02050513          	addi	a0,a0,32 # 80000088 <_etext>
    80000070:	fa5ff0ef          	jal	ra,80000014 <main>
    80000074:	00050793          	mv	a5,a0
    80000078:	fef42623          	sw	a5,-20(s0)
    8000007c:	fec42783          	lw	a5,-20(s0)
    80000080:	00078513          	mv	a0,a5
    80000084:	fb1ff0ef          	jal	ra,80000034 <halt>
