<!DOCTYPE html>
<html lang="en">
<head>
    <title>
How x86_64 addresses memory - linksfor.dev(s)    </title>
    <meta charset="utf-8">
    <link rel="alternate" type="application/rss+xml" title="Linksfor.dev(s) feed" href="https://linksfor.dev/feed.rss" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="google" value="notranslate">
    <link rel="stylesheet" type="text/css" href="/style.css" />
    <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">
    <link rel="icon" href="/favicon.ico" type="image/x-icon">
    <meta property="og:title" content="How x86_64 addresses memory - linksfor.dev(s)"/>
    <meta property="og:description" content="Tags:&#xA;  &#xA;    &#xA;    programming"/>
    <meta property="og:type" content="website"/>
    <meta property="og:url" content="https://blog.yossarian.net/2020/06/13/How-x86_64-addresses-memory"/>

<meta property="og:site_name" content="linksfor.dev(s)" />
</head>
<body>
    <div class="grid">
        <h1>
<a href="/" style="color:inherit">linksfor.dev(s)</a>
        </h1>
        <title>linksfor.dev(s) - How x86_64 addresses memory</title>
<div class="readable">
        <h1>How x86_64 addresses memory</h1>
            <div>Reading time: 13-17 minutes</div>
        <div>Posted here: 14 Jun 2020</div>
        <p><a href="https://blog.yossarian.net/2020/06/13/How-x86_64-addresses-memory">https://blog.yossarian.net/2020/06/13/How-x86_64-addresses-memory</a></p>
        <hr/>
<div id="readability-page-1" class="page">


<h2><em>Programming, philosophy, pedaling.</em></h2>

<ul>
    <li><a href="https://blog.yossarian.net/">Home</a></li>
    <li><a href="https://blog.yossarian.net/tags">Tags</a></li>
    <li><a href="https://blog.yossarian.net/favorites">Favorites</a></li>
    <li><a href="https://blog.yossarian.net/archive">Archive</a></li>
    
      <li><a href="http://yossarian.net/">Main Site</a></li>
    
</ul>

<hr>



<h2>
  <em>Jun 13, 2020</em>
</h2>

  <p>Tags:
  
    
    <a href="https://blog.yossarian.net/tags#programming">programming</a>
    
  
  </p>


<p>Today I’m going to write up one small (and yet still remarkably complicated) fragment of x86_64’s
instruction semantics: memory addressing.</p>

<p>Specifically, I’m going to write up the different ways in which x86_64 allows the user to address
memory via just <em>one</em> instruction: <code>mov</code>.</p>

<p>I won’t attempt to cover other instructions that can touch memory (which is pretty much all of them,
thanks CISC), ones that write massive chunks of memory (looking at you, <code>fxsave</code>), or any adjacent
subjects (code models, position independent code, binary relocations). I also won’t even try to
cover historical addressing modes or modes that work when an x86_64 processor isn’t in 64-bit mode
(i.e., any modes other than long mode with 64-bit code).</p>

<h2 id="some-constraints">Some constraints</h2>

<p>Despite (or perhaps thanks to?) the legacy hell that is x86_64’s instruction encoding,
there are <em>some</em> constraints on how memory is addressed.</p>

<p>First, the good news:</p>

<ul>
  <li>At a high enough level, there are really only two addressing modes on x86_64.</li>
  <li>Both addressing modes require all registers to be the same size as each other.
In order words, we can’t do something weird like mixing 64, 32, and 16-bit registers
to produce an effective address — there simply isn’t room in the x86_64 encoding
to do so.</li>
</ul>

<p>Now, the bad news:</p>

<ul>
  <li>One of those addressing modes is still stupidly complicated.</li>
  <li>All registers have to be the same size as each each other but <strong>don’t</strong> have to
be the same as the processor mode. In particular, we can use 32-bit registers instead
of 64-bit ones by including the address prefix byte (<code>0x67</code>) in our encoding.</li>
</ul>

<h2 id="scale-index-base-displacement-addressing">“Scale-Index-Base-Displacement” addressing</h2>

<p>I call this mode “Scale-Index-Base-Displacement” because I have no idea what else to call it.</p>

<p>As far as I can tell, neither Intel nor AMD <em>actually</em> considers this to be a
singular mode; instead, they refer to it as a general collection of related modes
with a wide variety of different encodings.</p>

<p>But we’re not talking about encodings today: we’re talking about semantics,
and semantically each of these related modes falls back to some combination of
four parameters:</p>

<ul>
  <li><em>Scale</em>: A 2-bit constant factor that is either 1, 2, 4, or 8.</li>
  <li><em>Index</em>: Any general purpose register (<code>rax</code>, <code>rbx</code>, &amp;c)<sup id="fnref:1" role="doc-noteref"><a href="#fn:1">1</a></sup>.</li>
  <li><em>Base</em>: Any general purpose register.</li>
  <li><em>Displacement</em>: An integral offset. This is normally limited to 32 bits even in 64-bit mode but
<em>can</em> be 64-bits with a few select encodings. More on that later.</li>
</ul>

<p>Various combinations of the four (including all four) are valid. Here are the valid combinations,
in roughly increasing order of complexity:</p>

<ul>
  <li><code>Displacement</code></li>
  <li><code>Base</code></li>
  <li><code>Base + Index</code></li>
  <li><code>Base + Displacement</code></li>
  <li><code>Base + Index + Displacement</code></li>
  <li><code>Base + (Index * Scale)</code></li>
  <li><code>(Index * Scale) + Displacement</code></li>
  <li><code>Base + (Index * Scale) + Displacement</code></li>
</ul>

<p>Let’s go through them one by one.</p>

<h3 id="displacement"><code>Displacement</code></h3>

<p>This is arguably the simplest addressing mechanism in the x86 family: the <em>displacement</em> field
is treated as an absolute memory address.</p>

<p>Unfortunately, it’s also almost completely useless on x86_64. Remember that note about displacements
almost always being 32 bits? That means you can’t represent an absolute address, since an
absolute x86_64 address is 64 bits (really 48, but whatever) and just won’t fit in the displacement.</p>

<p>There’s <em>one</em> exception to this: x86_64 allows for a 64-bit displacement with the <code>a*</code> registers.</p>

<p>In Intel syntax:</p>

<div><div><pre><code><span>; store the qword at 0x00000000000000ff into rax</span>
<span>mov</span> <span>rax</span><span>,</span> <span>[</span><span>0xff</span><span>]</span>
<span>; store the dword at 0x00000000000000ff into eax</span>
<span>mov</span> <span>eax</span><span>,</span> <span>[</span><span>0xff</span><span>]</span>
<span>; store the word at 0x00000000000000ff into ax</span>
<span>mov</span> <span>ax</span><span>,</span> <span>[</span><span>0xff</span><span>]</span>
<span>; store the byte at 0x00000000000000ff into al</span>
<span>mov</span> <span>al</span><span>,</span> <span>[</span><span>0xff</span><span>]</span>
</code></pre></div></div>

<p><code>gas</code> (the GNU assembler) refers to these as <code>movabs</code> in both 32-bit and 64-bit modes.</p>

<h4 id="why-would-i-or-my-compiler-use-this-mode">Why would I (or my compiler) use this mode?</h4>

<p>First of all, for code model reasons that aren’t relevant to this post. Eli Bendersky has a
<a href="https://eli.thegreenplace.net/2012/01/03/understanding-the-x64-code-models">fantastic blog post</a>
on those.</p>

<p>More concretely: most programs have at least a few static addresses that are determined at
compile-time, like global variables.</p>

<p>For example, this trivial program:</p>

<div><div><pre><code><span>extern</span> <span>long</span> <span>var</span><span>;</span>

<span>void</span> <span>f</span><span>(</span><span>long</span> <span>x</span><span>)</span> <span>{</span> <span>var</span> <span>=</span> <span>x</span><span>;</span> <span>}</span>
</code></pre></div></div>

<p>…yields:</p>

<div><div><pre><code><span>f:</span>
        <span>mov</span>     <span>rax</span><span>,</span> <span>rdi</span>
        <span>movabs</span>  <span>QWORD</span> <span>PTR</span> <span>[</span><span>var</span><span>],</span> <span>rax</span>
        <span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/4QMtpo">Godbolt</a>.)</em></p>

<p><em>Note</em>: The above example was originally misleading; many thanks to
<a href="https://news.ycombinator.com/item?id=23514460">haberman on HN</a> for pointing
out the error and offering a correct example.</p>

<h3 id="base"><code>Base</code></h3>

<p>Addressing via the <em>base</em> register adds one layer of indirection over absolute addressing:
instead of an absolute address encoded into the instruction’s displacement field, an address
is loaded from the specified general-purpose register (<em>any</em> GPR! Hooray!).</p>

<p>This indirection allows us to do absolute addressing with an arbitrary destination register via the
following pattern:</p>

<div><div><pre><code><span>; store the immediate (not displacement) into rbx</span>
<span>mov</span> <span>rbx</span><span>,</span> <span>0xacabacabacabacab</span>

<span>; store the qword at the address stored in rbx into rcx</span>
<span>mov</span> <span>rcx</span><span>,</span> <span>[</span><span>rbx</span><span>]</span>
</code></pre></div></div>

<p>…but we have relatively few reasons to do that, given the richer addressing modes we’re about
to see.</p>

<h4 id="why-would-i-or-my-compiler-use-this-mode-1">Why would I (or my compiler) use this mode?</h4>

<p>Because sometimes we have a calculated address already lying around from another operation,
and we just want to use it.</p>

<p>The disassembly from the <em>displacement</em> sample above has a good example of this as well:</p>



<h3 id="base--index"><code>Base + Index</code></h3>

<p>This is just like addressing via the <em>base</em> register, except that we also add
in the value of the <em>index</em> register.</p>

<p>For example:</p>

<div><div><pre><code><span>; store the qword in rcx into the memory address computed</span>
<span>; as the sum of the values in rax and rbx</span>
<span>mov</span> <span>[</span><span>rax</span> <span>+</span> <span>rbx</span><span>],</span> <span>rcx</span>
</code></pre></div></div>

<h4 id="why-would-i-or-my-compiler-use-this-mode-2">Why would I (or my compiler) use this mode?</h4>

<p>I had a hard time contriving an example for this, which of course means that my coworkers
immediately found one:</p>

<div><div><pre><code><span>int</span> <span>foo</span><span>(</span><span>char</span> <span>*</span> <span>buf</span><span>,</span> <span>int</span> <span>index</span><span>)</span> <span>{</span>
  <span>return</span> <span>buf</span><span>[</span><span>index</span><span>];</span>
<span>}</span>
</code></pre></div></div>

<p>…which yields:</p>

<div><div><pre><code><span>push</span>    <span>rbp</span>
<span>mov</span>     <span>rbp</span><span>,</span> <span>rsp</span>
<span>mov</span>     <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>],</span> <span>rdi</span>
<span>mov</span>     <span>dword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>12</span><span>],</span> <span>esi</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>]</span>  <span>; rax is buf</span>
<span>movsxd</span>  <span>rcx</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>12</span><span>]</span> <span>; rcx is index</span>
<span>movsx</span>   <span>eax</span><span>,</span> <span>byte</span> <span>ptr</span> <span>[</span><span>rax</span> <span>+</span> <span>rcx</span><span>]</span> <span>; store buf[index] into eax</span>
<span>pop</span>     <span>rbp</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://gcc.godbolt.org/z/zphZpZ">Godbolt</a>.)</em></p>

<p>This is obvious in retrospect: <code>Base + Index</code> is perfect for modeling array
accesses where neither the array’s starting address nor the offset into the
array is fixed at compile-time.</p>

<h3 id="base--displacement"><code>Base + Displacement</code></h3>

<p>More indirection! In case you haven’t guessed it, calculating the effective address with <strong>both</strong>
the <em>base</em> register and the <em>displacement</em> field corresponds to two operations:</p>

<ol>
  <li>We load the value stored in the <em>base</em> register</li>
  <li>Adding the loaded value to the value of the <em>displacement</em> field</li>
</ol>

<p>Then, we take that sum and use it as our effective address. By way of example:</p>

<div><div><pre><code><span>; add 0xcafe to the value stored in rax</span>
<span>; then, store the qword at the computed address into rbx</span>
<span>mov</span> <span>rbx</span><span>,</span> <span>[</span><span>rax</span> <span>+</span> <span>0xcafe</span><span>]</span>
</code></pre></div></div>

<h4 id="why-would-i-or-my-compiler-use-this-mode-3">Why would I (or my compiler) use this mode?</h4>

<p>As we’ve seen with <code>Base + Index</code>, some addressing modes naturally reflect C-like
array semantics.</p>

<p><code>Base + Displacement</code> can be thought of in a similar manner, but for structure semantics:
the <em>base</em> register holds the address to the beginning of the structure, and the <em>displacement</em>
field holds the fixed offset into that structure.</p>

<p>For example, the following:</p>

<div><div><pre><code><span>struct</span> <span>foo</span> <span>{</span>
    <span>long</span> <span>a</span><span>;</span>
    <span>long</span> <span>b</span><span>;</span>
<span>};</span>

<span>long</span> <span>bar</span><span>(</span><span>struct</span> <span>foo</span> <span>*</span><span>foobar</span><span>)</span> <span>{</span>
    <span>return</span> <span>foobar</span><span>-&gt;</span><span>b</span><span>;</span>
<span>}</span>
</code></pre></div></div>

<p>assembles as:</p>

<div><div><pre><code><span>push</span>    <span>rbp</span>
<span>mov</span>     <span>rbp</span><span>,</span> <span>rsp</span>
<span>mov</span>     <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>],</span> <span>rdi</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>]</span> <span>; rax is foobar</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rax</span> <span>+</span> <span>8</span><span>]</span> <span>; rax + 8 is foobar-&gt;b; store back into rax</span>
<span>pop</span>     <span>rbp</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/ytzBW2">Godbolt</a>.)</em></p>

<p>This also makes sense if you think about the stack construction and layout at the beginning of
every function as a custom structure: accesses like <code>[rbp - N]</code> are basically <code>stack-&gt;objN</code>.</p>

<h3 id="base--index--displacement"><code>Base + Index + Displacement</code></h3>

<p>If the last mode makes sense to you, then this one is the logical next step: it’s semantically
identical, except that we <strong>also</strong> add the value of the <em>index</em> register.</p>

<p>Just as above, but with one more register:</p>

<div><div><pre><code><span>; add 0xcafe to the values stores in rax and rcx</span>
<span>; then, store the qword at the computer address into rbx</span>
<span>mov</span> <span>rbx</span><span>,</span> <span>[</span><span>rax</span> <span>+</span> <span>rcx</span> <span>+</span> <span>0xcafe</span><span>]</span>
</code></pre></div></div>

<h4 id="why-would-i-or-my-compiler-use-this-mode-4">Why would I (or my compiler) use this mode?</h4>

<p>Just as <code>Base + Index</code> naturally models an array access and <code>Base + Displacement</code> naturally models
structure access, <code>Base + Index + Displacement</code> naturally models structure access within an array!</p>

<p>I had a hard time getting <code>clang</code> to emit one of these on Godbolt, but eventually
got one with <code>-O1</code>:</p>

<div><div><pre><code><span>struct</span> <span>foo</span> <span>{</span>
    <span>long</span> <span>a</span><span>;</span>
    <span>long</span> <span>b</span><span>;</span>
<span>};</span>

<span>long</span> <span>square</span><span>(</span><span>struct</span> <span>foo</span> <span>foos</span><span>[],</span> <span>long</span> <span>i</span><span>)</span> <span>{</span>
    <span>struct</span> <span>foo</span> <span>x</span> <span>=</span> <span>foos</span><span>[</span><span>i</span><span>];</span>
    <span>return</span> <span>x</span><span>.</span><span>b</span><span>;</span>
<span>}</span>
</code></pre></div></div>

<p>assembles to the very terse:</p>

<div><div><pre><code><span>shl</span>     <span>rsi</span><span>,</span> <span>4</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rdi</span> <span>+</span> <span>rsi</span> <span>+</span> <span>8</span><span>]</span> <span>; rdi is foos, rsi is i, 8 is the field offset</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/uZ4s6o">Godbolt</a>.)</em></p>

<h3 id="base--index--scale"><code>Base + (Index * Scale)</code></h3>

<p>Our first multiplication!</p>

<p>The <em>scale</em> field is like <em>displacement</em> in that it’s a constant factor that’s encoded into
our instruction. Unlike <em>displacement</em>, however, <em>scale</em> is extremely constrained: it’s only
two bits wide, meaning that it can only be 1 of 4 possible values: <code>1</code>, <code>2</code>, <code>4</code>, or <code>8</code>.</p>

<p>As the name implies, the <em>scale</em> field is used to scale (i.e., multiply) another field.
In particular, it always scales the <em>index</em> register — <em>scale</em> <strong>cannot</strong> be used without
<em>index</em>.</p>

<h4 id="why-would-i-or-my-compiler-use-this-mode-5">Why would I (or my compiler) use this mode?</h4>

<p>Among many other things, <code>Base + (Index * Scale)</code> naturally models accesses into an array
of pointers (distinct from an array of laid-out structures, like above!):</p>

<div><div><pre><code><span>struct</span> <span>foo</span> <span>{</span>
    <span>long</span> <span>a</span><span>;</span>
    <span>long</span> <span>b</span><span>;</span>
<span>};</span>

<span>long</span> <span>bar</span><span>(</span><span>struct</span> <span>foo</span> <span>*</span><span>foos</span><span>[],</span> <span>long</span> <span>i</span><span>)</span> <span>{</span>
    <span>struct</span> <span>foo</span> <span>*</span><span>x</span> <span>=</span> <span>foos</span><span>[</span><span>i</span><span>];</span>
    <span>return</span> <span>x</span><span>-&gt;</span><span>b</span><span>;</span>
<span>}</span>
</code></pre></div></div>

<p>assembles to:</p>

<div><div><pre><code><span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rdi</span> <span>+</span> <span>8</span><span>*</span><span>rsi</span><span>]</span> <span>; rdi is foos, rsi is i, 8 is the scale (pointer-sized!)</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rax</span> <span>+</span> <span>8</span><span>]</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/aX7lYG">Godbolt</a>.)</em></p>

<h3 id="index--scale--displacement"><code>(Index * Scale) + Displacement</code></h3>

<p>Let’s keep going. This is almost identical to the last mode, except that we’ve
swapped the <em>base</em> register out for the <em>displacement</em> field. No particular complexity there.</p>

<h4 id="why-would-i-or-my-compiler-use-this-mode-6">Why would I (or my compiler) use this mode?</h4>

<p><code>(Index * Scale) + Displacement</code> naturally models a specialized case of array access:
when the array is statically addressable (e.g., a global) and the element size is
computable via the <em>scale</em>.</p>

<p>For example:</p>

<div><div><pre><code><span>int</span> <span>tbl</span><span>[</span><span>10</span><span>];</span>

<span>int</span> <span>foo</span><span>(</span><span>int</span> <span>i</span><span>)</span> <span>{</span>
    <span>return</span> <span>tbl</span><span>[</span><span>i</span><span>];</span>
<span>}</span>
</code></pre></div></div>

<p>assembles to:</p>

<div><div><pre><code><span>movsxd</span>  <span>rax</span><span>,</span> <span>edi</span>
<span>mov</span>     <span>eax</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>4</span><span>*</span><span>rax</span> <span>+</span> <span>tbl</span><span>]</span> <span>; rax is i, 4 is the scale (sizeof(int) == 4)</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/5iiqa8">Godbolt</a>.)</em></p>

<h3 id="base--index--scale--displacement"><code>Base + (Index * Scale) + Displacement</code></h3>

<p>Now we’re cooking with gas. This is the final and most complex x86_64 addressing form,
but there’s <em>absolutely nothing</em> conceptually special about it: it’s just one more
arithmetic operation on top of the three-parameter addressing modes.</p>

<h4 id="why-would-i-or-my-compiler-use-this-mode-7">Why would I (or my compiler) use this mode?</h4>

<p><code>Base + (Index * Scale) + Displacement</code> naturally models a two-dimensional array access:</p>

<div><div><pre><code><span>long</span> <span>tbl</span><span>[</span><span>10</span><span>][</span><span>10</span><span>];</span>

<span>long</span> <span>foo</span><span>(</span><span>long</span> <span>i</span><span>,</span> <span>long</span> <span>j</span><span>)</span> <span>{</span>
    <span>return</span> <span>tbl</span><span>[</span><span>i</span><span>][</span><span>j</span><span>];</span>
<span>}</span>
</code></pre></div></div>

<p>assembles to:</p>

<div><div><pre><code><span>lea</span>     <span>rax</span><span>,</span> <span>[</span><span>rdi</span> <span>+</span> <span>4</span><span>*</span><span>rdi</span><span>]</span>
<span>shl</span>     <span>rax</span><span>,</span> <span>4</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rax</span> <span>+</span> <span>8</span><span>*</span><span>rsi</span> <span>+</span> <span>tbl</span><span>]</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/hhtPdz">Godbolt</a>.)</em></p>

<h2 id="rip-relative-addressing">RIP-relative addressing</h2>

<p>The addressing mode documented above is <em>almost</em> identical to its historical x86_32 equivalent
— its biggest changes are allowing 64-bit GPRs and (sometimes) 64-bit displacements.</p>

<p>Where x86_64 really diverges is in its addition of a brand new addressing mode, best known as
“RIP-relative” addressing.</p>

<p>Why is it called “RIP-relative”? Because it encodes a displacement relative to the RIP register’s
value (specifically the RIP of the <em>next</em> instruction, not the current one). This is usually
represented with the familiar <code>[Base + Displacement]</code> syntax, except that the <em>base</em> register is
now <code>rip</code> instead of a GPR:</p>



<h4 id="why-would-i-or-my-compiler-use-this-mode-8">Why would I (or my compiler) use this mode?</h4>

<p>For reasons that I originally said that I wouldn’t go into in this blog post: position-independent
code and code models.</p>

<p>We’ll make a brief exception: using RIP-relative addressing makes position-independent code smaller
and simpler, and is a natural fit for the “small” (and default) code model, where all code
and data needs to be addressable within a 32-bit offset.</p>

<p>For example, the following when compiled with <code>-O1</code> and <code>-fpic</code>:</p>

<div><div><pre><code><span>long</span> <span>tbl</span><span>[</span><span>10</span><span>];</span>

<span>int</span> <span>foo</span><span>(</span><span>int</span> <span>i</span><span>)</span> <span>{</span>
    <span>return</span> <span>tbl</span><span>[</span><span>i</span><span>];</span>
<span>}</span>
</code></pre></div></div>

<p>requires just two <code>mov</code>s on x86_64:</p>

<div><div><pre><code><span>foo:</span>
        <span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rip</span> <span>+</span> <span>tbl@GOTPCREL</span><span>]</span>
        <span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rax</span> <span>+</span> <span>8</span><span>*</span><span>rdi</span><span>]</span>
        <span>ret</span>
</code></pre></div></div>

<p>…but three and some additional boilerplate on x86_32:</p>

<div><div><pre><code><span>foo:</span>
        <span>call</span>    <span>.L0$pb</span>
<span>.L0$pb:</span>
        <span>pop</span>     <span>eax</span>
<span>.Ltmp0:</span>
        <span>add</span>     <span>eax</span><span>,</span> <span>offset</span> <span>_GLOBAL_OFFSET_TABLE_</span><span>+</span><span>(</span><span>.Ltmp0</span><span>-</span><span>.L0$pb</span><span>)</span>
        <span>mov</span>     <span>ecx</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>esp</span> <span>+</span> <span>4</span><span>]</span>
        <span>mov</span>     <span>eax</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>eax</span> <span>+</span> <span>tbl@GOT</span><span>]</span>
        <span>mov</span>     <span>eax</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>eax</span> <span>+</span> <span>4</span><span>*</span><span>ecx</span><span>]</span>
        <span>ret</span>
</code></pre></div></div>

<h2 id="one-last-catch-segmentation">One last catch: segmentation</h2>

<p>x86_64 almost killed segmentation. Almost. Segment registers are no longer necessary thanks
to the flat address space, but they still show up in a few places:</p>

<ul>
  <li>
    <p>Linux (really glibc) uses <code>fs</code> in userspace to access the TLS segments configured by the kernel.
You can find these
<a href="https://elixir.bootlin.com/linux/v5.7.2/source/arch/x86/include/asm/segment.h#L58">segments specified in the per-CPU GDT configuration</a>.
<code>gs</code> appears free for use in userspace , assuming something else in glibc (or whatever libc you use)
doesn’t use it.</p>
  </li>
  <li>
    <p>Linux uses <code>gs</code> in kernelspace to store the base address for the per-CPU variable region.
We can see this in the <a href="https://elixir.bootlin.com/linux/v5.7.2/source/arch/x86/include/asm/percpu.h#L31">macro definition of <code>PER_CPU_VAR</code></a>:</p>

    <div><div><pre><code><span>#define PER_CPU_VAR(var)  %__percpu_seg:var
</span></code></pre></div>    </div>

    <p>which, on x86_64, expands to:</p>

    
  </li>
</ul>

<p>So, unfortunately, we still need to care about these. The good news is that caring about them
isn’t too bad: they essentially boil down to adding the value in the segment register<sup id="fnref:2" role="doc-noteref"><a href="#fn:2">2</a></sup> to the
rest of the address calculation.</p>

<p>By way of example with a thread-local variable:</p>

<div><div><pre><code><span>int</span> <span>__thread</span> <span>x</span> <span>=</span> <span>0</span><span>;</span>

<span>int</span> <span>foo</span><span>(</span><span>void</span><span>)</span> <span>{</span>
    <span>int</span> <span>*</span><span>y</span> <span>=</span> <span>&amp;</span><span>x</span><span>;</span>
    <span>return</span> <span>*</span><span>y</span><span>;</span>
<span>}</span>
</code></pre></div></div>

<p>assembles to:</p>

<div><div><pre><code><span>push</span>    <span>rbp</span>
<span>mov</span>     <span>rbp</span><span>,</span> <span>rsp</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>fs</span><span>:[</span><span>0</span><span>]</span>    <span>; grab the base address of the thread-local storage area</span>
<span>lea</span>     <span>rax</span><span>,</span> <span>[</span><span>rax</span> <span>+</span> <span>x@TPOFF</span><span>]</span>     <span>; calculate the effective address of x within the TLS</span>
<span>mov</span>     <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>],</span> <span>rax</span> <span>; store the address of x into y</span>
<span>mov</span>     <span>rax</span><span>,</span> <span>qword</span> <span>ptr</span> <span>[</span><span>rbp</span> <span>-</span> <span>8</span><span>]</span>
<span>mov</span>     <span>eax</span><span>,</span> <span>dword</span> <span>ptr</span> <span>[</span><span>rax</span><span>]</span>
<span>pop</span>     <span>rbp</span>
<span>ret</span>
</code></pre></div></div>

<p><em>(View it on <a href="https://godbolt.org/z/Jp6nV6">Godbolt</a>.)</em></p>

<hr>




<hr>




  






</div></div>
    </div>
    <footer>
        <div>created by buildstarted &copy; 2020 <a href="/about">about</a></div>
        <div>Share this page on social media: copy and paste this url https://linksfor.dev/</div>
        <div>If you prefer RSS: <a href="https://linksfor.dev/feed.xml">https://linksfor.dev/feed.xml</a></div>
		<div>Customer satisfaction guaranteed to be optional.</div>
    </footer>
    
    <script async defer>
        _dna = window._dna || {};
        _dna.siteId = "linksfor.devs";
        _dna.outlink = true;

        (function () {
            let dna = document.createElement('script');
            dna.type = 'text/javascript';
            dna.async = true;
            dna.src = '//dna.buildstarted.com/t.js';
            let s = document.getElementsByTagName('script')[0];
            s.parentNode.insertBefore(dna, s);
        })();
    </script>
    <noscript><img src="//dna.buildstarted.com/g?siteId=linksfor.devs"/></noscript>
</body>
</html>