$date
	Mon Nov 16 15:33:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 5 # in [4:0] $end
$var reg 1 $ reset $end
$scope module shRe $end
$var wire 1 " clk $end
$var wire 5 % in [4:0] $end
$var wire 1 $ reset $end
$var wire 4 & out [3:0] $end
$var reg 8 ' ser [7:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
b10110 %
x$
b10110 #
0"
b0 !
$end
#1
b1 !
b1 &
b10001 '
b101 (
1"
b10001 #
b10001 %
#2
0"
b11010 #
b11010 %
#3
b10 !
b10 &
b100010 '
b101 (
1"
b10 #
b10 %
#4
0"
b10110 #
b10110 %
#5
b101 !
b101 &
b1010000 '
b101 (
1"
b10000 #
b10000 %
#6
0"
b11010 #
b11010 %
#7
b0 !
b0 &
b10 '
b101 (
1"
b10 #
b10 %
#8
0"
b10110 #
b10110 %
#9
b101 !
b101 &
b1010000 '
b101 (
1"
b10000 #
b10000 %
#10
0"
b11010 #
b11010 %
#11
b0 !
b0 &
b10 '
b101 (
1"
b10 #
b10 %
#12
0"
b10110 #
b10110 %
#13
b101 !
b101 &
b1010000 '
b101 (
1"
b10000 #
b10000 %
#14
0"
b11010 #
b11010 %
#15
b0 !
b0 &
b10 '
b101 (
1"
b10 #
b10 %
#16
0"
