
*** Running vivado
    with args -log Softmax.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Softmax.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Softmax.tcl -notrace
Command: synth_design -top Softmax -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 281.281 ; gain = 27.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Softmax' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 32 - type: integer 
	Parameter numberOfExps bound to: 10 - type: integer 
	Parameter numberOfAdditions bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponential' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/exponential.v:1]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v:3]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpMul' (1#1) [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/fp_mul.v:3]
INFO: [Synth 8-638] synthesizing module 'fp_add_2' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_add_2' (2#1) [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'exponential' (3#1) [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/exponential.v:1]
INFO: [Synth 8-638] synthesizing module 'fpDiv' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:3]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpDiv' (4#1) [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:3]
INFO: [Synth 8-256] done synthesizing module 'Softmax' (5#1) [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 312.473 ; gain = 58.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 312.473 ; gain = 58.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 312.473 ; gain = 58.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "input_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "input_adder" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exponent" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "exponent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 375.066 ; gain = 121.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Softmax__GB0  |           1|     32080|
|2     |Softmax__GB1  |           1|     14046|
|3     |Softmax__GB2  |           1|     22223|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     24 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 15    
	   4 Input      5 Bit       Adders := 10    
	   3 Input      5 Bit       Adders := 40    
	   2 Input      5 Bit       Adders := 36    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              160 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 10    
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 12    
	   3 Input     14 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 20    
	   4 Input     14 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 160   
	   2 Input     10 Bit        Muxes := 30    
	   5 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 90    
	   2 Input      4 Bit        Muxes := 75    
	   5 Input      4 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 91    
	   5 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module fpMul__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fp_add_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpDiv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpMul__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fp_add_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpDiv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 491.121 ; gain = 237.543
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 503.500 ; gain = 249.922
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 503.500 ; gain = 249.922

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Softmax__GB0  |           1|     36358|
|2     |Softmax__GB1  |           1|     15102|
|3     |Softmax__GB2  |           1|     26315|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\NMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\NMantissa_reg[23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (sign_reg) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (sign_reg__0) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/sign_reg__0/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:95]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:95]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:95]
WARNING: [Synth 8-3332] Sequential element (\div_reg[9] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[8] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[7] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[6] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[5] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[4] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[3] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[2] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[1] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\div_reg[0] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (div_done_reg) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (div_done_reg__0) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[23] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[22] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[21] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[20] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[19] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[18] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[17] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[16] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[15] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[14] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[13] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[12] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[11] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[10] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[9] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[8] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[7] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[6] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[5] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[4] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[3] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[2] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[1] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[0] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[23]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[22]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[21]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[20]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[19]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[18]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[17]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[16]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[15]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[14]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[13]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[12]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[11]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[10]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[9]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[8]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[7]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[6]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[5]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[4]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[3]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[2]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[1]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[0]__0 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[23]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[22]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[21]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[20]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[19]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[18]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[17]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[16]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[15]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[14]__1 ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[13]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[13]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[12]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[12]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[11]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[11]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[10]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[10]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[9]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[9]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[8]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[8]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[7]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[7]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[6]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[6]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[5]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[5]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[4]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[4]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[3]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[3]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[2]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[2]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[1]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[1]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\NMantissa_reg[0]__1 ) is unused and will be removed from module fpDiv__5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/NMantissa_reg[0]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[23] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[22] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[21] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[20] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[19] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[18] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[17] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[16] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[15] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[14] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[13] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[12] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[11] ) is unused and will be removed from module fpDiv__5.
WARNING: [Synth 8-3332] Sequential element (\recMantissa_reg[10] ) is unused and will be removed from module fpDiv__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[23]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[22]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[21]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[20]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[19]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[18]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[17]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[16]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[15]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[14]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[13]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[12]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[11]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[10]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[9]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[8]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[7]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[6]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[5]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[4]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[3]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[2]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[1]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/recMantissa_reg[0]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[13]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[12]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[11]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[10]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[9]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[8]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[7]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[6]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[5]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[4]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_2/div[9].inst1/DMantissa_reg[3]__1/Q' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:95]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:41]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:114]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/DELL/Desktop/Git logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:113]
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.016 ; gain = 330.438
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.016 ; gain = 330.438

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Softmax__GB0  |           1|     10658|
|2     |Softmax__GB1  |           1|      5292|
|3     |Softmax__GB2  |           1|      4775|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.016 ; gain = 330.438
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.016 ; gain = 330.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Softmax__GB0  |           1|     10658|
|2     |Softmax__GB1  |           1|      5292|
|3     |Softmax__GB2  |           1|      4775|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 653.238 ; gain = 399.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|     1114|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |   240|
|3     |DSP48E1 |    10|
|4     |LUT1    |   102|
|5     |LUT2    |   550|
|6     |LUT3    |   595|
|7     |LUT4    |   434|
|8     |LUT5    |   882|
|9     |LUT6    |  1661|
|10    |FDRE    |  3166|
|11    |FDSE    |   110|
|12    |IBUF    |   162|
|13    |OBUF    |   161|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |  8085|
|2     |  \div[0].inst1  |fpDiv          |   150|
|3     |  \div[2].inst1  |fpDiv_5        |   150|
|4     |  \div[3].inst1  |fpDiv_6        |   150|
|5     |  \div[4].inst1  |fpDiv_7        |   150|
|6     |  \div[9].inst1  |fpDiv_12       |   150|
|7     |  \div[8].inst1  |fpDiv_11       |   150|
|8     |  \div[7].inst1  |fpDiv_10       |   150|
|9     |  \add[0].fadd   |fp_add_2       |   253|
|10    |  \add[1].fadd   |fp_add_2_0     |   237|
|11    |  \add[2].fadd   |fp_add_2_1     |   253|
|12    |  \add[3].fadd   |fp_add_2_2     |   253|
|13    |  \add[4].fadd   |fp_add_2_3     |   237|
|14    |  \div[1].inst1  |fpDiv_4        |   173|
|15    |  \div[5].inst1  |fpDiv_8        |   173|
|16    |  \div[6].inst1  |fpDiv_9        |   173|
|17    |  \exp[0].exps   |exponential    |   400|
|18    |    fadd         |fp_add_2_39    |    34|
|19    |    fmul         |fpMul_40       |   233|
|20    |  \exp[1].exps   |exponential_13 |   416|
|21    |    fadd         |fp_add_2_37    |    34|
|22    |    fmul         |fpMul_38       |   233|
|23    |  \exp[2].exps   |exponential_14 |   400|
|24    |    fadd         |fp_add_2_35    |    34|
|25    |    fmul         |fpMul_36       |   233|
|26    |  \exp[3].exps   |exponential_15 |   388|
|27    |    fadd         |fp_add_2_33    |    35|
|28    |    fmul         |fpMul_34       |   219|
|29    |  \exp[4].exps   |exponential_16 |   387|
|30    |    fadd         |fp_add_2_31    |    35|
|31    |    fmul         |fpMul_32       |   219|
|32    |  \exp[5].exps   |exponential_17 |   387|
|33    |    fadd         |fp_add_2_29    |    35|
|34    |    fmul         |fpMul_30       |   219|
|35    |  \exp[6].exps   |exponential_18 |   400|
|36    |    fadd         |fp_add_2_27    |    34|
|37    |    fmul         |fpMul_28       |   233|
|38    |  \exp[7].exps   |exponential_19 |   400|
|39    |    fadd         |fp_add_2_25    |    34|
|40    |    fmul         |fpMul_26       |   233|
|41    |  \exp[8].exps   |exponential_20 |   400|
|42    |    fadd         |fp_add_2_23    |    34|
|43    |    fmul         |fpMul_24       |   233|
|44    |  \exp[9].exps   |exponential_21 |   387|
|45    |    fadd         |fp_add_2_22    |    35|
|46    |    fmul         |fpMul          |   219|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4206 critical warnings and 2552 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 655.316 ; gain = 374.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 655.316 ; gain = 401.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 35 inverter(s) to 760 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 100 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 662.043 ; gain = 399.109
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 662.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 31 11:01:27 2020...
