$comment
	File created using the following command:
		vcd file LogicalStep_Lab4.msim.vcd -direction
$end
$date
	Thu Apr 01 14:28:34 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab4_top_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 4 " pb [3:0] $end
$var reg 1 # rst_n $end
$var reg 8 $ sw [7:0] $end
$var wire 1 % leds [15] $end
$var wire 1 & leds [14] $end
$var wire 1 ' leds [13] $end
$var wire 1 ( leds [12] $end
$var wire 1 ) leds [11] $end
$var wire 1 * leds [10] $end
$var wire 1 + leds [9] $end
$var wire 1 , leds [8] $end
$var wire 1 - leds [7] $end
$var wire 1 . leds [6] $end
$var wire 1 / leds [5] $end
$var wire 1 0 leds [4] $end
$var wire 1 1 leds [3] $end
$var wire 1 2 leds [2] $end
$var wire 1 3 leds [1] $end
$var wire 1 4 leds [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; pb[3]~input_o $end
$var wire 1 < ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 = ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 > ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 ? leds[0]~output_o $end
$var wire 1 @ leds[1]~output_o $end
$var wire 1 A leds[2]~output_o $end
$var wire 1 B leds[3]~output_o $end
$var wire 1 C leds[4]~output_o $end
$var wire 1 D leds[5]~output_o $end
$var wire 1 E leds[6]~output_o $end
$var wire 1 F leds[7]~output_o $end
$var wire 1 G leds[8]~output_o $end
$var wire 1 H leds[9]~output_o $end
$var wire 1 I leds[10]~output_o $end
$var wire 1 J leds[11]~output_o $end
$var wire 1 K leds[12]~output_o $end
$var wire 1 L leds[13]~output_o $end
$var wire 1 M leds[14]~output_o $end
$var wire 1 N leds[15]~output_o $end
$var wire 1 O Clk~input_o $end
$var wire 1 P Clk~inputclkctrl_outclk $end
$var wire 1 Q pb[2]~input_o $end
$var wire 1 R M_DRIVE|Selector3~0_combout $end
$var wire 1 S rst_n~input_o $end
$var wire 1 T rst_n~inputclkctrl_outclk $end
$var wire 1 U M_DRIVE|cur_state.BDOWN~q $end
$var wire 1 V M_DRIVE|Selector4~0_combout $end
$var wire 1 W sw[3]~input_o $end
$var wire 1 X M_DRIVE|Selector4~0clkctrl_outclk $end
$var wire 1 Y sw[2]~input_o $end
$var wire 1 Z M_DRIVE|cur_state.ERR_STATE~clkctrl_outclk $end
$var wire 1 [ Y_COUNTER|ud_bin_counter[1]~5_cout $end
$var wire 1 \ Y_COUNTER|ud_bin_counter[1]~6_combout $end
$var wire 1 ] M_DRIVE|YCLK_EN~0_combout $end
$var wire 1 ^ Y_COUNTER|ud_bin_counter[1]~7 $end
$var wire 1 _ Y_COUNTER|ud_bin_counter[2]~9 $end
$var wire 1 ` Y_COUNTER|ud_bin_counter[3]~10_combout $end
$var wire 1 a sw[0]~input_o $end
$var wire 1 b sw[1]~input_o $end
$var wire 1 c M_DRIVE|Selector8~0_combout $end
$var wire 1 d M_DRIVE|Selector8~1_combout $end
$var wire 1 e M_DRIVE|Selector8~2_combout $end
$var wire 1 f M_DRIVE|Y_UP0_DOWN1~combout $end
$var wire 1 g Y_COUNTER|process_0~0_combout $end
$var wire 1 h Y_COUNTER|ud_bin_counter[2]~8_combout $end
$var wire 1 i M_DRIVE|Transition_Section~1_combout $end
$var wire 1 j Y_COUNTER|ud_bin_counter[0]~3_combout $end
$var wire 1 k M_DRIVE|Transition_Section~0_combout $end
$var wire 1 l M_DRIVE|Transition_Section~4_combout $end
$var wire 1 m sw[5]~input_o $end
$var wire 1 n sw[4]~input_o $end
$var wire 1 o X_COUNTER|ud_bin_counter[0]~3_combout $end
$var wire 1 p X_COUNTER|ud_bin_counter[1]~5_cout $end
$var wire 1 q X_COUNTER|ud_bin_counter[1]~7 $end
$var wire 1 r X_COUNTER|ud_bin_counter[2]~8_combout $end
$var wire 1 s M_DRIVE|XCLK_EN~0_combout $end
$var wire 1 t sw[6]~input_o $end
$var wire 1 u sw[7]~input_o $end
$var wire 1 v X_COUNTER|ud_bin_counter[2]~9 $end
$var wire 1 w X_COUNTER|ud_bin_counter[3]~10_combout $end
$var wire 1 x M_DRIVE|Transition_Section~3_combout $end
$var wire 1 y M_DRIVE|Selector7~0_combout $end
$var wire 1 z M_DRIVE|Selector7~1_combout $end
$var wire 1 { M_DRIVE|Selector7~2_combout $end
$var wire 1 | M_DRIVE|X_UP0_DOWN1~combout $end
$var wire 1 } X_COUNTER|process_0~0_combout $end
$var wire 1 ~ X_COUNTER|ud_bin_counter[1]~6_combout $end
$var wire 1 !! M_DRIVE|Transition_Section~2_combout $end
$var wire 1 "! M_DRIVE|Transition_Section~5_combout $end
$var wire 1 #! M_DRIVE|Selector4~1_combout $end
$var wire 1 $! M_DRIVE|cur_state.IN_MOTION~q $end
$var wire 1 %! M_DRIVE|EXTEND_EN~0_combout $end
$var wire 1 &! M_DRIVE|EXTEND_EN~combout $end
$var wire 1 '! pb[1]~input_o $end
$var wire 1 (! Extender_SM|previous_extender_toggle~q $end
$var wire 1 )! Extender_bsr|sreg~3_combout $end
$var wire 1 *! Extender_SM|Transition_Section~0_combout $end
$var wire 1 +! Extender_SM|Selector2~1_combout $end
$var wire 1 ,! Extender_SM|current_state.S2~q $end
$var wire 1 -! Extender_SM|Clk_en~0_combout $end
$var wire 1 .! Extender_bsr|sreg~2_combout $end
$var wire 1 /! Extender_bsr|sreg~1_combout $end
$var wire 1 0! Extender_SM|Selector2~0_combout $end
$var wire 1 1! Extender_SM|Selector1~0_combout $end
$var wire 1 2! Extender_SM|current_state.S1~q $end
$var wire 1 3! Extender_bsr|sreg~0_combout $end
$var wire 1 4! Extender_SM|Selector0~0_combout $end
$var wire 1 5! Extender_SM|Selector3~0_combout $end
$var wire 1 6! Extender_SM|current_state.S3~q $end
$var wire 1 7! Extender_SM|Selector0~1_combout $end
$var wire 1 8! Extender_SM|Selector0~2_combout $end
$var wire 1 9! Extender_SM|current_state.S0~q $end
$var wire 1 :! M_DRIVE|Selector2~0_combout $end
$var wire 1 ;! M_DRIVE|Selector2~1_combout $end
$var wire 1 <! M_DRIVE|cur_state.STOPPED~q $end
$var wire 1 =! M_DRIVE|Selector5~0_combout $end
$var wire 1 >! M_DRIVE|cur_state.ERR_STATE~feeder_combout $end
$var wire 1 ?! M_DRIVE|cur_state.ERR_STATE~q $end
$var wire 1 @! pb[0]~input_o $end
$var wire 1 A! g_controller|sreg~0_combout $end
$var wire 1 B! g_controller|sreg~q $end
$var wire 1 C! M_DRIVE|Y_OUT [3] $end
$var wire 1 D! M_DRIVE|Y_OUT [2] $end
$var wire 1 E! M_DRIVE|Y_OUT [1] $end
$var wire 1 F! M_DRIVE|Y_OUT [0] $end
$var wire 1 G! Y_COUNTER|ud_bin_counter [3] $end
$var wire 1 H! Y_COUNTER|ud_bin_counter [2] $end
$var wire 1 I! Y_COUNTER|ud_bin_counter [1] $end
$var wire 1 J! Y_COUNTER|ud_bin_counter [0] $end
$var wire 1 K! X_COUNTER|ud_bin_counter [3] $end
$var wire 1 L! X_COUNTER|ud_bin_counter [2] $end
$var wire 1 M! X_COUNTER|ud_bin_counter [1] $end
$var wire 1 N! X_COUNTER|ud_bin_counter [0] $end
$var wire 1 O! Extender_bsr|sreg [3] $end
$var wire 1 P! Extender_bsr|sreg [2] $end
$var wire 1 Q! Extender_bsr|sreg [1] $end
$var wire 1 R! Extender_bsr|sreg [0] $end
$var wire 1 S! M_DRIVE|X_OUT [3] $end
$var wire 1 T! M_DRIVE|X_OUT [2] $end
$var wire 1 U! M_DRIVE|X_OUT [1] $end
$var wire 1 V! M_DRIVE|X_OUT [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx00 "
0#
bx $
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
05
16
x7
18
19
1:
x;
0<
z=
z>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
xQ
xR
0S
0T
0U
0V
xW
0X
xY
0Z
0[
1\
0]
1^
0_
1`
xa
xb
xc
xd
0e
0f
0g
1h
xi
0j
xk
xl
xm
xn
0o
0p
1q
1r
0s
xt
xu
0v
1w
xx
xy
xz
0{
0|
0}
1~
x!!
x"!
0#!
0$!
0%!
1&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
x:!
x;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
xF!
xE!
xD!
xC!
0J!
0I!
0H!
0G!
0N!
0M!
0L!
0K!
0R!
0Q!
0P!
0O!
xV!
xU!
xT!
xS!
$end
#10000
1!
1O
1P
#20000
0!
0O
0P
#30000
1!
1O
1P
#40000
1#
0!
1S
1T
0O
0P
#50000
1!
1O
1P
xU
x<!
x%!
xV
xX
x&!
x#!
#60000
bx10 "
0!
1'!
0O
0P
17!
#70000
1!
1O
1P
1(!
x$!
x{
xs
xo
xe
x]
xj
x|
xf
x}
xg
xw
xr
x~
x`
xh
x\
#80000
bx00 "
0!
0'!
0O
0P
07!
x*!
x8!
x1!
#90000
1!
1O
1P
x9!
x2!
0(!
xN!
xJ!
xG
xK
x=!
x-!
0*!
xp
x[
x(
x,
x)!
xq
x^
x>!
xv
x_
#100000
0!
0O
0P
#110000
1!
1O
1P
x?!
xZ
x?
x4
#120000
bx10 "
0!
1'!
0O
0P
x7!
#130000
1!
1O
1P
1(!
#140000
bx00 "
0!
0'!
0O
0P
07!
x*!
#150000
1!
1O
1P
0(!
0*!
#160000
0!
0O
0P
#170000
1!
1O
1P
#180000
bx01 "
0!
1@!
0O
0P
#190000
1!
1O
1P
#200000
bx00 "
0!
0@!
0O
0P
#210000
1!
1O
1P
#220000
0!
0O
0P
#230000
1!
1O
1P
#240000
0!
0O
0P
#250000
1!
1O
1P
#260000
0!
0O
0P
#270000
1!
1O
1P
#280000
0!
0O
0P
#290000
1!
1O
1P
#300000
0!
0O
0P
#310000
1!
1O
1P
#320000
0!
0O
0P
#330000
1!
1O
1P
#340000
0!
0O
0P
#350000
1!
1O
1P
#360000
0!
0O
0P
#370000
1!
1O
1P
#380000
0!
0O
0P
#390000
1!
1O
1P
#400000
0!
0O
0P
#410000
1!
1O
1P
#420000
0!
0O
0P
#430000
1!
1O
1P
#440000
0!
0O
0P
#450000
1!
1O
1P
#460000
0!
0O
0P
#470000
1!
1O
1P
#480000
0!
0O
0P
#490000
1!
1O
1P
#500000
0!
0O
0P
#510000
1!
1O
1P
#520000
0!
0O
0P
#530000
1!
1O
1P
#540000
0!
0O
0P
#550000
1!
1O
1P
#560000
0!
0O
0P
#570000
1!
1O
1P
#580000
0!
0O
0P
#590000
1!
1O
1P
#600000
0!
0O
0P
#610000
1!
1O
1P
#620000
0!
0O
0P
#630000
1!
1O
1P
#640000
0!
0O
0P
#650000
1!
1O
1P
#660000
0!
0O
0P
#670000
1!
1O
1P
#680000
0!
0O
0P
#690000
1!
1O
1P
#700000
0!
0O
0P
#710000
1!
1O
1P
#720000
0!
0O
0P
#730000
1!
1O
1P
#740000
0!
0O
0P
#750000
1!
1O
1P
#760000
0!
0O
0P
#770000
1!
1O
1P
#780000
0!
0O
0P
#790000
1!
1O
1P
#800000
0!
0O
0P
#810000
1!
1O
1P
#820000
0!
0O
0P
#830000
1!
1O
1P
#840000
0!
0O
0P
#850000
1!
1O
1P
#860000
0!
0O
0P
#870000
1!
1O
1P
#880000
0!
0O
0P
#890000
1!
1O
1P
#900000
0!
0O
0P
#910000
1!
1O
1P
#920000
0!
0O
0P
#930000
1!
1O
1P
#940000
0!
0O
0P
#950000
1!
1O
1P
#960000
0!
0O
0P
#970000
1!
1O
1P
#980000
0!
0O
0P
#990000
1!
1O
1P
#1000000
