

================================================================
== Vitis HLS Report for 'PE_30'
================================================================
* Date:           Mon Sep  4 22:01:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3078|     3078|        11|          4|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_04 = alloca i32 1"   --->   Operation 14 'alloca' 'k_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 15 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_6_3, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_6_2, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_2_7, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_2_6, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 0, i10 %k_04" [systolic_array.cpp:7]   --->   Operation 21 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 22 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k = load i10 %k_04" [systolic_array.cpp:7]   --->   Operation 23 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln7 = icmp_eq  i10 %k, i10 768" [systolic_array.cpp:7]   --->   Operation 24 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%k_82 = add i10 %k, i10 1" [systolic_array.cpp:7]   --->   Operation 26 'add' 'k_82' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end" [systolic_array.cpp:7]   --->   Operation 27 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 %k_82, i10 %k_04" [systolic_array.cpp:7]   --->   Operation 28 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "%A_fifo_2_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_2_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'A_fifo_2_6_read' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%B_fifo_6_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_6_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'B_fifo_6_2_read' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo_2_7, i32 %A_fifo_2_6_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_6_3, i32 %B_fifo_6_2_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %A_fifo_2_6_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitcast' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_76 = bitcast i32 %B_fifo_6_2_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'bitcast' 'tmp_76' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 35 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_76" [systolic_array.cpp:11]   --->   Operation 35 'fmul' 'mul' <Predicate = (!icmp_ln7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 36 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_76" [systolic_array.cpp:11]   --->   Operation 36 'fmul' 'mul' <Predicate = (!icmp_ln7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 37 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_76" [systolic_array.cpp:11]   --->   Operation 37 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 38 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_76" [systolic_array.cpp:11]   --->   Operation 38 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 0, i32 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 20 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i32 %C_out_out_0" [systolic_array.cpp:11]   --->   Operation 39 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [5/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 40 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%C_out_out_0_load_76 = load i32 %C_out_out_0" [systolic_array.cpp:15]   --->   Operation 49 'load' 'C_out_out_0_load_76' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln15 = ret i32 %C_out_out_0_load_76" [systolic_array.cpp:15]   --->   Operation 50 'ret' 'ret_ln15' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 41 [4/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 41 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [3/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 43 [2/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 43 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.84>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [systolic_array.cpp:8]   --->   Operation 44 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [systolic_array.cpp:7]   --->   Operation 45 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 46 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 %add, i32 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 47 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 48 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_04                (alloca           ) [ 010000000000]
C_out_out_0         (alloca           ) [ 011111111111]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
store_ln7           (store            ) [ 000000000000]
store_ln7           (store            ) [ 000000000000]
br_ln7              (br               ) [ 000000000000]
k                   (load             ) [ 000000000000]
icmp_ln7            (icmp             ) [ 011111110000]
empty               (speclooptripcount) [ 000000000000]
k_82                (add              ) [ 000000000000]
br_ln7              (br               ) [ 000000000000]
store_ln7           (store            ) [ 000000000000]
A_fifo_2_6_read     (read             ) [ 000100000000]
B_fifo_6_2_read     (read             ) [ 000100000000]
write_ln174         (write            ) [ 000000000000]
write_ln174         (write            ) [ 000000000000]
tmp                 (bitcast          ) [ 011011100000]
tmp_76              (bitcast          ) [ 011011100000]
mul                 (fmul             ) [ 011110011111]
C_out_out_0_load    (load             ) [ 011110001111]
specpipeline_ln8    (specpipeline     ) [ 000000000000]
specloopname_ln7    (specloopname     ) [ 000000000000]
add                 (fadd             ) [ 000000000000]
store_ln7           (store            ) [ 000000000000]
br_ln7              (br               ) [ 000000000000]
C_out_out_0_load_76 (load             ) [ 000000000000]
ret_ln15            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_2_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_2_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_6_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_6_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="k_04_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_04/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="C_out_out_0_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_out_out_0/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_fifo_2_6_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_fifo_2_6_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="B_fifo_6_2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_fifo_6_2_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln174_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln174_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln7_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="6"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln7_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="10" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln7_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="9" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_82_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_82/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln7_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_76_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_out_out_0_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="6"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln7_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="10"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="C_out_out_0_load_76_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="6"/>
<pin id="135" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load_76/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="k_04_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_04 "/>
</bind>
</comp>

<comp id="143" class="1005" name="C_out_out_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="6"/>
<pin id="145" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="C_out_out_0 "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln7_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="155" class="1005" name="A_fifo_2_6_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_fifo_2_6_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="B_fifo_6_2_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_fifo_6_2_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_76_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="175" class="1005" name="mul_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="180" class="1005" name="C_out_out_0_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_out_out_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="50" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="56" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="123"><net_src comp="120" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="132"><net_src comp="78" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="42" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="146"><net_src comp="46" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="154"><net_src comp="99" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="50" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="163"><net_src comp="56" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="168"><net_src comp="116" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="173"><net_src comp="120" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="178"><net_src comp="82" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="183"><net_src comp="124" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_2_7 | {2 }
	Port: B_fifo_6_3 | {2 }
 - Input state : 
	Port: PE.30 : A_fifo_2_6 | {2 }
	Port: PE.30 : B_fifo_6_2 | {2 }
  - Chain level:
	State 1
		store_ln7 : 1
		k : 1
		icmp_ln7 : 2
		k_82 : 2
		br_ln7 : 3
		store_ln7 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
		add : 1
		ret_ln15 : 1
	State 8
	State 9
	State 10
	State 11
		store_ln7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_78         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_82         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|    add   |         k_82_fu_105        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln7_fu_99       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   | A_fifo_2_6_read_read_fu_50 |    0    |    0    |    0    |
|          | B_fifo_6_2_read_read_fu_56 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_62  |    0    |    0    |    0    |
|          |   write_ln174_write_fu_70  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   735   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| A_fifo_2_6_read_reg_155|   32   |
| B_fifo_6_2_read_reg_160|   32   |
|C_out_out_0_load_reg_180|   32   |
|   C_out_out_0_reg_143  |   32   |
|    icmp_ln7_reg_151    |    1   |
|      k_04_reg_136      |   10   |
|       mul_reg_175      |   32   |
|     tmp_76_reg_170     |   32   |
|       tmp_reg_165      |   32   |
+------------------------+--------+
|          Total         |   235  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_78 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   192  ||  4.764  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   735  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   583  |   762  |
+-----------+--------+--------+--------+--------+
