# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 3077
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$9_Y
  wire $auto$opt_reduce.cc:134:opt_mux$2870
  wire $auto$opt_reduce.cc:134:opt_mux$2874
  wire $auto$opt_reduce.cc:134:opt_mux$2876
  wire $auto$rtlil.cc:3097:Anyseq$2885
  wire $auto$rtlil.cc:3097:Anyseq$2887
  wire $auto$rtlil.cc:3097:Anyseq$2889
  wire $auto$rtlil.cc:3097:Anyseq$2891
  wire $auto$rtlil.cc:3097:Anyseq$2893
  wire $auto$rtlil.cc:3097:Anyseq$2895
  wire $auto$rtlil.cc:3097:Anyseq$2897
  wire $auto$rtlil.cc:3097:Anyseq$2899
  wire $auto$rtlil.cc:3097:Anyseq$2901
  wire $auto$rtlil.cc:3097:Anyseq$2903
  wire $auto$rtlil.cc:3097:Anyseq$2905
  wire $auto$rtlil.cc:3097:Anyseq$2907
  wire $auto$rtlil.cc:3097:Anyseq$2909
  wire $auto$rtlil.cc:3097:Anyseq$2911
  wire $auto$rtlil.cc:3097:Anyseq$2913
  wire $auto$rtlil.cc:3097:Anyseq$2915
  wire $auto$rtlil.cc:3097:Anyseq$2917
  wire $auto$rtlil.cc:3097:Anyseq$2919
  wire $auto$rtlil.cc:3097:Anyseq$2921
  wire $auto$rtlil.cc:3097:Anyseq$2923
  wire $auto$rtlil.cc:3097:Anyseq$2925
  wire $auto$rtlil.cc:3097:Anyseq$2927
  wire $auto$rtlil.cc:3097:Anyseq$2929
  wire $auto$rtlil.cc:3097:Anyseq$2931
  wire $auto$rtlil.cc:3097:Anyseq$2933
  wire $auto$rtlil.cc:3097:Anyseq$2935
  wire $auto$rtlil.cc:3097:Anyseq$2937
  wire $auto$rtlil.cc:3097:Anyseq$2939
  wire $auto$rtlil.cc:3097:Anyseq$2941
  wire $auto$rtlil.cc:3097:Anyseq$2943
  wire $auto$rtlil.cc:3097:Anyseq$2945
  wire $auto$rtlil.cc:3097:Anyseq$2947
  wire $auto$rtlil.cc:3097:Anyseq$2949
  wire $auto$rtlil.cc:3097:Anyseq$2951
  wire $auto$rtlil.cc:3097:Anyseq$2953
  wire $auto$rtlil.cc:3097:Anyseq$2955
  wire $auto$rtlil.cc:3097:Anyseq$2957
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2959
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2961
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2963
  wire $auto$rtlil.cc:3097:Anyseq$2965
  wire $auto$rtlil.cc:3097:Anyseq$2967
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2969
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2971
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2973
  wire $auto$rtlil.cc:3097:Anyseq$2975
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2977
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2979
  wire $auto$rtlil.cc:3097:Anyseq$2981
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2983
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2985
  wire $auto$rtlil.cc:3097:Anyseq$2987
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2989
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2991
  wire $auto$rtlil.cc:3097:Anyseq$2993
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2995
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2997
  wire $auto$rtlil.cc:3097:Anyseq$2999
  wire $auto$rtlil.cc:3097:Anyseq$3001
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3003
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3005
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3007
  wire $auto$rtlil.cc:3097:Anyseq$3009
  wire $auto$rtlil.cc:3097:Anyseq$3011
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3013
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3015
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3017
  wire $auto$rtlil.cc:3097:Anyseq$3019
  wire $auto$rtlil.cc:3097:Anyseq$3021
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3023
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3025
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3027
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3029
  wire $auto$rtlil.cc:3097:Anyseq$3031
  wire $auto$rtlil.cc:3097:Anyseq$3033
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3035
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3037
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3039
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3041
  wire $auto$rtlil.cc:3097:Anyseq$3043
  wire $auto$rtlil.cc:3097:Anyseq$3045
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3047
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3049
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3051
  wire $auto$rtlil.cc:3097:Anyseq$3053
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3055
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3057
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3059
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3061
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3063
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3065
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3067
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3069
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3071
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3073
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$2878
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:239.37-239.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2879
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:246.37-246.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2880
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:232.36-232.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $auto$wreduce.cc:454:run$2881
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:225.36-225.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $auto$wreduce.cc:454:run$2882
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$2883
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$3_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.14-156.37"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  wire $flatten\checker_inst.$procmux$1003_Y
  wire $flatten\checker_inst.$procmux$1008_Y
  wire $flatten\checker_inst.$procmux$1087_Y
  wire $flatten\checker_inst.$procmux$1092_Y
  wire $flatten\checker_inst.$procmux$1101_Y
  wire $flatten\checker_inst.$procmux$1106_Y
  wire $flatten\checker_inst.$procmux$1129_Y
  wire $flatten\checker_inst.$procmux$1134_Y
  wire $flatten\checker_inst.$procmux$508_Y
  wire $flatten\checker_inst.$procmux$516_Y
  wire $flatten\checker_inst.$procmux$524_Y
  wire $flatten\checker_inst.$procmux$532_Y
  wire $flatten\checker_inst.$procmux$585_Y
  wire $flatten\checker_inst.$procmux$594_Y
  wire $flatten\checker_inst.$procmux$612_Y
  wire $flatten\checker_inst.$procmux$630_Y
  wire $flatten\checker_inst.$procmux$709_Y
  wire $flatten\checker_inst.$procmux$714_Y
  wire $flatten\checker_inst.$procmux$723_Y
  wire $flatten\checker_inst.$procmux$728_Y
  wire $flatten\checker_inst.$procmux$751_Y
  wire $flatten\checker_inst.$procmux$756_Y
  wire $flatten\checker_inst.$procmux$835_Y
  wire $flatten\checker_inst.$procmux$840_Y
  wire $flatten\checker_inst.$procmux$849_Y
  wire $flatten\checker_inst.$procmux$854_Y
  wire $flatten\checker_inst.$procmux$877_Y
  wire $flatten\checker_inst.$procmux$882_Y
  wire $flatten\checker_inst.$procmux$961_Y
  wire $flatten\checker_inst.$procmux$966_Y
  wire $flatten\checker_inst.$procmux$975_Y
  wire $flatten\checker_inst.$procmux$980_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:51.41-51.58|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$add$insn_jal.v:51$255_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:49.54-49.80|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_jal.v:49$253_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:51.26-51.62|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_jal.v:51$256_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_ADDR[4:0]$292
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_DATA[31:0]$293
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_ADDR[4:0]$295
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_DATA[31:0]$296
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174.5-179.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\pc_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$5\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.51-119.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$283_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215.45-215.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 33 signed $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281.36-281.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281$329_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462.51-462.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$352_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$354_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$355_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$356_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158.38-158.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158$289_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.39-227.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$321_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.53-394.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$335_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.73-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$337_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$343_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$346_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$368_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.59-529.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$379_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.99-529.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$383_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.59-440.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$349_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$359_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$336_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$380_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$382_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$384_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$386_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$388_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.45-633.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$403_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.45-633.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178.33-178.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$307_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.57-183.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$310_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.57-184.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$313_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411.45-411.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.53-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.77-440.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$348_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.53-470.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$358_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.73-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$360_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591.52-591.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$396_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462.51-462.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$351_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.45-588.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$395_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274.36-274.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274$328_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485.94-485.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$363_Y
  wire $flatten\wrapper.\uut.$procmux$1182_CMP
  wire $flatten\wrapper.\uut.$procmux$1287_CMP
  wire $flatten\wrapper.\uut.$procmux$1426_CMP
  wire $flatten\wrapper.\uut.$procmux$1920_CMP
  wire $flatten\wrapper.\uut.$procmux$2066_CMP
  wire $flatten\wrapper.\uut.$procmux$2406_CMP
  wire $flatten\wrapper.\uut.$procmux$2559_CMP
  wire $flatten\wrapper.\uut.$procmux$2560_CMP
  wire $flatten\wrapper.\uut.$procmux$2562_CMP
  wire $flatten\wrapper.\uut.$procmux$2689_CMP
  wire $flatten\wrapper.\uut.$procmux$2690_CMP
  wire $flatten\wrapper.\uut.$procmux$2691_CMP
  wire $flatten\wrapper.\uut.$procmux$2692_CMP
  wire $flatten\wrapper.\uut.$procmux$2695_CMP
  wire $flatten\wrapper.\uut.$procmux$2702_CMP
  wire $flatten\wrapper.\uut.$procmux$2703_CMP
  wire $flatten\wrapper.\uut.$procmux$2704_CMP
  wire $flatten\wrapper.\uut.$procmux$2705_CMP
  wire $flatten\wrapper.\uut.$procmux$2706_CMP
  wire $flatten\wrapper.\uut.$procmux$2707_CMP
  wire $flatten\wrapper.\uut.$procmux$2719_CMP
  wire $flatten\wrapper.\uut.$procmux$2722_CMP
  wire $flatten\wrapper.\uut.$procmux$2723_CMP
  wire $flatten\wrapper.\uut.$procmux$2724_CMP
  wire $flatten\wrapper.\uut.$procmux$2725_CMP
  wire $flatten\wrapper.\uut.$procmux$2726_CMP
  wire $flatten\wrapper.\uut.$procmux$2727_CMP
  wire $flatten\wrapper.\uut.$procmux$2728_CMP
  wire $flatten\wrapper.\uut.$procmux$2729_CMP
  wire $flatten\wrapper.\uut.$procmux$2730_CMP
  wire $flatten\wrapper.\uut.$procmux$2774_CMP
  wire $flatten\wrapper.\uut.$procmux$2775_CMP
  wire $flatten\wrapper.\uut.$procmux$2776_CMP
  wire $flatten\wrapper.\uut.$procmux$2777_CMP
  wire $flatten\wrapper.\uut.$procmux$2778_CMP
  wire $flatten\wrapper.\uut.$procmux$2781_CMP
  wire $flatten\wrapper.\uut.$procmux$2784_CMP
  wire $flatten\wrapper.\uut.$procmux$2786_CMP
  wire $flatten\wrapper.\uut.$procmux$2787_CMP
  wire $flatten\wrapper.\uut.$procmux$2788_CMP
  wire $flatten\wrapper.\uut.$procmux$2789_CMP
  wire $flatten\wrapper.\uut.$procmux$2801_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259.36-259.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259$326_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.36-266.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$327_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.38-219.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$319_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411.44-411.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$340_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.51-420.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420$342_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485.41-485.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$365_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591.51-591.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$397_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.44-633.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$406_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.42-638.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$412_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645.51-645.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645$418_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.40-219.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$317_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.80-219.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$318_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253.36-253.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253$325_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582.50-582.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582$394_Y
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$2_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst halt"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:28.50-28.54"
  wire \checker_inst.halt
  attribute \hdlname "checker_inst insn"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:26.34-26.38"
  wire width 32 \checker_inst.insn
  attribute \hdlname "checker_inst insn_pma_x"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.8-92.18"
  wire \checker_inst.insn_pma_x
  attribute \hdlname "checker_inst insn_spec ialign16"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:43.8-43.16|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.ialign16
  attribute \hdlname "checker_inst insn_spec insn_imm"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:30.17-30.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.insn_imm
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:32.14-32.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \hdlname "checker_inst insn_spec insn_padding"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:29.17-29.29|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \hdlname "checker_inst insn_spec insn_rd"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:31.14-31.21|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \hdlname "checker_inst insn_spec misa_ok"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:39.8-39.15|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.misa_ok
  attribute \hdlname "checker_inst insn_spec next_pc"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:48.17-48.24|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.next_pc
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:5.25-5.34|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:9.25-9.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:6.25-6.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:7.25-7.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:8.25-8.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:4.41-4.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:22.25-22.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_addr
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:23.25-23.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_rmask
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:25.25-25.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_wdata
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:24.25-24.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_wmask
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:21.25-21.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_pc_wdata
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:19.41-19.53|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:20.25-20.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_rd_wdata
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:17.41-17.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:18.41-18.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \hdlname "checker_inst insn_spec spec_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:16.41-16.50|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_trap
  attribute \hdlname "checker_inst insn_spec spec_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:15.41-15.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_valid
  attribute \hdlname "checker_inst intr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:29.50-29.54"
  wire \checker_inst.intr
  attribute \hdlname "checker_inst mem_access_fault"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.8-118.24"
  wire \checker_inst.mem_access_fault
  attribute \hdlname "checker_inst mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:39.34-39.42"
  wire width 32 \checker_inst.mem_addr
  attribute \hdlname "checker_inst mem_log2len"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:94.14-94.25"
  wire width 2 \checker_inst.mem_log2len
  attribute \hdlname "checker_inst mem_pma_r"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.20-92.29"
  wire \checker_inst.mem_pma_r
  attribute \hdlname "checker_inst mem_pma_w"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.31-92.40"
  wire \checker_inst.mem_pma_w
  attribute \hdlname "checker_inst mem_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:42.34-42.43"
  wire width 32 \checker_inst.mem_rdata
  attribute \hdlname "checker_inst mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:40.34-40.43"
  wire width 4 \checker_inst.mem_rmask
  attribute \hdlname "checker_inst mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:43.34-43.43"
  wire width 32 \checker_inst.mem_wdata
  attribute \hdlname "checker_inst mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:41.34-41.43"
  wire width 4 \checker_inst.mem_wmask
  attribute \hdlname "checker_inst pc_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:36.34-36.42"
  wire width 32 \checker_inst.pc_rdata
  attribute \hdlname "checker_inst pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:37.34-37.42"
  wire width 32 \checker_inst.pc_wdata
  attribute \hdlname "checker_inst rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:34.50-34.57"
  wire width 5 \checker_inst.rd_addr
  attribute \hdlname "checker_inst rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:35.34-35.42"
  wire width 32 \checker_inst.rd_wdata
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:30.50-30.58"
  wire width 5 \checker_inst.rs1_addr
  attribute \hdlname "checker_inst rs1_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:32.34-32.43"
  wire width 32 \checker_inst.rs1_rdata
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.34-63.51"
  wire width 32 \checker_inst.rs1_rdata_or_zero
  attribute \hdlname "checker_inst rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:31.50-31.58"
  wire width 5 \checker_inst.rs2_addr
  attribute \hdlname "checker_inst rs2_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:33.34-33.43"
  wire width 32 \checker_inst.rs2_rdata
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.34-64.51"
  wire width 32 \checker_inst.rs2_rdata_or_zero
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.876-17.889"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.919-17.933"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1048-17.1062"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.962-17.976"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.205-17.214"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \hdlname "checker_inst spec_mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:58.34-58.47"
  wire width 32 \checker_inst.spec_mem_addr
  attribute \hdlname "checker_inst spec_mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:59.34-59.48"
  wire width 4 \checker_inst.spec_mem_rmask
  attribute \hdlname "checker_inst spec_mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:61.34-61.48"
  wire width 32 \checker_inst.spec_mem_wdata
  attribute \hdlname "checker_inst spec_mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:60.34-60.48"
  wire width 4 \checker_inst.spec_mem_wmask
  attribute \hdlname "checker_inst spec_pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:57.34-57.47"
  wire width 32 \checker_inst.spec_pc_wdata
  attribute \hdlname "checker_inst spec_rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:55.50-55.62"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \hdlname "checker_inst spec_rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:56.34-56.47"
  wire width 32 \checker_inst.spec_rd_wdata
  attribute \hdlname "checker_inst spec_rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:53.50-53.63"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \hdlname "checker_inst spec_rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:54.50-54.63"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \hdlname "checker_inst spec_trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:52.50-52.59"
  wire \checker_inst.spec_trap
  attribute \hdlname "checker_inst spec_valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:51.50-51.60"
  wire \checker_inst.spec_valid
  attribute \hdlname "checker_inst trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:27.50-27.54"
  wire \checker_inst.trap
  attribute \hdlname "checker_inst valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.19-25.24"
  wire \checker_inst.valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.25-11.29"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:2.16-2.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:8.29-8.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.25-7.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.31-13.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:3.16-3.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.269-4.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.149-4.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.329-4.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.449-4.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.893-4.906"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1025-4.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.937-4.951"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1069-4.1083"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.981-4.995"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.389-4.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.105-4.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.805-4.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.849-4.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.717-4.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.761-4.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.509-4.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.613-4.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.569-4.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.657-4.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.209-4.218"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.45-4.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:9.25-9.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:26.17-26.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:79.18-79.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:79.28-79.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:17.11-17.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut carry"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:206.11-206.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.carry
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:3.25-3.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:380.24-380.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.18-75.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:378.17-378.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:379.17-379.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.18-76.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:24.17-24.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:5.25-5.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.18-73.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:25.17-25.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut o_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:16.11-16.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.o_flag
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28.17-28.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:8.25-8.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.18-77.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.27-77.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.17-21.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_addr_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.11-95.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rd_addr_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:6.25-6.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.27-76.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:22.17-22.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:4.25-4.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.17-74.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.28-75.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.30-74.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.45-74.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:18.11-18.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.272-12.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.152-12.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.332-12.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.452-12.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.896-12.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1028-12.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.940-12.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1072-12.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.984-12.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.392-12.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.108-12.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.808-12.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.852-12.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.720-12.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.764-12.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.512-12.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.616-12.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.572-12.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.660-12.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.212-12.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.48-12.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:19.11-19.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:20.11-20.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.18-78.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.30-78.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.38-77.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:10.25-10.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:7.25-7.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:12.25-12.32"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.24-10.29"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$2883 [0]
    connect \Y $add$rvfi_testbench.sv:36$9_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$4
    connect \A $eq$rvfi_testbench.sv:29$3_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$3074
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$9_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109.5-123.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3075
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$283_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109.5-123.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3076
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \checker_inst.pc_wdata
    connect \Q \wrapper.uut.pc
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2560_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2870
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2562_CMP $flatten\wrapper.\uut.$procmux$2560_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2874
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2692_CMP $flatten\wrapper.\uut.$procmux$2689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2876
  end
  cell $anyseq $auto$setundef.cc:501:execute$2884
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2885
  end
  cell $anyseq $auto$setundef.cc:501:execute$2886
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2887
  end
  cell $anyseq $auto$setundef.cc:501:execute$2888
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2889
  end
  cell $anyseq $auto$setundef.cc:501:execute$2890
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2891
  end
  cell $anyseq $auto$setundef.cc:501:execute$2892
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2893
  end
  cell $anyseq $auto$setundef.cc:501:execute$2894
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2895
  end
  cell $anyseq $auto$setundef.cc:501:execute$2896
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2897
  end
  cell $anyseq $auto$setundef.cc:501:execute$2898
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2899
  end
  cell $anyseq $auto$setundef.cc:501:execute$2900
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2901
  end
  cell $anyseq $auto$setundef.cc:501:execute$2902
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2903
  end
  cell $anyseq $auto$setundef.cc:501:execute$2904
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2905
  end
  cell $anyseq $auto$setundef.cc:501:execute$2906
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2907
  end
  cell $anyseq $auto$setundef.cc:501:execute$2908
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2909
  end
  cell $anyseq $auto$setundef.cc:501:execute$2910
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2911
  end
  cell $anyseq $auto$setundef.cc:501:execute$2912
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2913
  end
  cell $anyseq $auto$setundef.cc:501:execute$2914
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2915
  end
  cell $anyseq $auto$setundef.cc:501:execute$2916
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2917
  end
  cell $anyseq $auto$setundef.cc:501:execute$2918
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2919
  end
  cell $anyseq $auto$setundef.cc:501:execute$2920
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2921
  end
  cell $anyseq $auto$setundef.cc:501:execute$2922
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2923
  end
  cell $anyseq $auto$setundef.cc:501:execute$2924
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2925
  end
  cell $anyseq $auto$setundef.cc:501:execute$2926
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2927
  end
  cell $anyseq $auto$setundef.cc:501:execute$2928
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2929
  end
  cell $anyseq $auto$setundef.cc:501:execute$2930
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2931
  end
  cell $anyseq $auto$setundef.cc:501:execute$2932
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2933
  end
  cell $anyseq $auto$setundef.cc:501:execute$2934
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2935
  end
  cell $anyseq $auto$setundef.cc:501:execute$2936
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2937
  end
  cell $anyseq $auto$setundef.cc:501:execute$2938
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2939
  end
  cell $anyseq $auto$setundef.cc:501:execute$2940
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2941
  end
  cell $anyseq $auto$setundef.cc:501:execute$2942
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2943
  end
  cell $anyseq $auto$setundef.cc:501:execute$2944
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2945
  end
  cell $anyseq $auto$setundef.cc:501:execute$2946
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2947
  end
  cell $anyseq $auto$setundef.cc:501:execute$2948
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2949
  end
  cell $anyseq $auto$setundef.cc:501:execute$2950
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2951
  end
  cell $anyseq $auto$setundef.cc:501:execute$2952
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2953
  end
  cell $anyseq $auto$setundef.cc:501:execute$2954
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2955
  end
  cell $anyseq $auto$setundef.cc:501:execute$2956
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2957
  end
  cell $anyseq $auto$setundef.cc:501:execute$2958
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2959
  end
  cell $anyseq $auto$setundef.cc:501:execute$2960
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2961
  end
  cell $anyseq $auto$setundef.cc:501:execute$2962
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2963
  end
  cell $anyseq $auto$setundef.cc:501:execute$2964
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2965
  end
  cell $anyseq $auto$setundef.cc:501:execute$2966
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2967
  end
  cell $anyseq $auto$setundef.cc:501:execute$2968
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2969
  end
  cell $anyseq $auto$setundef.cc:501:execute$2970
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2971
  end
  cell $anyseq $auto$setundef.cc:501:execute$2972
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2973
  end
  cell $anyseq $auto$setundef.cc:501:execute$2974
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2975
  end
  cell $anyseq $auto$setundef.cc:501:execute$2976
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2977
  end
  cell $anyseq $auto$setundef.cc:501:execute$2978
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2979
  end
  cell $anyseq $auto$setundef.cc:501:execute$2980
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2981
  end
  cell $anyseq $auto$setundef.cc:501:execute$2982
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2983
  end
  cell $anyseq $auto$setundef.cc:501:execute$2984
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2985
  end
  cell $anyseq $auto$setundef.cc:501:execute$2986
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2987
  end
  cell $anyseq $auto$setundef.cc:501:execute$2988
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2989
  end
  cell $anyseq $auto$setundef.cc:501:execute$2990
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2991
  end
  cell $anyseq $auto$setundef.cc:501:execute$2992
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2993
  end
  cell $anyseq $auto$setundef.cc:501:execute$2994
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2995
  end
  cell $anyseq $auto$setundef.cc:501:execute$2996
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2997
  end
  cell $anyseq $auto$setundef.cc:501:execute$2998
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2999
  end
  cell $anyseq $auto$setundef.cc:501:execute$3000
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3001
  end
  cell $anyseq $auto$setundef.cc:501:execute$3002
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3003
  end
  cell $anyseq $auto$setundef.cc:501:execute$3004
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3005
  end
  cell $anyseq $auto$setundef.cc:501:execute$3006
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3007
  end
  cell $anyseq $auto$setundef.cc:501:execute$3008
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3009
  end
  cell $anyseq $auto$setundef.cc:501:execute$3010
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3011
  end
  cell $anyseq $auto$setundef.cc:501:execute$3012
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3013
  end
  cell $anyseq $auto$setundef.cc:501:execute$3014
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3015
  end
  cell $anyseq $auto$setundef.cc:501:execute$3016
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3017
  end
  cell $anyseq $auto$setundef.cc:501:execute$3018
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3019
  end
  cell $anyseq $auto$setundef.cc:501:execute$3020
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3021
  end
  cell $anyseq $auto$setundef.cc:501:execute$3022
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3023
  end
  cell $anyseq $auto$setundef.cc:501:execute$3024
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3025
  end
  cell $anyseq $auto$setundef.cc:501:execute$3026
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3027
  end
  cell $anyseq $auto$setundef.cc:501:execute$3028
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3029
  end
  cell $anyseq $auto$setundef.cc:501:execute$3030
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3031
  end
  cell $anyseq $auto$setundef.cc:501:execute$3032
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3033
  end
  cell $anyseq $auto$setundef.cc:501:execute$3034
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3035
  end
  cell $anyseq $auto$setundef.cc:501:execute$3036
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3037
  end
  cell $anyseq $auto$setundef.cc:501:execute$3038
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3039
  end
  cell $anyseq $auto$setundef.cc:501:execute$3040
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3041
  end
  cell $anyseq $auto$setundef.cc:501:execute$3042
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3043
  end
  cell $anyseq $auto$setundef.cc:501:execute$3044
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3045
  end
  cell $anyseq $auto$setundef.cc:501:execute$3046
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3047
  end
  cell $anyseq $auto$setundef.cc:501:execute$3048
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3049
  end
  cell $anyseq $auto$setundef.cc:501:execute$3050
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3051
  end
  cell $anyseq $auto$setundef.cc:501:execute$3052
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3053
  end
  cell $anyseq $auto$setundef.cc:501:execute$3054
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3055
  end
  cell $anyseq $auto$setundef.cc:501:execute$3056
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3057
  end
  cell $anyseq $auto$setundef.cc:501:execute$3058
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3059
  end
  cell $anyseq $auto$setundef.cc:501:execute$3060
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3061
  end
  cell $anyseq $auto$setundef.cc:501:execute$3062
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3063
  end
  cell $anyseq $auto$setundef.cc:501:execute$3064
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3065
  end
  cell $anyseq $auto$setundef.cc:501:execute$3066
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3067
  end
  cell $anyseq $auto$setundef.cc:501:execute$3068
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3069
  end
  cell $anyseq $auto$setundef.cc:501:execute$3070
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3071
  end
  cell $anyseq $auto$setundef.cc:501:execute$3072
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3073
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$2_wire
    connect \Y $eq$rvfi_testbench.sv:29$3_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'10100
    connect \Y \checker_inst.check
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.57-134.18"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:133$216
    connect \A $auto$rtlil.cc:3097:Anyseq$2885
    connect \EN 1'0
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.24-144.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:143$220
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.24-147.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:146$221
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:154.42-156.38"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:154$224
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.39-157.40"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:156$225
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.41-158.76"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:157$226
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$230
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$235
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$240
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$245
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$231
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$236
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$241
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$246
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:176.9-178.31"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$248
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.30-131.23"
  cell $assume $flatten\checker_inst.$assume$rvfi_insn_check.sv:130$215
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rs1_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.14-156.37"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \B \checker_inst.rd_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_rd_wdata
    connect \B \checker_inst.rd_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_pc_wdata
    connect \B \checker_inst.pc_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [7:0]
    connect \B \checker_inst.mem_wdata [7:0]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [15:8]
    connect \B \checker_inst.mem_wdata [15:8]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [23:16]
    connect \B \checker_inst.mem_wdata [23:16]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [31:24]
    connect \B \checker_inst.mem_wdata [31:24]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_trap
    connect \B \checker_inst.trap
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.check
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.rvfi_valid
    connect \Y \checker_inst.valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.reset
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1003
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2887
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1003_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1008
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1003_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2889
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1008_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1013
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2891
    connect \B $flatten\checker_inst.$procmux$1008_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1101
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2893
    connect \B \checker_inst.rvfi_mem_rmask [3]
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1101_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1106
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1101_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2895
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1106_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1111
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2897
    connect \B $flatten\checker_inst.$procmux$1106_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1115
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1087_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1120
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1087_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1092_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1125
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1092_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1129
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2899
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1129_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1134
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1129_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2901
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1134_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1139
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2903
    connect \B $flatten\checker_inst.$procmux$1134_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1167
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1173
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2905
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$457
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2907
    connect \B \checker_inst.spec_valid
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$508
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$508_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$508_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$516
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2909
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$516_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$521
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2911
    connect \B $flatten\checker_inst.$procmux$516_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$524_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$529
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$524_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2913
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$532_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$537
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2915
    connect \B $flatten\checker_inst.$procmux$532_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$585
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$585_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$585_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$594
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2917
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$594_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$599
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2919
    connect \B $flatten\checker_inst.$procmux$594_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$612
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2921
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$612_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$617
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2923
    connect \B $flatten\checker_inst.$procmux$612_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$630
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2925
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$630_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$635
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2927
    connect \B $flatten\checker_inst.$procmux$630_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$709
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$709_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$714
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$709_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$714_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$714_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$723
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2929
    connect \B \checker_inst.rvfi_mem_rmask [0]
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$723_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$728
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$723_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2931
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$728_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$733
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2933
    connect \B $flatten\checker_inst.$procmux$728_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$751
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2935
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$751_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$756
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$751_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2937
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$756_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$761
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2939
    connect \B $flatten\checker_inst.$procmux$756_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$835
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$835_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$840
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$835_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$840_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$845
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$840_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$849
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2941
    connect \B \checker_inst.rvfi_mem_rmask [1]
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$849_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$854
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$849_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2943
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$854_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$859
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2945
    connect \B $flatten\checker_inst.$procmux$854_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$877
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2947
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$877_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$882
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$877_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2949
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$882_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$887
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2951
    connect \B $flatten\checker_inst.$procmux$882_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$961
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$961_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$966
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$961_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$966_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$971
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$966_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$975
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2953
    connect \B \checker_inst.rvfi_mem_rmask [2]
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$975_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$980
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$975_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2955
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$980_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$985
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2957
    connect \B $flatten\checker_inst.$procmux$980_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:48.27-48.51|rvfi_insn_check.sv:66.17-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_jal.v:48$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 }
    connect \Y \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:51.41-51.58|rvfi_insn_check.sv:66.17-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_jal.v:51$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 3'100
    connect \Y $flatten\checker_inst.\insn_spec.$add$insn_jal.v:51$255_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:49.54-49.80|rvfi_insn_check.sv:66.17-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_jal.v:49$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'1101111
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_jal.v:49$253_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:49.23-49.80|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_jal.v:49$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_jal.v:49$253_Y
    connect \Y \checker_inst.spec_valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:53.55-53.72|rvfi_insn_check.sv:66.17-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$ne$insn_jal.v:53$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_pc_wdata [1:0]
    connect \Y \checker_inst.spec_trap
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:51.26-51.62|rvfi_insn_check.sv:66.17-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_jal.v:51$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_jal.v:51$256_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_jal.v:51.26-51.62|rvfi_insn_check.sv:66.17-90.4"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_jal.v:51$257
    parameter \WIDTH 32
    connect \A 0
    connect \B $flatten\checker_inst.\insn_spec.$add$insn_jal.v:51$255_Y
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_jal.v:51$256_Y
    connect \Y \checker_inst.spec_rd_wdata
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$263
    parameter \WIDTH 32
    connect \Y \wrapper.uut.instr
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$264
    parameter \WIDTH 32
    connect \Y \checker_inst.mem_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.51-119.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$283_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215.45-215.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:85.24-85.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:85$272
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 4'0100
    connect \Y \wrapper.uut.pc_plus_4
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:90.37-90.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:90$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B \wrapper.uut.imm_ext
    connect \Y \wrapper.uut.target
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281.36-281.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281$329_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462.51-462.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$351_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$352_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$351_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$354_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$354_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$355_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464.46-464.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$355_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$356_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158.38-158.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rd_addr
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158$289_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.39-227.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$2882
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$321_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.53-394.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$335_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.73-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$337_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$343_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$346_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$368_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.59-529.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$379_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.99-529.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$383_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$343_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.59-440.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$348_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$349_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$346_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$349_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$358_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$359_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$359_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$360_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$368_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$349_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$388_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$335_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$336_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$336_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$337_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$343_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$379_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$380_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$380_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$382_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$382_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$383_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$384_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$384_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$335_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$386_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.39-529.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$386_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$337_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$388_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$379_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.45-633.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
    connect \B \wrapper.uut.o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$403_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.45-633.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$403_Y
    connect \B \wrapper.uut.carry
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:239.37-239.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:239$323
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2879 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:246.37-246.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:246$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2880 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411.45-411.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.addr [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.53-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$344_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.77-440.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \B 6'100000
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$348_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.53-470.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$358_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.73-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$360_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591.52-591.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \checker_inst.pc_wdata [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$396_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37.25-37.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462.51-462.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$351_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.45-588.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$395_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274.36-274.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274$328_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485.94-485.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$363_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1179
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645$418_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1182_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$1182_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1195
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2959
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1215
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$2961
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1235
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$2963
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1243
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$412_Y
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1251
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2965
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1259
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2967
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.33-616.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:616.29-646.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1267
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$406_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$357_Y
    connect \Y $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1284
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$397_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1287_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$1287_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1304
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$395_Y 1'0 \wrapper.uut.instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2969
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1326
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$2971
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1348
    parameter \WIDTH 3
    connect \A 3'100
    connect \B $auto$rtlil.cc:3097:Anyseq$2973
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1358
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582$394_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $auto$wreduce.cc:454:run$2878 [0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2975
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.33-560.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560.29-592.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1406
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:560$393_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
    connect \Y $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1426_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$1426_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1451
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2977
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
    connect \Y $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1516
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$2979
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
    connect \Y $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1549
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2981
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
    connect \Y $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.38-529.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1583
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$390_Y
    connect \Y $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.38-515.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1616
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.38-515.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1644
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2983
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.38-515.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1700
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2985
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.38-515.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1728
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2987
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.38-515.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:515.34-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1756
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.29-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1784
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
    connect \Y $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.29-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1806
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2989
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
    connect \Y $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.29-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1850
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2991
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
    connect \Y $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.29-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1872
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2993
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
    connect \Y $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.33-501.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501.29-554.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1894
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:501$372_Y
    connect \Y $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1917
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420$342_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1920_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$1920_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1941
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2995
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1965
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$2997
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2012
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2999
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2024
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3001
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.33-470.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.29-496.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2047
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$365_Y
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$361_Y
    connect \Y $flatten\wrapper.\uut.$5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2060
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2092
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:464$356_Y \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3003
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2122
    parameter \WIDTH 3
    connect \A { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:462$352_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$3005
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2152
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3007
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2183
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3009
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2199
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3011
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.38-440.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440.34-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2215
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350_Y
    connect \Y $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2246
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2272
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3013
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2298
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3015
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2324
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3017
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2350
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3019
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2363
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3021
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.33-426.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426.29-465.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2376
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2403
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420$342_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2406_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2406_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2431
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3023
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2445
    parameter \WIDTH 3
    connect \A \wrapper.uut.instr [14:12]
    connect \B $auto$rtlil.cc:3097:Anyseq$3025
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2459
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3027
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2485
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $auto$rtlil.cc:3097:Anyseq$3029
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2512
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3031
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3033
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.33-394.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394.29-421.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2540
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$340_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$338_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2558
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$397_Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1920_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$2562_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $auto$opt_reduce.cc:134:opt_mux$2870 }
    connect \Y \checker_inst.trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2559_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$2559_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$2560_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2562_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$2562_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2580
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$3035
    connect \B { $flatten\wrapper.\uut.$2\alu_ctrl[3:0] $flatten\wrapper.\uut.$3\alu_ctrl[3:0] $flatten\wrapper.\uut.$5\alu_ctrl[3:0] $flatten\wrapper.\uut.$6\alu_ctrl[3:0] $flatten\wrapper.\uut.$9\alu_ctrl[3:0] $flatten\wrapper.\uut.$10\alu_ctrl[3:0] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1920_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y \wrapper.uut.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2591
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3037
    connect \B $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
    connect \S $flatten\wrapper.\uut.$procmux$2406_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2599
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3039
    connect \B { $flatten\wrapper.\uut.$2\imm_sel[2:0] $flatten\wrapper.\uut.$3\imm_sel[2:0] $flatten\wrapper.\uut.$5\imm_sel[2:0] $flatten\wrapper.\uut.$9\imm_sel[2:0] 3'100 $flatten\wrapper.\uut.$10\imm_sel[2:0] 3'101 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1920_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$2562_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $auto$opt_reduce.cc:134:opt_mux$2870 }
    connect \Y \wrapper.uut.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2620
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3041
    connect \B { $flatten\wrapper.\uut.$2\rd_data_sel[2:0] $flatten\wrapper.\uut.$3\rd_data_sel[2:0] $flatten\wrapper.\uut.$6\rd_data_sel[2:0] $flatten\wrapper.\uut.$9\rd_data_sel[2:0] 3'010 $flatten\wrapper.\uut.$10\rd_data_sel[2:0] 6'011000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$2562_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $flatten\wrapper.\uut.$procmux$2560_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y \wrapper.uut.rd_data_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2633
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $auto$wreduce.cc:454:run$2878 [0] 2'01 $flatten\wrapper.\uut.$10\pc_sel[1:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$2562_CMP $flatten\wrapper.\uut.$procmux$1182_CMP }
    connect \Y \wrapper.uut.pc_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2642
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3043
    connect \B { $flatten\wrapper.\uut.$2\src_2_sel[0:0] $flatten\wrapper.\uut.$3\src_2_sel[0:0] $flatten\wrapper.\uut.$5\src_2_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_2_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1920_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y \wrapper.uut.src_2_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2651
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3045
    connect \B { $flatten\wrapper.\uut.$2\src_1_sel[0:0] $flatten\wrapper.\uut.$3\src_1_sel[0:0] $flatten\wrapper.\uut.$5\src_1_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_1_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1920_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1287_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $flatten\wrapper.\uut.$procmux$2559_CMP }
    connect \Y \wrapper.uut.src_1_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2660
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$3\rf_wr_en[0:0] $flatten\wrapper.\uut.$6\rf_wr_en[0:0] $flatten\wrapper.\uut.$10\rf_wr_en[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2406_CMP $flatten\wrapper.\uut.$procmux$2066_CMP $flatten\wrapper.\uut.$procmux$1426_CMP $flatten\wrapper.\uut.$procmux$1182_CMP $auto$opt_reduce.cc:134:opt_mux$2874 }
    connect \Y \wrapper.uut.rf_wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2673
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$5\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$1920_CMP
    connect \Y \checker_inst.mem_wmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:391.9-693.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2685
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
    connect \S $flatten\wrapper.\uut.$procmux$1287_CMP
    connect \Y \wrapper.uut.rd_addr_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:348.9-355.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2688
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 12'001111110001
    connect \S { $flatten\wrapper.\uut.$procmux$2691_CMP $flatten\wrapper.\uut.$procmux$2690_CMP $auto$opt_reduce.cc:134:opt_mux$2876 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:348.9-355.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2689_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2689_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:348.9-355.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2690_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:348.9-355.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2691_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2691_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:348.9-355.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2692_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2692_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.9-344.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2694
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3047
    connect \B { \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7:0] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [15:0] \checker_inst.mem_rdata 24'000000000000000000000000 \checker_inst.mem_rdata [7:0] 16'0000000000000000 \checker_inst.mem_rdata [15:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2692_CMP $flatten\wrapper.\uut.$procmux$2691_CMP $flatten\wrapper.\uut.$procmux$2690_CMP $flatten\wrapper.\uut.$procmux$2689_CMP $flatten\wrapper.\uut.$procmux$2695_CMP }
    connect \Y \wrapper.uut.rd_data_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.9-344.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2695_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2695_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2701
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3049
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] 27'000000000000000000000000000 \wrapper.uut.instr [24:20] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 \wrapper.uut.instr [31:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2707_CMP $flatten\wrapper.\uut.$procmux$2706_CMP $flatten\wrapper.\uut.$procmux$2705_CMP $flatten\wrapper.\uut.$procmux$2704_CMP $flatten\wrapper.\uut.$procmux$2703_CMP $flatten\wrapper.\uut.$procmux$2702_CMP }
    connect \Y \wrapper.uut.imm_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2702_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2702_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2703_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2703_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2704_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2704_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2705_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2705_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2706_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2706_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:310.9-318.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2707_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2707_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2718
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316_Y [32]
    connect \S $flatten\wrapper.\uut.$procmux$2719_CMP
    connect \Y \wrapper.uut.carry
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2719_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2719_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2721
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3051
    connect \B { $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316_Y [31:0] $auto$wreduce.cc:454:run$2882 $auto$wreduce.cc:454:run$2881 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2879 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2880 [0] $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253$325_Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259$326_Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$327_Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274$328_Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:281$329_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$2719_CMP $flatten\wrapper.\uut.$procmux$2730_CMP $flatten\wrapper.\uut.$procmux$2729_CMP $flatten\wrapper.\uut.$procmux$2728_CMP $flatten\wrapper.\uut.$procmux$2727_CMP $flatten\wrapper.\uut.$procmux$2726_CMP $flatten\wrapper.\uut.$procmux$2725_CMP $flatten\wrapper.\uut.$procmux$2724_CMP $flatten\wrapper.\uut.$procmux$2723_CMP $flatten\wrapper.\uut.$procmux$2722_CMP }
    connect \Y \wrapper.uut.addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2722_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$procmux$2722_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2723_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2723_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2724_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.$procmux$2724_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2725_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2725_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2726_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2726_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2727_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2727_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2728_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2728_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2729_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2729_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2730_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2730_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$319_Y
    connect \S $flatten\wrapper.\uut.$procmux$2719_CMP
    connect \Y \wrapper.uut.o_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:212.9-290.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2750
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3053
    connect \B { $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$321_Y $auto$wreduce.cc:454:run$2879 [0] $auto$wreduce.cc:454:run$2880 [0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2730_CMP $flatten\wrapper.\uut.$procmux$2728_CMP $flatten\wrapper.\uut.$procmux$2727_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2758
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3055
    connect \B \checker_inst.rd_wdata
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_DATA[31:0]$293
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2761
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3057
    connect \B \checker_inst.rd_addr
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_ADDR[4:0]$292
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2764
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2767
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$307_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$3059
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_DATA[31:0]$296
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.13-175.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:175.9-178.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2770
    parameter \WIDTH 5
    connect \A \checker_inst.rd_addr
    connect \B $auto$rtlil.cc:3097:Anyseq$3061
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_ADDR[4:0]$295
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2773
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3063
    connect \B { \wrapper.uut.addr \wrapper.uut.rd_data_ext \wrapper.uut.pc_plus_4 \wrapper.uut.imm_ext 32'00000000000000000000000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2778_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$2776_CMP $flatten\wrapper.\uut.$procmux$2775_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y \wrapper.uut.rf_dst_data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2774_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2775_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2776_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2777_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:155.9-164.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2778_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2779
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3065
    connect \B { \checker_inst.mem_wdata \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$2781_CMP \wrapper.uut.src_2_sel }
    connect \Y \wrapper.uut.alu_in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_2_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2781_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.9-142.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2782
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3067
    connect \B { \checker_inst.rs1_rdata \wrapper.uut.pc }
    connect \S { $flatten\wrapper.\uut.$procmux$2784_CMP \wrapper.uut.src_1_sel }
    connect \Y \wrapper.uut.alu_in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.9-142.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_1_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2784_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.9-133.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2785
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3069
    connect \B { \wrapper.uut.pc_plus_4 \wrapper.uut.target \wrapper.uut.addr \wrapper.uut.addr [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2789_CMP $flatten\wrapper.\uut.$procmux$2788_CMP $flatten\wrapper.\uut.$procmux$2787_CMP $flatten\wrapper.\uut.$procmux$2786_CMP }
    connect \Y \checker_inst.pc_wdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.9-133.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2786_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.9-133.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2787_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.9-133.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2788_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.9-133.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2789_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.9-101.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2799
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3071
    connect \B { \wrapper.uut.instr [11:7] 5'00000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2801_CMP \wrapper.uut.rd_addr_sel }
    connect \Y \checker_inst.rd_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.9-101.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2801_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_addr_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2801_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:232.36-232.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shl $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:232$322
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $auto$wreduce.cc:454:run$2881
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259.36-259.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shr $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259$326
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259$326_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.36-266.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sshr $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$327
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$327_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:225.36-225.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sub $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:225$320
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2882
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176.33-176.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$306
    parameter \WIDTH 32
    connect \A \wrapper.uut.rf_dst_data
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158$289_Y
    connect \Y \checker_inst.rd_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.22-183.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$311
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$310_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y \checker_inst.rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.22-184.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$314
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$313_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y \checker_inst.mem_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.38-219.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$319
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$318_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$317_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$319_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:29.21-29.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:29$268
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411.44-411.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$340
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$340_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.51-420.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420$342
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420$342_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485.41-485.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$365
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [13] \wrapper.uut.instr [13] $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$363_Y 1'1 }
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:411$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:485$365_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591.51-591.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$397
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$396_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:591$397_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633.44-633.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$406
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$406_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.42-638.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$412
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$412_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645.51-645.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645$418
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:633$405_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:645$418_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.40-219.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1 [31]
    connect \B \wrapper.uut.alu_in_2 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$317_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219.80-219.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$316_Y [31]
    connect \B \wrapper.uut.alu_in_1 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:219$318_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253.36-253.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253$325_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582.50-582.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:582$394_Y
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.21"
  cell $lt $lt$rvfi_testbench.sv:41$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 1'1
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$2883 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$6
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:171.18-171.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mem_v2 \wrapper.uut.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \checker_inst.rd_addr \wrapper.uut.instr [19:15] \wrapper.uut.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$3073
    connect \RD_DATA { $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$307_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$310_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$313_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_ADDR[4:0]$295 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_ADDR[4:0]$292 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_DATA[31:0]$296 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_DATA[31:0]$293 }
    connect \WR_EN { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] }
  end
  connect $auto$wreduce.cc:454:run$2878 [1] 1'0
  connect $auto$wreduce.cc:454:run$2879 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2880 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2883 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$265_EN[31:0]$294 [31] }
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$266_EN[31:0]$297 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.uut.instr
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.ialign16 1'0
  connect \checker_inst.insn_spec.insn_imm { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 }
  connect \checker_inst.insn_spec.insn_opcode \wrapper.uut.instr [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.next_pc \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.insn_spec.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.insn_spec.rvfi_rs1_rdata 0
  connect \checker_inst.insn_spec.rvfi_rs2_rdata 0
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr 0
  connect \checker_inst.insn_spec.spec_mem_rmask 4'0000
  connect \checker_inst.insn_spec.spec_mem_wdata 0
  connect \checker_inst.insn_spec.spec_mem_wmask 4'0000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata \checker_inst.spec_rd_wdata
  connect \checker_inst.insn_spec.spec_rs1_addr 5'00000
  connect \checker_inst.insn_spec.spec_rs2_addr 5'00000
  connect \checker_inst.insn_spec.spec_trap \checker_inst.spec_trap
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr \wrapper.uut.addr
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rmask \checker_inst.rvfi_mem_rmask
  connect \checker_inst.pc_rdata \wrapper.uut.pc
  connect \checker_inst.rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rs1_rdata_or_zero 0
  connect \checker_inst.rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rs2_rdata_or_zero 0
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \wrapper.uut.addr
  connect \checker_inst.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \checker_inst.rd_addr
  connect \checker_inst.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_trap \checker_inst.trap
  connect \checker_inst.spec_mem_addr 0
  connect \checker_inst.spec_mem_rmask 4'0000
  connect \checker_inst.spec_mem_wdata 0
  connect \checker_inst.spec_mem_wmask 4'0000
  connect \checker_inst.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.spec_rs1_addr 5'00000
  connect \checker_inst.spec_rs2_addr 5'00000
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.uut.instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \wrapper.uut.addr
  connect \rvfi_mem_rdata \checker_inst.mem_rdata
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \checker_inst.mem_wdata
  connect \rvfi_mem_wmask \checker_inst.mem_wmask
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \checker_inst.rd_addr
  connect \rvfi_rd_wdata \checker_inst.rd_wdata
  connect \rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \rvfi_trap \checker_inst.trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.addr \wrapper.uut.addr
  connect \wrapper.clock \clock
  connect \wrapper.instr \wrapper.uut.instr
  connect \wrapper.pc \wrapper.uut.pc
  connect \wrapper.rd_data \checker_inst.mem_rdata
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.uut.instr
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_trap \checker_inst.trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.trap
  connect \wrapper.uut.dst_data \wrapper.uut.rf_dst_data
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 \wrapper.uut.instr [31:25]
  connect \wrapper.uut.pc_next \checker_inst.pc_wdata
  connect \wrapper.uut.rd_data \checker_inst.mem_rdata
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.rf_dst_addr \checker_inst.rd_addr
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn \wrapper.uut.instr
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.uut.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.uut.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.uut.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.uut.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_trap \checker_inst.trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.src_data_1 \checker_inst.rs1_rdata
  connect \wrapper.uut.src_data_2 \checker_inst.mem_wdata
  connect \wrapper.uut.wr_data \checker_inst.mem_wdata
  connect \wrapper.uut.wr_en \checker_inst.mem_wmask
  connect \wrapper.wr_data \checker_inst.mem_wdata
  connect \wrapper.wr_en \checker_inst.mem_wmask
end
