// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load_reload,
        col_sum_1_load_reload,
        col_sum_2_load_reload,
        col_sum_3_load_reload,
        col_sum_4_load_reload,
        col_sum_5_load_reload,
        col_sum_6_load_reload,
        col_sum_7_load_reload,
        col_sum_8_load_reload,
        col_sum_9_load_reload,
        col_sum_10_load_reload,
        col_sum_11_load_reload,
        col_sum_12_load_reload,
        col_sum_13_load_reload,
        col_sum_14_load_reload,
        col_sum_15_load_reload,
        col_sum_16_load_reload,
        col_sum_17_load_reload,
        col_sum_18_load_reload,
        col_sum_19_load_reload,
        col_sum_20_load_reload,
        col_sum_21_load_reload,
        col_sum_22_load_reload,
        col_sum_23_load_reload,
        col_sum_24_load_reload,
        col_sum_25_load_reload,
        col_sum_26_load_reload,
        col_sum_27_load_reload,
        col_sum_28_load_reload,
        col_sum_29_load_reload,
        col_sum_30_load_reload,
        col_sum_31_load_reload,
        col_sum_32_load_reload,
        col_sum_33_load_reload,
        col_sum_34_load_reload,
        col_sum_35_load_reload,
        col_sum_36_load_reload,
        col_sum_37_load_reload,
        col_sum_38_load_reload,
        col_sum_39_load_reload,
        col_sum_40_load_reload,
        col_sum_41_load_reload,
        col_sum_42_load_reload,
        col_sum_43_load_reload,
        col_sum_44_load_reload,
        col_sum_45_load_reload,
        col_sum_46_load_reload,
        col_sum_47_load_reload,
        col_sum_48_load_reload,
        col_sum_49_load_reload,
        col_sum_50_load_reload,
        col_sum_51_load_reload,
        col_sum_52_load_reload,
        col_sum_53_load_reload,
        col_sum_54_load_reload,
        col_sum_55_load_reload,
        col_sum_56_load_reload,
        col_sum_57_load_reload,
        col_sum_58_load_reload,
        col_sum_59_load_reload,
        col_sum_60_load_reload,
        col_sum_61_load_reload,
        col_sum_62_load_reload,
        col_sum_63_load_reload,
        scale_63_out,
        scale_63_out_ap_vld,
        scale_62_out,
        scale_62_out_ap_vld,
        scale_61_out,
        scale_61_out_ap_vld,
        scale_60_out,
        scale_60_out_ap_vld,
        scale_59_out,
        scale_59_out_ap_vld,
        scale_58_out,
        scale_58_out_ap_vld,
        scale_57_out,
        scale_57_out_ap_vld,
        scale_56_out,
        scale_56_out_ap_vld,
        scale_55_out,
        scale_55_out_ap_vld,
        scale_54_out,
        scale_54_out_ap_vld,
        scale_53_out,
        scale_53_out_ap_vld,
        scale_52_out,
        scale_52_out_ap_vld,
        scale_51_out,
        scale_51_out_ap_vld,
        scale_50_out,
        scale_50_out_ap_vld,
        scale_49_out,
        scale_49_out_ap_vld,
        scale_48_out,
        scale_48_out_ap_vld,
        scale_47_out,
        scale_47_out_ap_vld,
        scale_46_out,
        scale_46_out_ap_vld,
        scale_45_out,
        scale_45_out_ap_vld,
        scale_44_out,
        scale_44_out_ap_vld,
        scale_43_out,
        scale_43_out_ap_vld,
        scale_42_out,
        scale_42_out_ap_vld,
        scale_41_out,
        scale_41_out_ap_vld,
        scale_40_out,
        scale_40_out_ap_vld,
        scale_39_out,
        scale_39_out_ap_vld,
        scale_38_out,
        scale_38_out_ap_vld,
        scale_37_out,
        scale_37_out_ap_vld,
        scale_36_out,
        scale_36_out_ap_vld,
        scale_35_out,
        scale_35_out_ap_vld,
        scale_34_out,
        scale_34_out_ap_vld,
        scale_33_out,
        scale_33_out_ap_vld,
        scale_32_out,
        scale_32_out_ap_vld,
        scale_31_out,
        scale_31_out_ap_vld,
        scale_30_out,
        scale_30_out_ap_vld,
        scale_29_out,
        scale_29_out_ap_vld,
        scale_28_out,
        scale_28_out_ap_vld,
        scale_27_out,
        scale_27_out_ap_vld,
        scale_26_out,
        scale_26_out_ap_vld,
        scale_25_out,
        scale_25_out_ap_vld,
        scale_24_out,
        scale_24_out_ap_vld,
        scale_23_out,
        scale_23_out_ap_vld,
        scale_22_out,
        scale_22_out_ap_vld,
        scale_21_out,
        scale_21_out_ap_vld,
        scale_20_out,
        scale_20_out_ap_vld,
        scale_19_out,
        scale_19_out_ap_vld,
        scale_18_out,
        scale_18_out_ap_vld,
        scale_17_out,
        scale_17_out_ap_vld,
        scale_16_out,
        scale_16_out_ap_vld,
        scale_15_out,
        scale_15_out_ap_vld,
        scale_14_out,
        scale_14_out_ap_vld,
        scale_13_out,
        scale_13_out_ap_vld,
        scale_12_out,
        scale_12_out_ap_vld,
        scale_11_out,
        scale_11_out_ap_vld,
        scale_10_out,
        scale_10_out_ap_vld,
        scale_9_out,
        scale_9_out_ap_vld,
        scale_8_out,
        scale_8_out_ap_vld,
        scale_7_out,
        scale_7_out_ap_vld,
        scale_6_out,
        scale_6_out_ap_vld,
        scale_5_out,
        scale_5_out_ap_vld,
        scale_4_out,
        scale_4_out_ap_vld,
        scale_3_out,
        scale_3_out_ap_vld,
        scale_2_out,
        scale_2_out_ap_vld,
        scale_1_out,
        scale_1_out_ap_vld,
        scale_out,
        scale_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load_reload;
input  [23:0] col_sum_1_load_reload;
input  [23:0] col_sum_2_load_reload;
input  [23:0] col_sum_3_load_reload;
input  [23:0] col_sum_4_load_reload;
input  [23:0] col_sum_5_load_reload;
input  [23:0] col_sum_6_load_reload;
input  [23:0] col_sum_7_load_reload;
input  [23:0] col_sum_8_load_reload;
input  [23:0] col_sum_9_load_reload;
input  [23:0] col_sum_10_load_reload;
input  [23:0] col_sum_11_load_reload;
input  [23:0] col_sum_12_load_reload;
input  [23:0] col_sum_13_load_reload;
input  [23:0] col_sum_14_load_reload;
input  [23:0] col_sum_15_load_reload;
input  [23:0] col_sum_16_load_reload;
input  [23:0] col_sum_17_load_reload;
input  [23:0] col_sum_18_load_reload;
input  [23:0] col_sum_19_load_reload;
input  [23:0] col_sum_20_load_reload;
input  [23:0] col_sum_21_load_reload;
input  [23:0] col_sum_22_load_reload;
input  [23:0] col_sum_23_load_reload;
input  [23:0] col_sum_24_load_reload;
input  [23:0] col_sum_25_load_reload;
input  [23:0] col_sum_26_load_reload;
input  [23:0] col_sum_27_load_reload;
input  [23:0] col_sum_28_load_reload;
input  [23:0] col_sum_29_load_reload;
input  [23:0] col_sum_30_load_reload;
input  [23:0] col_sum_31_load_reload;
input  [23:0] col_sum_32_load_reload;
input  [23:0] col_sum_33_load_reload;
input  [23:0] col_sum_34_load_reload;
input  [23:0] col_sum_35_load_reload;
input  [23:0] col_sum_36_load_reload;
input  [23:0] col_sum_37_load_reload;
input  [23:0] col_sum_38_load_reload;
input  [23:0] col_sum_39_load_reload;
input  [23:0] col_sum_40_load_reload;
input  [23:0] col_sum_41_load_reload;
input  [23:0] col_sum_42_load_reload;
input  [23:0] col_sum_43_load_reload;
input  [23:0] col_sum_44_load_reload;
input  [23:0] col_sum_45_load_reload;
input  [23:0] col_sum_46_load_reload;
input  [23:0] col_sum_47_load_reload;
input  [23:0] col_sum_48_load_reload;
input  [23:0] col_sum_49_load_reload;
input  [23:0] col_sum_50_load_reload;
input  [23:0] col_sum_51_load_reload;
input  [23:0] col_sum_52_load_reload;
input  [23:0] col_sum_53_load_reload;
input  [23:0] col_sum_54_load_reload;
input  [23:0] col_sum_55_load_reload;
input  [23:0] col_sum_56_load_reload;
input  [23:0] col_sum_57_load_reload;
input  [23:0] col_sum_58_load_reload;
input  [23:0] col_sum_59_load_reload;
input  [23:0] col_sum_60_load_reload;
input  [23:0] col_sum_61_load_reload;
input  [23:0] col_sum_62_load_reload;
input  [23:0] col_sum_63_load_reload;
output  [23:0] scale_63_out;
output   scale_63_out_ap_vld;
output  [23:0] scale_62_out;
output   scale_62_out_ap_vld;
output  [23:0] scale_61_out;
output   scale_61_out_ap_vld;
output  [23:0] scale_60_out;
output   scale_60_out_ap_vld;
output  [23:0] scale_59_out;
output   scale_59_out_ap_vld;
output  [23:0] scale_58_out;
output   scale_58_out_ap_vld;
output  [23:0] scale_57_out;
output   scale_57_out_ap_vld;
output  [23:0] scale_56_out;
output   scale_56_out_ap_vld;
output  [23:0] scale_55_out;
output   scale_55_out_ap_vld;
output  [23:0] scale_54_out;
output   scale_54_out_ap_vld;
output  [23:0] scale_53_out;
output   scale_53_out_ap_vld;
output  [23:0] scale_52_out;
output   scale_52_out_ap_vld;
output  [23:0] scale_51_out;
output   scale_51_out_ap_vld;
output  [23:0] scale_50_out;
output   scale_50_out_ap_vld;
output  [23:0] scale_49_out;
output   scale_49_out_ap_vld;
output  [23:0] scale_48_out;
output   scale_48_out_ap_vld;
output  [23:0] scale_47_out;
output   scale_47_out_ap_vld;
output  [23:0] scale_46_out;
output   scale_46_out_ap_vld;
output  [23:0] scale_45_out;
output   scale_45_out_ap_vld;
output  [23:0] scale_44_out;
output   scale_44_out_ap_vld;
output  [23:0] scale_43_out;
output   scale_43_out_ap_vld;
output  [23:0] scale_42_out;
output   scale_42_out_ap_vld;
output  [23:0] scale_41_out;
output   scale_41_out_ap_vld;
output  [23:0] scale_40_out;
output   scale_40_out_ap_vld;
output  [23:0] scale_39_out;
output   scale_39_out_ap_vld;
output  [23:0] scale_38_out;
output   scale_38_out_ap_vld;
output  [23:0] scale_37_out;
output   scale_37_out_ap_vld;
output  [23:0] scale_36_out;
output   scale_36_out_ap_vld;
output  [23:0] scale_35_out;
output   scale_35_out_ap_vld;
output  [23:0] scale_34_out;
output   scale_34_out_ap_vld;
output  [23:0] scale_33_out;
output   scale_33_out_ap_vld;
output  [23:0] scale_32_out;
output   scale_32_out_ap_vld;
output  [23:0] scale_31_out;
output   scale_31_out_ap_vld;
output  [23:0] scale_30_out;
output   scale_30_out_ap_vld;
output  [23:0] scale_29_out;
output   scale_29_out_ap_vld;
output  [23:0] scale_28_out;
output   scale_28_out_ap_vld;
output  [23:0] scale_27_out;
output   scale_27_out_ap_vld;
output  [23:0] scale_26_out;
output   scale_26_out_ap_vld;
output  [23:0] scale_25_out;
output   scale_25_out_ap_vld;
output  [23:0] scale_24_out;
output   scale_24_out_ap_vld;
output  [23:0] scale_23_out;
output   scale_23_out_ap_vld;
output  [23:0] scale_22_out;
output   scale_22_out_ap_vld;
output  [23:0] scale_21_out;
output   scale_21_out_ap_vld;
output  [23:0] scale_20_out;
output   scale_20_out_ap_vld;
output  [23:0] scale_19_out;
output   scale_19_out_ap_vld;
output  [23:0] scale_18_out;
output   scale_18_out_ap_vld;
output  [23:0] scale_17_out;
output   scale_17_out_ap_vld;
output  [23:0] scale_16_out;
output   scale_16_out_ap_vld;
output  [23:0] scale_15_out;
output   scale_15_out_ap_vld;
output  [23:0] scale_14_out;
output   scale_14_out_ap_vld;
output  [23:0] scale_13_out;
output   scale_13_out_ap_vld;
output  [23:0] scale_12_out;
output   scale_12_out_ap_vld;
output  [23:0] scale_11_out;
output   scale_11_out_ap_vld;
output  [23:0] scale_10_out;
output   scale_10_out_ap_vld;
output  [23:0] scale_9_out;
output   scale_9_out_ap_vld;
output  [23:0] scale_8_out;
output   scale_8_out_ap_vld;
output  [23:0] scale_7_out;
output   scale_7_out_ap_vld;
output  [23:0] scale_6_out;
output   scale_6_out_ap_vld;
output  [23:0] scale_5_out;
output   scale_5_out_ap_vld;
output  [23:0] scale_4_out;
output   scale_4_out_ap_vld;
output  [23:0] scale_3_out;
output   scale_3_out_ap_vld;
output  [23:0] scale_2_out;
output   scale_2_out_ap_vld;
output  [23:0] scale_1_out;
output   scale_1_out_ap_vld;
output  [23:0] scale_out;
output   scale_out_ap_vld;

reg ap_idle;
reg scale_63_out_ap_vld;
reg scale_62_out_ap_vld;
reg scale_61_out_ap_vld;
reg scale_60_out_ap_vld;
reg scale_59_out_ap_vld;
reg scale_58_out_ap_vld;
reg scale_57_out_ap_vld;
reg scale_56_out_ap_vld;
reg scale_55_out_ap_vld;
reg scale_54_out_ap_vld;
reg scale_53_out_ap_vld;
reg scale_52_out_ap_vld;
reg scale_51_out_ap_vld;
reg scale_50_out_ap_vld;
reg scale_49_out_ap_vld;
reg scale_48_out_ap_vld;
reg scale_47_out_ap_vld;
reg scale_46_out_ap_vld;
reg scale_45_out_ap_vld;
reg scale_44_out_ap_vld;
reg scale_43_out_ap_vld;
reg scale_42_out_ap_vld;
reg scale_41_out_ap_vld;
reg scale_40_out_ap_vld;
reg scale_39_out_ap_vld;
reg scale_38_out_ap_vld;
reg scale_37_out_ap_vld;
reg scale_36_out_ap_vld;
reg scale_35_out_ap_vld;
reg scale_34_out_ap_vld;
reg scale_33_out_ap_vld;
reg scale_32_out_ap_vld;
reg scale_31_out_ap_vld;
reg scale_30_out_ap_vld;
reg scale_29_out_ap_vld;
reg scale_28_out_ap_vld;
reg scale_27_out_ap_vld;
reg scale_26_out_ap_vld;
reg scale_25_out_ap_vld;
reg scale_24_out_ap_vld;
reg scale_23_out_ap_vld;
reg scale_22_out_ap_vld;
reg scale_21_out_ap_vld;
reg scale_20_out_ap_vld;
reg scale_19_out_ap_vld;
reg scale_18_out_ap_vld;
reg scale_17_out_ap_vld;
reg scale_16_out_ap_vld;
reg scale_15_out_ap_vld;
reg scale_14_out_ap_vld;
reg scale_13_out_ap_vld;
reg scale_12_out_ap_vld;
reg scale_11_out_ap_vld;
reg scale_10_out_ap_vld;
reg scale_9_out_ap_vld;
reg scale_8_out_ap_vld;
reg scale_7_out_ap_vld;
reg scale_6_out_ap_vld;
reg scale_5_out_ap_vld;
reg scale_4_out_ap_vld;
reg scale_3_out_ap_vld;
reg scale_2_out_ap_vld;
reg scale_1_out_ap_vld;
reg scale_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln96_fu_1557_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] trunc_ln96_fu_1569_p1;
reg   [5:0] trunc_ln96_reg_3110;
wire    ap_block_pp0_stage0_11001;
wire   [80:0] mul_ln99_fu_1544_p2;
reg   [80:0] mul_ln99_reg_3114;
reg   [0:0] tmp_reg_3120;
reg   [17:0] tmp_396_cast1_reg_3126;
reg   [6:0] j_fu_452;
wire   [6:0] add_ln96_fu_1563_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_1;
wire    ap_block_pp0_stage0;
reg   [23:0] scale_fu_456;
wire   [23:0] scale_64_fu_2132_p3;
reg   [23:0] scale_1_fu_460;
reg   [23:0] scale_2_fu_464;
reg   [23:0] scale_3_fu_468;
reg   [23:0] scale_4_fu_472;
reg   [23:0] scale_5_fu_476;
reg   [23:0] scale_6_fu_480;
reg   [23:0] scale_7_fu_484;
reg   [23:0] scale_8_fu_488;
reg   [23:0] scale_9_fu_492;
reg   [23:0] scale_10_fu_496;
reg   [23:0] scale_11_fu_500;
reg   [23:0] scale_12_fu_504;
reg   [23:0] scale_13_fu_508;
reg   [23:0] scale_14_fu_512;
reg   [23:0] scale_15_fu_516;
reg   [23:0] scale_16_fu_520;
reg   [23:0] scale_17_fu_524;
reg   [23:0] scale_18_fu_528;
reg   [23:0] scale_19_fu_532;
reg   [23:0] scale_20_fu_536;
reg   [23:0] scale_21_fu_540;
reg   [23:0] scale_22_fu_544;
reg   [23:0] scale_23_fu_548;
reg   [23:0] scale_24_fu_552;
reg   [23:0] scale_25_fu_556;
reg   [23:0] scale_26_fu_560;
reg   [23:0] scale_27_fu_564;
reg   [23:0] scale_28_fu_568;
reg   [23:0] scale_29_fu_572;
reg   [23:0] scale_30_fu_576;
reg   [23:0] scale_31_fu_580;
reg   [23:0] scale_32_fu_584;
reg   [23:0] scale_33_fu_588;
reg   [23:0] scale_34_fu_592;
reg   [23:0] scale_35_fu_596;
reg   [23:0] scale_36_fu_600;
reg   [23:0] scale_37_fu_604;
reg   [23:0] scale_38_fu_608;
reg   [23:0] scale_39_fu_612;
reg   [23:0] scale_40_fu_616;
reg   [23:0] scale_41_fu_620;
reg   [23:0] scale_42_fu_624;
reg   [23:0] scale_43_fu_628;
reg   [23:0] scale_44_fu_632;
reg   [23:0] scale_45_fu_636;
reg   [23:0] scale_46_fu_640;
reg   [23:0] scale_47_fu_644;
reg   [23:0] scale_48_fu_648;
reg   [23:0] scale_49_fu_652;
reg   [23:0] scale_50_fu_656;
reg   [23:0] scale_51_fu_660;
reg   [23:0] scale_52_fu_664;
reg   [23:0] scale_53_fu_668;
reg   [23:0] scale_54_fu_672;
reg   [23:0] scale_55_fu_676;
reg   [23:0] scale_56_fu_680;
reg   [23:0] scale_57_fu_684;
reg   [23:0] scale_58_fu_688;
reg   [23:0] scale_59_fu_692;
reg   [23:0] scale_60_fu_696;
reg   [23:0] scale_61_fu_700;
reg   [23:0] scale_62_fu_704;
reg   [23:0] scale_63_fu_708;
wire    ap_block_pp0_stage0_01001;
wire   [41:0] mul_ln99_fu_1544_p1;
wire   [23:0] tmp_5_fu_1573_p129;
wire   [5:0] tmp_5_fu_1573_p130;
wire   [23:0] tmp_5_fu_1573_p131;
wire  signed [39:0] shl_ln_fu_1837_p3;
wire   [80:0] sub_ln99_fu_2003_p2;
wire   [16:0] tmp_395_cast_fu_2008_p4;
wire   [16:0] tmp_396_cast_fu_2018_p4;
wire   [16:0] select_ln99_1_fu_2027_p3;
wire   [17:0] zext_ln99_fu_2034_p1;
wire   [17:0] sub_ln99_1_fu_2038_p2;
wire  signed [17:0] select_ln99_2_fu_2044_p3;
wire  signed [39:0] sext_ln99_1_fu_2050_p1;
wire   [0:0] tmp_2_fu_2066_p3;
wire   [0:0] tmp_3_fu_2074_p3;
wire   [0:0] tmp_1_fu_2054_p3;
wire   [0:0] or_ln99_fu_2082_p2;
wire   [0:0] xor_ln99_fu_2088_p2;
wire   [0:0] and_ln99_2_fu_2100_p2;
wire   [0:0] xor_ln99_1_fu_2106_p2;
wire   [0:0] and_ln99_fu_2094_p2;
wire   [0:0] and_ln99_1_fu_2112_p2;
wire   [0:0] or_ln99_1_fu_2126_p2;
wire   [23:0] select_ln99_fu_2118_p3;
wire  signed [23:0] sext_ln99_2_fu_2062_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_5_fu_1573_p1;
wire   [5:0] tmp_5_fu_1573_p3;
wire   [5:0] tmp_5_fu_1573_p5;
wire   [5:0] tmp_5_fu_1573_p7;
wire   [5:0] tmp_5_fu_1573_p9;
wire   [5:0] tmp_5_fu_1573_p11;
wire   [5:0] tmp_5_fu_1573_p13;
wire   [5:0] tmp_5_fu_1573_p15;
wire   [5:0] tmp_5_fu_1573_p17;
wire   [5:0] tmp_5_fu_1573_p19;
wire   [5:0] tmp_5_fu_1573_p21;
wire   [5:0] tmp_5_fu_1573_p23;
wire   [5:0] tmp_5_fu_1573_p25;
wire   [5:0] tmp_5_fu_1573_p27;
wire   [5:0] tmp_5_fu_1573_p29;
wire   [5:0] tmp_5_fu_1573_p31;
wire   [5:0] tmp_5_fu_1573_p33;
wire   [5:0] tmp_5_fu_1573_p35;
wire   [5:0] tmp_5_fu_1573_p37;
wire   [5:0] tmp_5_fu_1573_p39;
wire   [5:0] tmp_5_fu_1573_p41;
wire   [5:0] tmp_5_fu_1573_p43;
wire   [5:0] tmp_5_fu_1573_p45;
wire   [5:0] tmp_5_fu_1573_p47;
wire   [5:0] tmp_5_fu_1573_p49;
wire   [5:0] tmp_5_fu_1573_p51;
wire   [5:0] tmp_5_fu_1573_p53;
wire   [5:0] tmp_5_fu_1573_p55;
wire   [5:0] tmp_5_fu_1573_p57;
wire   [5:0] tmp_5_fu_1573_p59;
wire   [5:0] tmp_5_fu_1573_p61;
wire   [5:0] tmp_5_fu_1573_p63;
wire  signed [5:0] tmp_5_fu_1573_p65;
wire  signed [5:0] tmp_5_fu_1573_p67;
wire  signed [5:0] tmp_5_fu_1573_p69;
wire  signed [5:0] tmp_5_fu_1573_p71;
wire  signed [5:0] tmp_5_fu_1573_p73;
wire  signed [5:0] tmp_5_fu_1573_p75;
wire  signed [5:0] tmp_5_fu_1573_p77;
wire  signed [5:0] tmp_5_fu_1573_p79;
wire  signed [5:0] tmp_5_fu_1573_p81;
wire  signed [5:0] tmp_5_fu_1573_p83;
wire  signed [5:0] tmp_5_fu_1573_p85;
wire  signed [5:0] tmp_5_fu_1573_p87;
wire  signed [5:0] tmp_5_fu_1573_p89;
wire  signed [5:0] tmp_5_fu_1573_p91;
wire  signed [5:0] tmp_5_fu_1573_p93;
wire  signed [5:0] tmp_5_fu_1573_p95;
wire  signed [5:0] tmp_5_fu_1573_p97;
wire  signed [5:0] tmp_5_fu_1573_p99;
wire  signed [5:0] tmp_5_fu_1573_p101;
wire  signed [5:0] tmp_5_fu_1573_p103;
wire  signed [5:0] tmp_5_fu_1573_p105;
wire  signed [5:0] tmp_5_fu_1573_p107;
wire  signed [5:0] tmp_5_fu_1573_p109;
wire  signed [5:0] tmp_5_fu_1573_p111;
wire  signed [5:0] tmp_5_fu_1573_p113;
wire  signed [5:0] tmp_5_fu_1573_p115;
wire  signed [5:0] tmp_5_fu_1573_p117;
wire  signed [5:0] tmp_5_fu_1573_p119;
wire  signed [5:0] tmp_5_fu_1573_p121;
wire  signed [5:0] tmp_5_fu_1573_p123;
wire  signed [5:0] tmp_5_fu_1573_p125;
wire  signed [5:0] tmp_5_fu_1573_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_452 = 7'd0;
#0 scale_fu_456 = 24'd0;
#0 scale_1_fu_460 = 24'd0;
#0 scale_2_fu_464 = 24'd0;
#0 scale_3_fu_468 = 24'd0;
#0 scale_4_fu_472 = 24'd0;
#0 scale_5_fu_476 = 24'd0;
#0 scale_6_fu_480 = 24'd0;
#0 scale_7_fu_484 = 24'd0;
#0 scale_8_fu_488 = 24'd0;
#0 scale_9_fu_492 = 24'd0;
#0 scale_10_fu_496 = 24'd0;
#0 scale_11_fu_500 = 24'd0;
#0 scale_12_fu_504 = 24'd0;
#0 scale_13_fu_508 = 24'd0;
#0 scale_14_fu_512 = 24'd0;
#0 scale_15_fu_516 = 24'd0;
#0 scale_16_fu_520 = 24'd0;
#0 scale_17_fu_524 = 24'd0;
#0 scale_18_fu_528 = 24'd0;
#0 scale_19_fu_532 = 24'd0;
#0 scale_20_fu_536 = 24'd0;
#0 scale_21_fu_540 = 24'd0;
#0 scale_22_fu_544 = 24'd0;
#0 scale_23_fu_548 = 24'd0;
#0 scale_24_fu_552 = 24'd0;
#0 scale_25_fu_556 = 24'd0;
#0 scale_26_fu_560 = 24'd0;
#0 scale_27_fu_564 = 24'd0;
#0 scale_28_fu_568 = 24'd0;
#0 scale_29_fu_572 = 24'd0;
#0 scale_30_fu_576 = 24'd0;
#0 scale_31_fu_580 = 24'd0;
#0 scale_32_fu_584 = 24'd0;
#0 scale_33_fu_588 = 24'd0;
#0 scale_34_fu_592 = 24'd0;
#0 scale_35_fu_596 = 24'd0;
#0 scale_36_fu_600 = 24'd0;
#0 scale_37_fu_604 = 24'd0;
#0 scale_38_fu_608 = 24'd0;
#0 scale_39_fu_612 = 24'd0;
#0 scale_40_fu_616 = 24'd0;
#0 scale_41_fu_620 = 24'd0;
#0 scale_42_fu_624 = 24'd0;
#0 scale_43_fu_628 = 24'd0;
#0 scale_44_fu_632 = 24'd0;
#0 scale_45_fu_636 = 24'd0;
#0 scale_46_fu_640 = 24'd0;
#0 scale_47_fu_644 = 24'd0;
#0 scale_48_fu_648 = 24'd0;
#0 scale_49_fu_652 = 24'd0;
#0 scale_50_fu_656 = 24'd0;
#0 scale_51_fu_660 = 24'd0;
#0 scale_52_fu_664 = 24'd0;
#0 scale_53_fu_668 = 24'd0;
#0 scale_54_fu_672 = 24'd0;
#0 scale_55_fu_676 = 24'd0;
#0 scale_56_fu_680 = 24'd0;
#0 scale_57_fu_684 = 24'd0;
#0 scale_58_fu_688 = 24'd0;
#0 scale_59_fu_692 = 24'd0;
#0 scale_60_fu_696 = 24'd0;
#0 scale_61_fu_700 = 24'd0;
#0 scale_62_fu_704 = 24'd0;
#0 scale_63_fu_708 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U232(
    .din0(shl_ln_fu_1837_p3),
    .din1(mul_ln99_fu_1544_p1),
    .dout(mul_ln99_fu_1544_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_129_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 24 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 24 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 24 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 24 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 24 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 24 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 24 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 24 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 24 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 24 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 24 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 24 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 24 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 24 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 24 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 24 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 24 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 24 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 24 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 24 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 24 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 24 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 24 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 24 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 24 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 24 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 24 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 24 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 24 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 24 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 24 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 24 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_129_6_24_1_1_U233(
    .din0(col_sum_load_reload),
    .din1(col_sum_1_load_reload),
    .din2(col_sum_2_load_reload),
    .din3(col_sum_3_load_reload),
    .din4(col_sum_4_load_reload),
    .din5(col_sum_5_load_reload),
    .din6(col_sum_6_load_reload),
    .din7(col_sum_7_load_reload),
    .din8(col_sum_8_load_reload),
    .din9(col_sum_9_load_reload),
    .din10(col_sum_10_load_reload),
    .din11(col_sum_11_load_reload),
    .din12(col_sum_12_load_reload),
    .din13(col_sum_13_load_reload),
    .din14(col_sum_14_load_reload),
    .din15(col_sum_15_load_reload),
    .din16(col_sum_16_load_reload),
    .din17(col_sum_17_load_reload),
    .din18(col_sum_18_load_reload),
    .din19(col_sum_19_load_reload),
    .din20(col_sum_20_load_reload),
    .din21(col_sum_21_load_reload),
    .din22(col_sum_22_load_reload),
    .din23(col_sum_23_load_reload),
    .din24(col_sum_24_load_reload),
    .din25(col_sum_25_load_reload),
    .din26(col_sum_26_load_reload),
    .din27(col_sum_27_load_reload),
    .din28(col_sum_28_load_reload),
    .din29(col_sum_29_load_reload),
    .din30(col_sum_30_load_reload),
    .din31(col_sum_31_load_reload),
    .din32(col_sum_32_load_reload),
    .din33(col_sum_33_load_reload),
    .din34(col_sum_34_load_reload),
    .din35(col_sum_35_load_reload),
    .din36(col_sum_36_load_reload),
    .din37(col_sum_37_load_reload),
    .din38(col_sum_38_load_reload),
    .din39(col_sum_39_load_reload),
    .din40(col_sum_40_load_reload),
    .din41(col_sum_41_load_reload),
    .din42(col_sum_42_load_reload),
    .din43(col_sum_43_load_reload),
    .din44(col_sum_44_load_reload),
    .din45(col_sum_45_load_reload),
    .din46(col_sum_46_load_reload),
    .din47(col_sum_47_load_reload),
    .din48(col_sum_48_load_reload),
    .din49(col_sum_49_load_reload),
    .din50(col_sum_50_load_reload),
    .din51(col_sum_51_load_reload),
    .din52(col_sum_52_load_reload),
    .din53(col_sum_53_load_reload),
    .din54(col_sum_54_load_reload),
    .din55(col_sum_55_load_reload),
    .din56(col_sum_56_load_reload),
    .din57(col_sum_57_load_reload),
    .din58(col_sum_58_load_reload),
    .din59(col_sum_59_load_reload),
    .din60(col_sum_60_load_reload),
    .din61(col_sum_61_load_reload),
    .din62(col_sum_62_load_reload),
    .din63(col_sum_63_load_reload),
    .def(tmp_5_fu_1573_p129),
    .sel(tmp_5_fu_1573_p130),
    .dout(tmp_5_fu_1573_p131)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln96_fu_1557_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_452 <= add_ln96_fu_1563_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_452 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln99_reg_3114 <= mul_ln99_fu_1544_p2;
        tmp_396_cast1_reg_3126 <= {{mul_ln99_fu_1544_p2[80:63]}};
        tmp_reg_3120 <= tmp_5_fu_1573_p131[32'd23];
        trunc_ln96_reg_3110 <= trunc_ln96_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_fu_496 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_11_fu_500 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_fu_504 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_13_fu_508 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_14_fu_512 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_15_fu_516 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_fu_520 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_17_fu_524 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_18_fu_528 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_19_fu_532 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_fu_460 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_fu_536 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_21_fu_540 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_22_fu_544 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_23_fu_548 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_fu_552 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_25_fu_556 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_26_fu_560 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_27_fu_564 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_fu_568 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_29_fu_572 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_fu_464 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_30_fu_576 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_31_fu_580 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_fu_584 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd33) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_33_fu_588 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd34) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_34_fu_592 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd35) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_35_fu_596 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd36) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_fu_600 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd37) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_37_fu_604 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd38) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_38_fu_608 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_39_fu_612 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_3_fu_468 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_fu_616 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd41) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_41_fu_620 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd42) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_42_fu_624 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd43) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_43_fu_628 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd44) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_fu_632 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd45) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_45_fu_636 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd46) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_46_fu_640 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd47) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_47_fu_644 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd48) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_fu_648 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd49) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_49_fu_652 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_fu_472 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd50) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_50_fu_656 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd51) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_51_fu_660 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd52) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_fu_664 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd53) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_53_fu_668 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd54) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_54_fu_672 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd55) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_55_fu_676 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd56) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_fu_680 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd57) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_57_fu_684 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd58) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_58_fu_688 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd59) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_59_fu_692 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_5_fu_476 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd60) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_fu_696 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd61) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_61_fu_700 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd62) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_62_fu_704 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd63) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_63_fu_708 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_6_fu_480 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_7_fu_484 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_8_fu_488 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_9_fu_492 <= scale_64_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_3110 == 6'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_fu_456 <= scale_64_fu_2132_p3;
    end
end

always @ (*) begin
    if (((icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_452;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_out_ap_vld = 1'b1;
    end else begin
        scale_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_11_out_ap_vld = 1'b1;
    end else begin
        scale_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_out_ap_vld = 1'b1;
    end else begin
        scale_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_13_out_ap_vld = 1'b1;
    end else begin
        scale_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_14_out_ap_vld = 1'b1;
    end else begin
        scale_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_15_out_ap_vld = 1'b1;
    end else begin
        scale_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_out_ap_vld = 1'b1;
    end else begin
        scale_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_17_out_ap_vld = 1'b1;
    end else begin
        scale_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_18_out_ap_vld = 1'b1;
    end else begin
        scale_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_19_out_ap_vld = 1'b1;
    end else begin
        scale_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_out_ap_vld = 1'b1;
    end else begin
        scale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_out_ap_vld = 1'b1;
    end else begin
        scale_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_21_out_ap_vld = 1'b1;
    end else begin
        scale_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_22_out_ap_vld = 1'b1;
    end else begin
        scale_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_23_out_ap_vld = 1'b1;
    end else begin
        scale_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_out_ap_vld = 1'b1;
    end else begin
        scale_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_25_out_ap_vld = 1'b1;
    end else begin
        scale_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_26_out_ap_vld = 1'b1;
    end else begin
        scale_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_27_out_ap_vld = 1'b1;
    end else begin
        scale_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_out_ap_vld = 1'b1;
    end else begin
        scale_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_29_out_ap_vld = 1'b1;
    end else begin
        scale_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_out_ap_vld = 1'b1;
    end else begin
        scale_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_30_out_ap_vld = 1'b1;
    end else begin
        scale_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_31_out_ap_vld = 1'b1;
    end else begin
        scale_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_out_ap_vld = 1'b1;
    end else begin
        scale_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_33_out_ap_vld = 1'b1;
    end else begin
        scale_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_34_out_ap_vld = 1'b1;
    end else begin
        scale_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_35_out_ap_vld = 1'b1;
    end else begin
        scale_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_out_ap_vld = 1'b1;
    end else begin
        scale_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_37_out_ap_vld = 1'b1;
    end else begin
        scale_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_38_out_ap_vld = 1'b1;
    end else begin
        scale_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_39_out_ap_vld = 1'b1;
    end else begin
        scale_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_3_out_ap_vld = 1'b1;
    end else begin
        scale_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_out_ap_vld = 1'b1;
    end else begin
        scale_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_41_out_ap_vld = 1'b1;
    end else begin
        scale_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_42_out_ap_vld = 1'b1;
    end else begin
        scale_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_43_out_ap_vld = 1'b1;
    end else begin
        scale_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_out_ap_vld = 1'b1;
    end else begin
        scale_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_45_out_ap_vld = 1'b1;
    end else begin
        scale_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_46_out_ap_vld = 1'b1;
    end else begin
        scale_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_47_out_ap_vld = 1'b1;
    end else begin
        scale_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_out_ap_vld = 1'b1;
    end else begin
        scale_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_49_out_ap_vld = 1'b1;
    end else begin
        scale_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_out_ap_vld = 1'b1;
    end else begin
        scale_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_50_out_ap_vld = 1'b1;
    end else begin
        scale_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_51_out_ap_vld = 1'b1;
    end else begin
        scale_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_out_ap_vld = 1'b1;
    end else begin
        scale_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_53_out_ap_vld = 1'b1;
    end else begin
        scale_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_54_out_ap_vld = 1'b1;
    end else begin
        scale_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_55_out_ap_vld = 1'b1;
    end else begin
        scale_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_out_ap_vld = 1'b1;
    end else begin
        scale_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_57_out_ap_vld = 1'b1;
    end else begin
        scale_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_58_out_ap_vld = 1'b1;
    end else begin
        scale_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_59_out_ap_vld = 1'b1;
    end else begin
        scale_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_5_out_ap_vld = 1'b1;
    end else begin
        scale_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_out_ap_vld = 1'b1;
    end else begin
        scale_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_61_out_ap_vld = 1'b1;
    end else begin
        scale_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_62_out_ap_vld = 1'b1;
    end else begin
        scale_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_63_out_ap_vld = 1'b1;
    end else begin
        scale_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_6_out_ap_vld = 1'b1;
    end else begin
        scale_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_7_out_ap_vld = 1'b1;
    end else begin
        scale_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_8_out_ap_vld = 1'b1;
    end else begin
        scale_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_9_out_ap_vld = 1'b1;
    end else begin
        scale_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln96_fu_1557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_out_ap_vld = 1'b1;
    end else begin
        scale_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln96_fu_1563_p2 = (ap_sig_allocacmp_j_1 + 7'd1);

assign and_ln99_1_fu_2112_p2 = (xor_ln99_1_fu_2106_p2 & tmp_1_fu_2054_p3);

assign and_ln99_2_fu_2100_p2 = (tmp_3_fu_2074_p3 & tmp_2_fu_2066_p3);

assign and_ln99_fu_2094_p2 = (xor_ln99_fu_2088_p2 & or_ln99_fu_2082_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln96_fu_1557_p2 = ((ap_sig_allocacmp_j_1 == 7'd64) ? 1'b1 : 1'b0);

assign mul_ln99_fu_1544_p1 = 81'd1099511758849;

assign or_ln99_1_fu_2126_p2 = (and_ln99_fu_2094_p2 | and_ln99_1_fu_2112_p2);

assign or_ln99_fu_2082_p2 = (tmp_3_fu_2074_p3 | tmp_2_fu_2066_p3);

assign scale_10_out = scale_10_fu_496;

assign scale_11_out = scale_11_fu_500;

assign scale_12_out = scale_12_fu_504;

assign scale_13_out = scale_13_fu_508;

assign scale_14_out = scale_14_fu_512;

assign scale_15_out = scale_15_fu_516;

assign scale_16_out = scale_16_fu_520;

assign scale_17_out = scale_17_fu_524;

assign scale_18_out = scale_18_fu_528;

assign scale_19_out = scale_19_fu_532;

assign scale_1_out = scale_1_fu_460;

assign scale_20_out = scale_20_fu_536;

assign scale_21_out = scale_21_fu_540;

assign scale_22_out = scale_22_fu_544;

assign scale_23_out = scale_23_fu_548;

assign scale_24_out = scale_24_fu_552;

assign scale_25_out = scale_25_fu_556;

assign scale_26_out = scale_26_fu_560;

assign scale_27_out = scale_27_fu_564;

assign scale_28_out = scale_28_fu_568;

assign scale_29_out = scale_29_fu_572;

assign scale_2_out = scale_2_fu_464;

assign scale_30_out = scale_30_fu_576;

assign scale_31_out = scale_31_fu_580;

assign scale_32_out = scale_32_fu_584;

assign scale_33_out = scale_33_fu_588;

assign scale_34_out = scale_34_fu_592;

assign scale_35_out = scale_35_fu_596;

assign scale_36_out = scale_36_fu_600;

assign scale_37_out = scale_37_fu_604;

assign scale_38_out = scale_38_fu_608;

assign scale_39_out = scale_39_fu_612;

assign scale_3_out = scale_3_fu_468;

assign scale_40_out = scale_40_fu_616;

assign scale_41_out = scale_41_fu_620;

assign scale_42_out = scale_42_fu_624;

assign scale_43_out = scale_43_fu_628;

assign scale_44_out = scale_44_fu_632;

assign scale_45_out = scale_45_fu_636;

assign scale_46_out = scale_46_fu_640;

assign scale_47_out = scale_47_fu_644;

assign scale_48_out = scale_48_fu_648;

assign scale_49_out = scale_49_fu_652;

assign scale_4_out = scale_4_fu_472;

assign scale_50_out = scale_50_fu_656;

assign scale_51_out = scale_51_fu_660;

assign scale_52_out = scale_52_fu_664;

assign scale_53_out = scale_53_fu_668;

assign scale_54_out = scale_54_fu_672;

assign scale_55_out = scale_55_fu_676;

assign scale_56_out = scale_56_fu_680;

assign scale_57_out = scale_57_fu_684;

assign scale_58_out = scale_58_fu_688;

assign scale_59_out = scale_59_fu_692;

assign scale_5_out = scale_5_fu_476;

assign scale_60_out = scale_60_fu_696;

assign scale_61_out = scale_61_fu_700;

assign scale_62_out = scale_62_fu_704;

assign scale_63_out = scale_63_fu_708;

assign scale_64_fu_2132_p3 = ((or_ln99_1_fu_2126_p2[0:0] == 1'b1) ? select_ln99_fu_2118_p3 : sext_ln99_2_fu_2062_p1);

assign scale_6_out = scale_6_fu_480;

assign scale_7_out = scale_7_fu_484;

assign scale_8_out = scale_8_fu_488;

assign scale_9_out = scale_9_fu_492;

assign scale_out = scale_fu_456;

assign select_ln99_1_fu_2027_p3 = ((tmp_reg_3120[0:0] == 1'b1) ? tmp_395_cast_fu_2008_p4 : tmp_396_cast_fu_2018_p4);

assign select_ln99_2_fu_2044_p3 = ((tmp_reg_3120[0:0] == 1'b1) ? sub_ln99_1_fu_2038_p2 : tmp_396_cast1_reg_3126);

assign select_ln99_fu_2118_p3 = ((and_ln99_fu_2094_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln99_1_fu_2050_p1 = select_ln99_2_fu_2044_p3;

assign sext_ln99_2_fu_2062_p1 = select_ln99_2_fu_2044_p3;

assign shl_ln_fu_1837_p3 = {{tmp_5_fu_1573_p131}, {16'd0}};

assign sub_ln99_1_fu_2038_p2 = (18'd0 - zext_ln99_fu_2034_p1);

assign sub_ln99_fu_2003_p2 = (81'd0 - mul_ln99_reg_3114);

assign tmp_1_fu_2054_p3 = sext_ln99_1_fu_2050_p1[32'd39];

assign tmp_2_fu_2066_p3 = sext_ln99_1_fu_2050_p1[32'd23];

assign tmp_395_cast_fu_2008_p4 = {{sub_ln99_fu_2003_p2[79:63]}};

assign tmp_396_cast_fu_2018_p4 = {{mul_ln99_reg_3114[79:63]}};

assign tmp_3_fu_2074_p3 = select_ln99_2_fu_2044_p3[32'd17];

assign tmp_5_fu_1573_p129 = 'bx;

assign tmp_5_fu_1573_p130 = ap_sig_allocacmp_j_1[5:0];

assign trunc_ln96_fu_1569_p1 = ap_sig_allocacmp_j_1[5:0];

assign xor_ln99_1_fu_2106_p2 = (1'd1 ^ and_ln99_2_fu_2100_p2);

assign xor_ln99_fu_2088_p2 = (tmp_1_fu_2054_p3 ^ 1'd1);

assign zext_ln99_fu_2034_p1 = select_ln99_1_fu_2027_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9
