Analysis & Synthesis report for NTT_CPU
Wed Jan 06 20:04:56 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0|altsyncram_81c1:auto_generated
 14. Parameter Settings for User Entity Instance: NTT_hack:hack|ROM:ROM_0
 15. Parameter Settings for Inferred Entity Instance: NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4"
 18. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3"
 19. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2"
 20. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15"
 21. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2"
 22. Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 06 20:04:56 2021       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; NTT_CPU                                     ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 274                                         ;
;     Total combinational functions  ; 233                                         ;
;     Dedicated logic registers      ; 100                                         ;
; Total registers                    ; 100                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                                      ; DE10_LITE_Golden_Top ; NTT_CPU            ;
; Family name                                                                ; MAX 10 FPGA          ; Cyclone V          ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable             ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ROM.v                            ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/ROM.v                                    ;         ;
; Reset.v                          ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Reset.v                                  ;         ;
; Memory.v                         ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Memory.v                                 ;         ;
; Hack.v                           ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Hack.v                                   ;         ;
; NTT_CPU.v                        ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v                                ;         ;
; Or8Way.v                         ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Or8Way.v                                 ;         ;
; Not16.v                          ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Not16.v                                  ;         ;
; Mux16.v                          ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Mux16.v                                  ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Mux.v                                    ;         ;
; HalfAdder.v                      ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/HalfAdder.v                              ;         ;
; FullAdder.v                      ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/FullAdder.v                              ;         ;
; And16.v                          ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/And16.v                                  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/ALU.v                                    ;         ;
; Add16.v                          ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Add16.v                                  ;         ;
; Or.v                             ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Or.v                                     ;         ;
; Not.v                            ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Not.v                                    ;         ;
; Nand.v                           ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/Nand.v                                   ;         ;
; And.v                            ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/And.v                                    ;         ;
; DE10_LITE_Golden_Top.v           ; yes             ; User Verilog HDL File        ; F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_81c1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/NandToTetris_FPGA/QuartusProject/db/altsyncram_81c1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 274                 ;
;                                             ;                     ;
; Total combinational functions               ; 233                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 152                 ;
;     -- 3 input functions                    ; 47                  ;
;     -- <=2 input functions                  ; 34                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 224                 ;
;     -- arithmetic mode                      ; 9                   ;
;                                             ;                     ;
; Total registers                             ; 100                 ;
;     -- Dedicated logic registers            ; 100                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 30                  ;
; Total memory bits                           ; 65536               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 116                 ;
; Total fan-out                               ; 1567                ;
; Average fan-out                             ; 3.68                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                         ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top                        ; 233 (0)             ; 100 (0)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 30   ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                       ; DE10_LITE_Golden_Top ; work         ;
;    |NTT_hack:hack|                           ; 233 (0)             ; 100 (0)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack                                                                                                         ; NTT_hack             ; work         ;
;       |Memory:Memory_0|                      ; 7 (7)               ; 57 (57)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|Memory:Memory_0                                                                                         ; Memory               ; work         ;
;          |altsyncram:regRAM_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0                                                                 ; altsyncram           ; work         ;
;             |altsyncram_81c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0|altsyncram_81c1:auto_generated                                  ; altsyncram_81c1      ; work         ;
;       |NTT_CPU:CPU_0|                        ; 191 (99)            ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0                                                                                           ; NTT_CPU              ; work         ;
;          |NTT_ALU:ALU_0|                     ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0                                                                             ; NTT_ALU              ; work         ;
;             |Add16:Add16_0|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0                                                               ; Add16                ; work         ;
;                |FullAdder:FullAdder_11|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11                                        ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1                    ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_ab|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_ab   ; NTT_Nand             ; work         ;
;                   |HalfAdder:HalfAdder_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0                  ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_12|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12                                        ; FullAdder            ; work         ;
;                   |NTT_Or:Or_1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1                            ; NTT_Or               ; work         ;
;                      |NTT_Nand:Nand_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1|NTT_Nand:Nand_1            ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_13|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13                                        ; FullAdder            ; work         ;
;                   |NTT_Or:Or_1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1                            ; NTT_Or               ; work         ;
;                      |NTT_Nand:Nand_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1|NTT_Nand:Nand_1            ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_15|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15                                        ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1                    ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_nn   ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_1|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdder_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0                   ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn  ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_2|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_ab|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_ab    ; NTT_Nand             ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |HalfAdder:HalfAdder_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0                   ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn  ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_3|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |NTT_Or:Or_1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1                             ; NTT_Or               ; work         ;
;                      |NTT_Nand:Nand_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1|NTT_Nand:Nand_1             ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_5|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_ab|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_ab    ; NTT_Nand             ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |HalfAdder:HalfAdder_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0                   ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn  ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_6|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |NTT_Or:Or_1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1                             ; NTT_Or               ; work         ;
;                      |NTT_Nand:Nand_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1|NTT_Nand:Nand_1             ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_8|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_ab|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_ab    ; NTT_Nand             ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |HalfAdder:HalfAdder_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0                   ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn  ; NTT_Nand             ; work         ;
;                |FullAdder:FullAdder_9|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9                                         ; FullAdder            ; work         ;
;                   |HalfAdder:HalfAdde1|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1                     ; HalfAdder            ; work         ;
;                      |NTT_Nand:nand_nn|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_nn    ; NTT_Nand             ; work         ;
;                   |NTT_Or:Or_1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1                             ; NTT_Or               ; work         ;
;                      |NTT_Nand:Nand_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1|NTT_Nand:Nand_1             ; NTT_Nand             ; work         ;
;             |And16:Add16_1|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1                                                               ; And16                ; work         ;
;                |NTT_And:And_0|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0                                                 ; NTT_And              ; work         ;
;                   |NTT_Nand:nand_1|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0|NTT_Nand:nand_1                                 ; NTT_Nand             ; work         ;
;                |NTT_And:And_11|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_11                                                ; NTT_And              ; work         ;
;                   |NTT_Nand:nand_1|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_11|NTT_Nand:nand_1                                ; NTT_Nand             ; work         ;
;             |Mux16:Mux16_1|                  ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1                                                               ; Mux16                ; work         ;
;                |NTT_Mux:Mux_0|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_10|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_11|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_12|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_13|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_14|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_15|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_2|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_3|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_4|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_5|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_6|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_7|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_8|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_9|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;             |Mux16:Mux16_2|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2                                                               ; Mux16                ; work         ;
;                |NTT_Mux:Mux_0|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:not_3|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0|NTT_Nand:not_3                                  ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_1|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:not_3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1|NTT_Nand:not_3                                  ; NTT_Nand             ; work         ;
;             |Mux16:Mux16_3|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3                                                               ; Mux16                ; work         ;
;                |NTT_Mux:Mux_10|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_12|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_13|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_14|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_3|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_4|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_6|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_7|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_9|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;             |Mux16:Mux16_4|                  ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4                                                               ; Mux16                ; work         ;
;                |NTT_Mux:Mux_0|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_15|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_1|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_2|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_3|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_4|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_5|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_6|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_7|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_8|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_9|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;             |Mux16:Mux16_5|                  ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5                                                               ; Mux16                ; work         ;
;                |NTT_Mux:Mux_0|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_10|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_11|              ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_12|              ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_13|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_14|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_15|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15                                                ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15|NTT_Nand:nand_4                                ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_2|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_3|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_4|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_5|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_6|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_7|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_8|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;                |NTT_Mux:Mux_9|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9                                                 ; NTT_Mux              ; work         ;
;                   |NTT_Nand:nand_4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9|NTT_Nand:nand_4                                 ; NTT_Nand             ; work         ;
;       |ROM:ROM_0|                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0                                                                                               ; ROM                  ; work         ;
;       |Reset:Reset_0|                        ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|NTT_hack:hack|Reset:Reset_0                                                                                           ; Reset                ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0|altsyncram_81c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; NTT_hack:hack|NTT_CPU:CPU_0|pc[10..15] ; Lost fanout                            ;
; NTT_hack:hack|NTT_CPU:CPU_0|regA[15]   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7  ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[0]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[1]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[2]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[3]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[4]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[5]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[6]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[7]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[8]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[9]  ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[10] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[11] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[12] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[13] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[14] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[15] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[16] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[17] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[18] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[19] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[20] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[21] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[22] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[23] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[24] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[25] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[26] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[27] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[28] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[29] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[30] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[31] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[32] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[33] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[34] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[35] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[36] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[37] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[38] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[39] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0_bypass[40] ; NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0 ;
+-------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|regD[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|pc[9]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|regA[14] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|am[15]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|am[0]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|regA     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0|altsyncram_81c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NTT_hack:hack|ROM:ROM_0 ;
+----------------+----------------+------------------------------------+
; Parameter Name ; Value          ; Type                               ;
+----------------+----------------+------------------------------------+
; ROMFILE        ; ./blinky1.hack ; String                             ;
+----------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                    ;
; WIDTHAD_B                          ; 12                   ; Untyped                                    ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_81c1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 16                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3"                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15"      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 100                         ;
;     ENA               ; 32                          ;
;     ENA SCLR          ; 2                           ;
;     SCLR SLD          ; 10                          ;
;     plain             ; 56                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 234                         ;
;     arith             ; 9                           ;
;         2 data inputs ; 9                           ;
;     normal            ; 225                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 152                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 11.97                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jan 06 20:04:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NTT_CPU -c NTT_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file reset.v
    Info (12023): Found entity 1: Reset File: F:/NandToTetris_FPGA/QuartusProject/Reset.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory File: F:/NandToTetris_FPGA/QuartusProject/Memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hack.v
    Info (12023): Found entity 1: NTT_hack File: F:/NandToTetris_FPGA/QuartusProject/Hack.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ntt_cpu.v
    Info (12023): Found entity 1: NTT_CPU File: F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file or8way.v
    Info (12023): Found entity 1: Or8Way File: F:/NandToTetris_FPGA/QuartusProject/Or8Way.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file not16.v
    Info (12023): Found entity 1: Not16 File: F:/NandToTetris_FPGA/QuartusProject/Not16.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux16.v
    Info (12023): Found entity 1: Mux16 File: F:/NandToTetris_FPGA/QuartusProject/Mux16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: NTT_Mux File: F:/NandToTetris_FPGA/QuartusProject/Mux.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.v
    Info (12023): Found entity 1: HalfAdder File: F:/NandToTetris_FPGA/QuartusProject/HalfAdder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder File: F:/NandToTetris_FPGA/QuartusProject/FullAdder.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file and16.v
    Info (12023): Found entity 1: And16 File: F:/NandToTetris_FPGA/QuartusProject/And16.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: NTT_ALU File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file add16.v
    Info (12023): Found entity 1: Add16 File: F:/NandToTetris_FPGA/QuartusProject/Add16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file xor.v
    Info (12023): Found entity 1: NTT_Xor File: F:/NandToTetris_FPGA/QuartusProject/Xor.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file or.v
    Info (12023): Found entity 1: NTT_Or File: F:/NandToTetris_FPGA/QuartusProject/Or.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file not.v
    Info (12023): Found entity 1: NTT_Not File: F:/NandToTetris_FPGA/QuartusProject/Not.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file nand.v
    Info (12023): Found entity 1: NTT_Nand File: F:/NandToTetris_FPGA/QuartusProject/Nand.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file and.v
    Info (12023): Found entity 1: NTT_And File: F:/NandToTetris_FPGA/QuartusProject/And.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "LEDR[9..8]" at DE10_LITE_Golden_Top.v(86) has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 86
Info (12128): Elaborating entity "NTT_hack" for hierarchy "NTT_hack:hack" File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 137
Info (12128): Elaborating entity "Reset" for hierarchy "NTT_hack:hack|Reset:Reset_0" File: F:/NandToTetris_FPGA/QuartusProject/Hack.v Line: 18
Info (12128): Elaborating entity "NTT_CPU" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0" File: F:/NandToTetris_FPGA/QuartusProject/Hack.v Line: 38
Warning (10230): Verilog HDL assignment warning at NTT_CPU.v(75): truncated value with size 32 to match size of target (16) File: F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v Line: 75
Info (12128): Elaborating entity "NTT_ALU" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0" File: F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v Line: 65
Info (12128): Elaborating entity "Mux16" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 59
Info (12128): Elaborating entity "NTT_Mux" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0" File: F:/NandToTetris_FPGA/QuartusProject/Mux16.v Line: 16
Info (12128): Elaborating entity "NTT_Nand" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0|NTT_Nand:not_1" File: F:/NandToTetris_FPGA/QuartusProject/Mux.v Line: 18
Info (12128): Elaborating entity "Not16" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 60
Info (12128): Elaborating entity "Add16" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 67
Info (12128): Elaborating entity "HalfAdder" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0" File: F:/NandToTetris_FPGA/QuartusProject/Add16.v Line: 18
Info (12128): Elaborating entity "FullAdder" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1" File: F:/NandToTetris_FPGA/QuartusProject/Add16.v Line: 19
Info (12128): Elaborating entity "NTT_Or" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|NTT_Or:Or_1" File: F:/NandToTetris_FPGA/QuartusProject/FullAdder.v Line: 19
Info (12128): Elaborating entity "And16" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 68
Info (12128): Elaborating entity "NTT_And" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0" File: F:/NandToTetris_FPGA/QuartusProject/And16.v Line: 14
Info (12128): Elaborating entity "Or8Way" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 79
Info (12128): Elaborating entity "NTT_Not" for hierarchy "NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Not:Not_0" File: F:/NandToTetris_FPGA/QuartusProject/ALU.v Line: 82
Info (12128): Elaborating entity "ROM" for hierarchy "NTT_hack:hack|ROM:ROM_0" File: F:/NandToTetris_FPGA/QuartusProject/Hack.v Line: 44
Warning (10850): Verilog HDL warning at ROM.v(21): number of words (25) in memory file does not match the number of elements in the address range [0:1023] File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 21
Warning (10030): Net "regROM.data_a" at ROM.v(18) has no driver or initial value, using a default initial value '0' File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 18
Warning (10030): Net "regROM.waddr_a" at ROM.v(18) has no driver or initial value, using a default initial value '0' File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 18
Warning (10030): Net "regROM.we_a" at ROM.v(18) has no driver or initial value, using a default initial value '0' File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 18
Info (12128): Elaborating entity "Memory" for hierarchy "NTT_hack:hack|Memory:Memory_0" File: F:/NandToTetris_FPGA/QuartusProject/Hack.v Line: 55
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "NTT_hack:hack|ROM:ROM_0|regROM" is uninferred because MIF is not supported for the selected family File: F:/NandToTetris_FPGA/QuartusProject/ROM.v Line: 18
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NTT_hack:hack|Memory:Memory_0|regRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0"
Info (12133): Instantiated megafunction "NTT_hack:hack|Memory:Memory_0|altsyncram:regRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81c1.tdf
    Info (12023): Found entity 1: altsyncram_81c1 File: F:/NandToTetris_FPGA/QuartusProject/db/altsyncram_81c1.tdf Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 349 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 303 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Wed Jan 06 20:04:56 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


