--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58615 paths analyzed, 8126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.527ns.
--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.049ns (0.662 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y6.ADDRA6   net (fanout=4)        1.702   addr_d<6>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     10.541ns (1.607ns logic, 8.934ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  9.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y8.ADDRA6   net (fanout=4)        1.465   addr_d<6>_3
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.304ns (1.607ns logic, 8.697ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  9.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 3)
  Clock Path Skew:      0.049ns (0.662 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.B1      net (fanout=18)       1.983   Mmux_addr_d19
    SLICE_X15Y26.B       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y6.ADDRA5   net (fanout=4)        1.550   addr_d<5>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (1.607ns logic, 8.739ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  9.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.B1      net (fanout=18)       1.983   Mmux_addr_d19
    SLICE_X15Y26.B       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y8.ADDRA5   net (fanout=4)        1.312   addr_d<5>_3
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.108ns (1.607ns logic, 8.501ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  9.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y10.ADDRA6  net (fanout=4)        1.203   addr_d<6>_3
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     10.042ns (1.607ns logic, 8.435ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  10.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.970ns (Levels of Logic = 3)
  Clock Path Skew:      0.049ns (0.662 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.A6      net (fanout=18)       1.605   Mmux_addr_d19
    SLICE_X15Y26.A       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y6.ADDRA4   net (fanout=4)        1.552   addr_d<4>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (1.607ns logic, 8.363ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  10.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.A3       net (fanout=18)       1.398   Mmux_addr_d19
    SLICE_X5Y22.A        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d121
    RAMB16_X0Y4.ADDRA5   net (fanout=4)        1.776   addr_d<5>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.987ns (1.607ns logic, 8.380ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  10.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.B1      net (fanout=18)       1.983   Mmux_addr_d19
    SLICE_X15Y26.B       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y10.ADDRA5  net (fanout=4)        1.051   addr_d<5>_3
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.847ns (1.607ns logic, 8.240ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  10.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.929ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X3Y23.D2       net (fanout=18)       1.800   Mmux_addr_d19
    SLICE_X3Y23.D        Tilo                  0.259   addr_d<10>_4
                                                       f1_mems_control/Mmux_addr_d21
    RAMB16_X0Y4.ADDRA10  net (fanout=4)        1.316   addr_d<10>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.929ns (1.607ns logic, 8.322ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y21.D3       net (fanout=18)       1.446   Mmux_addr_d19
    SLICE_X5Y21.D        Tilo                  0.259   addr_d<2>_4
                                                       f1_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.588   addr_d<2>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.847ns (1.607ns logic, 8.240ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  10.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.C1       net (fanout=18)       1.559   Mmux_addr_d19
    SLICE_X5Y22.C        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d51
    RAMB16_X0Y4.ADDRA13  net (fanout=4)        1.464   addr_d<13>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (1.607ns logic, 8.229ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  10.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.A6      net (fanout=18)       1.605   Mmux_addr_d19
    SLICE_X15Y26.A       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y8.ADDRA4   net (fanout=4)        1.314   addr_d<4>_3
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (1.607ns logic, 8.125ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  10.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.662 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.525   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y45.B4      net (fanout=14)       1.853   state_q_FSM_FFd1_6
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y6.ADDRA6   net (fanout=4)        1.702   addr_d<6>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (1.702ns logic, 8.048ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  10.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y23.A6       net (fanout=18)       0.991   Mmux_addr_d19
    SLICE_X5Y23.A        Tilo                  0.259   mems_rom/N1129
                                                       f1_mems_control/Mmux_addr_d161
    RAMB16_X0Y4.ADDRA9   net (fanout=4)        1.975   addr_d<9>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (1.607ns logic, 8.172ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  10.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.749ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.705 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.A3       net (fanout=18)       1.398   Mmux_addr_d19
    SLICE_X5Y22.A        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d121
    RAMB16_X0Y6.ADDRA5   net (fanout=4)        1.538   addr_d<5>_4
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.749ns (1.607ns logic, 8.142ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  10.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.B1      net (fanout=18)       1.983   Mmux_addr_d19
    SLICE_X15Y26.B       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y12.ADDRA5  net (fanout=4)        0.804   addr_d<5>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.600ns (1.607ns logic, 7.993ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.B3       net (fanout=18)       1.409   Mmux_addr_d19
    SLICE_X5Y22.B        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d131
    RAMB16_X0Y4.ADDRA6   net (fanout=4)        1.470   addr_d<6>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (1.607ns logic, 8.085ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  10.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.705 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X3Y23.D2       net (fanout=18)       1.800   Mmux_addr_d19
    SLICE_X3Y23.D        Tilo                  0.259   addr_d<10>_4
                                                       f1_mems_control/Mmux_addr_d21
    RAMB16_X0Y6.ADDRA10  net (fanout=4)        1.078   addr_d<10>_4
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.691ns (1.607ns logic, 8.084ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  10.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y12.ADDRA6  net (fanout=4)        0.742   addr_d<6>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.581ns (1.607ns logic, 7.974ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  10.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X2Y23.A6       net (fanout=18)       1.415   Mmux_addr_d19
    SLICE_X2Y23.A        Tilo                  0.235   addr_d<12>_4
                                                       f1_mems_control/Mmux_addr_d41
    RAMB16_X0Y4.ADDRA12  net (fanout=4)        1.431   addr_d<12>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (1.583ns logic, 8.052ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  10.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.083ns (0.696 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y18.A4       net (fanout=18)       1.582   Mmux_addr_d19
    SLICE_X5Y18.A        Tilo                  0.259   addr_d<7>_4
                                                       f1_mems_control/Mmux_addr_d141
    RAMB16_X0Y4.ADDRA7   net (fanout=4)        1.228   addr_d<7>_4
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.623ns (1.607ns logic, 8.016ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.705 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y21.D3       net (fanout=18)       1.446   Mmux_addr_d19
    SLICE_X5Y21.D        Tilo                  0.259   addr_d<2>_4
                                                       f1_mems_control/Mmux_addr_d91
    RAMB16_X0Y6.ADDRA2   net (fanout=4)        1.355   addr_d<2>_4
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (1.607ns logic, 8.007ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.296 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.525   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y45.B4      net (fanout=14)       1.853   state_q_FSM_FFd1_6
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X17Y26.B1      net (fanout=18)       2.026   Mmux_addr_d19
    SLICE_X17Y26.B       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y8.ADDRA6   net (fanout=4)        1.465   addr_d<6>_3
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (1.702ns logic, 7.811ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  10.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.705 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.C1       net (fanout=18)       1.559   Mmux_addr_d19
    SLICE_X5Y22.C        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d51
    RAMB16_X0Y6.ADDRA13  net (fanout=4)        1.226   addr_d<13>_4
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.598ns (1.607ns logic, 7.991ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.662 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.525   state_q_FSM_FFd1_6
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y45.B4      net (fanout=14)       1.853   state_q_FSM_FFd1_6
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.B1      net (fanout=18)       1.983   Mmux_addr_d19
    SLICE_X15Y26.B       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y6.ADDRA5   net (fanout=4)        1.550   addr_d<5>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (1.702ns logic, 7.853ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  10.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X15Y26.A6      net (fanout=18)       1.605   Mmux_addr_d19
    SLICE_X15Y26.A       Tilo                  0.259   addr_d<5>_3
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y10.ADDRA4  net (fanout=4)        1.068   addr_d<4>_3
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.607ns logic, 7.879ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  10.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.705 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y23.A6       net (fanout=18)       0.991   Mmux_addr_d19
    SLICE_X5Y23.A        Tilo                  0.259   mems_rom/N1129
                                                       f1_mems_control/Mmux_addr_d161
    RAMB16_X0Y6.ADDRA9   net (fanout=4)        1.742   addr_d<9>_4
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.546ns (1.607ns logic, 7.939ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  10.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.644 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X3Y23.D2       net (fanout=18)       1.800   Mmux_addr_d19
    SLICE_X3Y23.D        Tilo                  0.259   addr_d<10>_4
                                                       f1_mems_control/Mmux_addr_d21
    RAMB16_X0Y8.ADDRA10  net (fanout=4)        0.832   addr_d<10>_4
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.607ns logic, 7.838ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  10.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.644 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y32.A1       net (fanout=7)        2.467   f6_mems_SPI_busy
    SLICE_X7Y32.A        Tilo                  0.259   addr_q_1_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X5Y22.A3       net (fanout=18)       1.398   Mmux_addr_d19
    SLICE_X5Y22.A        Tilo                  0.259   addr_d<13>_4
                                                       f1_mems_control/Mmux_addr_d121
    RAMB16_X0Y8.ADDRA5   net (fanout=4)        1.204   addr_d<5>_4
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (1.607ns logic, 7.808ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  10.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.456ns (Levels of Logic = 3)
  Clock Path Skew:      0.078ns (0.784 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y45.B5      net (fanout=14)       2.739   state_q_FSM_FFd3_5
    SLICE_X13Y45.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y33.B3       net (fanout=7)        2.126   f6_mems_SPI_busy
    SLICE_X4Y33.B        Tilo                  0.254   f6_addr[6]
                                                       f1_mems_control/Mmux_addr_d191_3
    SLICE_X5Y47.B6       net (fanout=16)       1.412   Mmux_addr_d1912
    SLICE_X5Y47.B        Tilo                  0.259   addr_d<10>_1
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        1.577   addr_d<10>_1
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.456ns (1.602ns logic, 7.854ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58615 paths, 0 nets, and 11834 connections

Design statistics:
   Minimum period:  10.527ns{1}   (Maximum frequency:  94.994MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 16 09:13:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



