

================================================================
== Vitis HLS Report for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6'
================================================================
* Date:           Thu Oct 13 07:48:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       31|  20.000 ns|  0.155 us|    4|   31|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_220_6  |        2|       29|         3|          1|          1|  1 ~ 28|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ifs = alloca i32 1"   --->   Operation 6 'alloca' 'ifs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar9 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln224_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln224_1"   --->   Operation 8 'read' 'zext_ln224_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln207_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %add_ln207_1"   --->   Operation 9 'read' 'add_ln207_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln220_1_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln220_1"   --->   Operation 10 'read' 'sext_ln220_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln220_1_cast = sext i60 %sext_ln220_1_read"   --->   Operation 11 'sext' 'sext_ln220_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i62 0, i62 %indvar9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %ifs"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar9_load = load i62 %indvar9" [src/main.cpp:220]   --->   Operation 16 'load' 'indvar9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.45ns)   --->   "%icmp_ln1057 = icmp_eq  i62 %indvar9_load, i62 %add_ln207_1_read"   --->   Operation 17 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.44ns)   --->   "%add_ln220 = add i62 %indvar9_load, i62 1" [src/main.cpp:220]   --->   Operation 18 'add' 'add_ln220' <Predicate = true> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln1057, void %.split9, void %._crit_edge220.loopexit.exitStub" [src/main.cpp:220]   --->   Operation 19 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln220 = store i62 %add_ln220, i62 %indvar9" [src/main.cpp:220]   --->   Operation 20 'store' 'store_ln220' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln220_1_cast" [src/main.cpp:220]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 28, i64 14"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.00ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:224]   --->   Operation 23 'read' 'gmem_addr_read' <Predicate = (!icmp_ln1057)> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ifs_load = load i64 %ifs" [src/main.cpp:220]   --->   Operation 24 'load' 'ifs_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:188]   --->   Operation 25 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/main.cpp:188]   --->   Operation 26 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ifs_load, i32 3, i32 13" [src/main.cpp:220]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.94ns)   --->   "%add_ln224 = add i11 %zext_ln224_1_read, i11 %tmp_s" [src/main.cpp:224]   --->   Operation 28 'add' 'add_ln224' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i11 %add_ln224" [src/main.cpp:224]   --->   Operation 29 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%burst_buffer2_addr = getelementptr i128 %burst_buffer2, i64 0, i64 %zext_ln224" [src/main.cpp:224]   --->   Operation 30 'getelementptr' 'burst_buffer2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln224 = store i128 %gmem_addr_read, i11 %burst_buffer2_addr" [src/main.cpp:224]   --->   Operation 31 'store' 'store_ln224' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>
ST_4 : Operation 32 [1/1] (1.47ns)   --->   "%add_ln220_1 = add i64 %ifs_load, i64 8" [src/main.cpp:220]   --->   Operation 32 'add' 'add_ln220_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln220 = store i64 %add_ln220_1, i64 %ifs" [src/main.cpp:220]   --->   Operation 33 'store' 'store_ln220' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln220_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln207_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln224_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ burst_buffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ifs                   (alloca           ) [ 01111]
indvar9               (alloca           ) [ 01100]
zext_ln224_1_read     (read             ) [ 01111]
add_ln207_1_read      (read             ) [ 01100]
sext_ln220_1_read     (read             ) [ 00000]
sext_ln220_1_cast     (sext             ) [ 01110]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar9_load          (load             ) [ 00000]
icmp_ln1057           (icmp             ) [ 01110]
add_ln220             (add              ) [ 00000]
br_ln220              (br               ) [ 00000]
store_ln220           (store            ) [ 00000]
gmem_addr             (getelementptr    ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
gmem_addr_read        (read             ) [ 01001]
ifs_load              (load             ) [ 00000]
specpipeline_ln188    (specpipeline     ) [ 00000]
specloopname_ln188    (specloopname     ) [ 00000]
tmp_s                 (partselect       ) [ 00000]
add_ln224             (add              ) [ 00000]
zext_ln224            (zext             ) [ 00000]
burst_buffer2_addr    (getelementptr    ) [ 00000]
store_ln224           (store            ) [ 00000]
add_ln220_1           (add              ) [ 00000]
store_ln220           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln220_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln220_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln207_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln224_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln224_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="burst_buffer2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="burst_buffer2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="ifs_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifs/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar9_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln224_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln224_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln207_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="62" slack="0"/>
<pin id="81" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln207_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln220_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="60" slack="0"/>
<pin id="86" dir="0" index="1" bw="60" slack="0"/>
<pin id="87" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln220_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="burst_buffer2_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="128" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="burst_buffer2_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln224_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln220_1_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="60" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="62" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar9_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="62" slack="1"/>
<pin id="124" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar9_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln1057_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="62" slack="0"/>
<pin id="127" dir="0" index="1" bw="62" slack="1"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln220_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="62" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln220_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="62" slack="0"/>
<pin id="138" dir="0" index="1" bw="62" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="60" slack="2"/>
<pin id="144" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ifs_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="3"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ifs_load/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="5" slack="0"/>
<pin id="155" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln224_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="3"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln224_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln220_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_1/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln220_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="3"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="ifs_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ifs "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar9_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="62" slack="0"/>
<pin id="190" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar9 "/>
</bind>
</comp>

<comp id="195" class="1005" name="zext_ln224_1_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="3"/>
<pin id="197" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln224_1_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_ln207_1_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="1"/>
<pin id="202" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln207_1_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="sext_ln220_1_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="2"/>
<pin id="207" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln220_1_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln1057_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="214" class="1005" name="gmem_addr_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="1"/>
<pin id="216" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="122" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="141" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="150" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="160" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="174"><net_src comp="147" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="64" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="68" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="198"><net_src comp="72" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="203"><net_src comp="78" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="208"><net_src comp="108" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="213"><net_src comp="125" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="90" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: burst_buffer2 | {4 }
 - Input state : 
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 : gmem | {3 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 : sext_ln220_1 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 : add_ln207_1 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6 : zext_ln224_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		add_ln220 : 1
		br_ln220 : 2
		store_ln220 : 2
	State 3
		gmem_addr_read : 1
	State 4
		tmp_s : 1
		add_ln224 : 2
		zext_ln224 : 3
		burst_buffer2_addr : 4
		store_ln224 : 5
		add_ln220_1 : 1
		store_ln220 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln220_fu_130       |    0    |    69   |
|    add   |       add_ln224_fu_160       |    0    |    18   |
|          |      add_ln220_1_fu_170      |    0    |    71   |
|----------|------------------------------|---------|---------|
|   icmp   |      icmp_ln1057_fu_125      |    0    |    28   |
|----------|------------------------------|---------|---------|
|          | zext_ln224_1_read_read_fu_72 |    0    |    0    |
|   read   |  add_ln207_1_read_read_fu_78 |    0    |    0    |
|          | sext_ln220_1_read_read_fu_84 |    0    |    0    |
|          |   gmem_addr_read_read_fu_90  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |   sext_ln220_1_cast_fu_108   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_s_fu_150         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln224_fu_165      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   186   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| add_ln207_1_read_reg_200|   62   |
|  gmem_addr_read_reg_214 |   128  |
|   icmp_ln1057_reg_210   |    1   |
|       ifs_reg_181       |   64   |
|     indvar9_reg_188     |   62   |
|sext_ln220_1_cast_reg_205|   64   |
|zext_ln224_1_read_reg_195|   11   |
+-------------------------+--------+
|          Total          |   392  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   186  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   392  |    -   |
+-----------+--------+--------+
|   Total   |   392  |   186  |
+-----------+--------+--------+
