(define spr_dat_npc_0 ::(bitvector 32))
(define spr_dat_ppc_0 ::(bitvector 32))
(define sr_ted_0 ::(bitvector 1))
(define sr_ted_prev_0 ::(bitvector 1))
(define state_0 ::(bitvector 3))
(define abort_ex_0 ::(bitvector 1))
(define abort_mvspr_0 ::(bitvector 1))
(define delayed1_ex_dslot_0 ::(bitvector 1))
(define delayed2_ex_dslot_0 ::(bitvector 1))
(define delayed_iee_0 ::(bitvector 3))
(define delayed_tee_0 ::(bitvector 3))
(define dl_pc_0 ::(bitvector 32))
(define dmr1_bt_0 ::(bitvector 1))
(define dmr1_bt_prev_0 ::(bitvector 1))
(define dmr1_st_0 ::(bitvector 1))
(define dmr1_st_prev_0 ::(bitvector 1))
(define dsr_te_0 ::(bitvector 1))
(define dsr_te_prev_0 ::(bitvector 1))
(define dsx_0 ::(bitvector 1))
(define eear_0 ::(bitvector 32))
(define epcr_0 ::(bitvector 32))
(define esr_0 ::(bitvector 17))
(define ex_dslot_0 ::(bitvector 1))
(define ex_exceptflags_0 ::(bitvector 3))
(define ex_freeze_prev_0 ::(bitvector 1))
(define ex_pc_0 ::(bitvector 32))
(define ex_pc_val_0 ::(bitvector 1))
(define except_flushpipe_0 ::(bitvector 1))
(define except_start_0 ::(bitvector 1))
(define except_started_0 ::(bitvector 1))
(define except_stop_0 ::(bitvector 14))
(define except_trig_0 ::(bitvector 14))
(define except_type_0 ::(bitvector 4))
(define extend_flush_0 ::(bitvector 1))
(define extend_flush_last_0 ::(bitvector 1))
(define fp_pending_0 ::(bitvector 1))
(define id_exceptflags_0 ::(bitvector 3))
(define id_pc_0 ::(bitvector 32))
(define id_pc_val_0 ::(bitvector 1))
(define int_pending_0 ::(bitvector 1))
(define range_pending_0 ::(bitvector 1))
(define tick_pending_0 ::(bitvector 1))
(define trace_cond_0 ::(bitvector 1))
(define trace_trap_0 ::(bitvector 1))
(define wb_pc_0 ::(bitvector 32))
(define sig_syscall_0 ::(bitvector 1))
(define sig_tick_0 ::(bitvector 1))
(define sig_trap_0 ::(bitvector 1))
(define sr_0 ::(bitvector 17))
(define sr_we_0 ::(bitvector 1))
(define branch_op_0 ::(bitvector 3))
(define clk_0 ::(bitvector 1))
(define datain_0 ::(bitvector 32))
(define dcpu_ack_i_0 ::(bitvector 1))
(define dcpu_err_i_0 ::(bitvector 1))
(define du_dmr1_0 ::(bitvector 25))
(define du_dsr_0 ::(bitvector 14))
(define du_hwbkpt_0 ::(bitvector 1))
(define du_hwbkpt_ls_r_0 ::(bitvector 1))
(define eear_we_0 ::(bitvector 1))
(define epcr_we_0 ::(bitvector 1))
(define esr_we_0 ::(bitvector 1))
(define ex_branch_taken_0 ::(bitvector 1))
(define ex_flushpipe_0 ::(bitvector 1))
(define ex_freeze_0 ::(bitvector 1))
(define ex_void_0 ::(bitvector 1))
(define fpcsr_fpee_0 ::(bitvector 1))
(define genpc_freeze_0 ::(bitvector 1))
(define icpu_ack_i_0 ::(bitvector 1))
(define icpu_err_i_0 ::(bitvector 1))
(define id_flushpipe_0 ::(bitvector 1))
(define id_freeze_0 ::(bitvector 1))
(define if_pc_0 ::(bitvector 32))
(define if_stall_0 ::(bitvector 1))
(define lsu_addr_0 ::(bitvector 32))
(define pc_we_0 ::(bitvector 1))
(define rst_0 ::(bitvector 1))
(define sig_align_0 ::(bitvector 1))
(define sig_dbuserr_0 ::(bitvector 1))
(define sig_dmmufault_0 ::(bitvector 1))
(define sig_dtlbmiss_0 ::(bitvector 1))
(define sig_fp_0 ::(bitvector 1))
(define sig_ibuserr_0 ::(bitvector 1))
(define sig_illegal_0 ::(bitvector 1))
(define sig_immufault_0 ::(bitvector 1))
(define sig_int_0 ::(bitvector 1))
(define sig_itlbmiss_0 ::(bitvector 1))
(define sig_range_0 ::(bitvector 1))
(define to_sr_0 ::(bitvector 17))
(define wb_freeze_0 ::(bitvector 1))
(define spr_dat_npc_1 ::(bitvector 32))
(define spr_dat_ppc_1 ::(bitvector 32))
(define sr_ted_1 ::(bitvector 1))
(define sr_ted_prev_1 ::(bitvector 1))
(define state_1 ::(bitvector 3))
(define abort_ex_1 ::(bitvector 1))
(define abort_mvspr_1 ::(bitvector 1))
(define delayed1_ex_dslot_1 ::(bitvector 1))
(define delayed2_ex_dslot_1 ::(bitvector 1))
(define delayed_iee_1 ::(bitvector 3))
(define delayed_tee_1 ::(bitvector 3))
(define dl_pc_1 ::(bitvector 32))
(define dmr1_bt_1 ::(bitvector 1))
(define dmr1_bt_prev_1 ::(bitvector 1))
(define dmr1_st_1 ::(bitvector 1))
(define dmr1_st_prev_1 ::(bitvector 1))
(define dsr_te_1 ::(bitvector 1))
(define dsr_te_prev_1 ::(bitvector 1))
(define dsx_1 ::(bitvector 1))
(define eear_1 ::(bitvector 32))
(define epcr_1 ::(bitvector 32))
(define esr_1 ::(bitvector 17))
(define ex_dslot_1 ::(bitvector 1))
(define ex_exceptflags_1 ::(bitvector 3))
(define ex_freeze_prev_1 ::(bitvector 1))
(define ex_pc_1 ::(bitvector 32))
(define ex_pc_val_1 ::(bitvector 1))
(define except_flushpipe_1 ::(bitvector 1))
(define except_start_1 ::(bitvector 1))
(define except_started_1 ::(bitvector 1))
(define except_stop_1 ::(bitvector 14))
(define except_trig_1 ::(bitvector 14))
(define except_type_1 ::(bitvector 4))
(define extend_flush_1 ::(bitvector 1))
(define extend_flush_last_1 ::(bitvector 1))
(define fp_pending_1 ::(bitvector 1))
(define id_exceptflags_1 ::(bitvector 3))
(define id_pc_1 ::(bitvector 32))
(define id_pc_val_1 ::(bitvector 1))
(define int_pending_1 ::(bitvector 1))
(define range_pending_1 ::(bitvector 1))
(define tick_pending_1 ::(bitvector 1))
(define trace_cond_1 ::(bitvector 1))
(define trace_trap_1 ::(bitvector 1))
(define wb_pc_1 ::(bitvector 32))
(define sig_syscall_1 ::(bitvector 1))
(define sig_tick_1 ::(bitvector 1))
(define sig_trap_1 ::(bitvector 1))
(define sr_1 ::(bitvector 17))
(define sr_we_1 ::(bitvector 1))
(define branch_op_1 ::(bitvector 3))
(define clk_1 ::(bitvector 1))
(define datain_1 ::(bitvector 32))
(define dcpu_ack_i_1 ::(bitvector 1))
(define dcpu_err_i_1 ::(bitvector 1))
(define du_dmr1_1 ::(bitvector 25))
(define du_dsr_1 ::(bitvector 14))
(define du_hwbkpt_1 ::(bitvector 1))
(define du_hwbkpt_ls_r_1 ::(bitvector 1))
(define eear_we_1 ::(bitvector 1))
(define epcr_we_1 ::(bitvector 1))
(define esr_we_1 ::(bitvector 1))
(define ex_branch_taken_1 ::(bitvector 1))
(define ex_flushpipe_1 ::(bitvector 1))
(define ex_freeze_1 ::(bitvector 1))
(define ex_void_1 ::(bitvector 1))
(define fpcsr_fpee_1 ::(bitvector 1))
(define genpc_freeze_1 ::(bitvector 1))
(define icpu_ack_i_1 ::(bitvector 1))
(define icpu_err_i_1 ::(bitvector 1))
(define id_flushpipe_1 ::(bitvector 1))
(define id_freeze_1 ::(bitvector 1))
(define if_pc_1 ::(bitvector 32))
(define if_stall_1 ::(bitvector 1))
(define lsu_addr_1 ::(bitvector 32))
(define pc_we_1 ::(bitvector 1))
(define rst_1 ::(bitvector 1))
(define sig_align_1 ::(bitvector 1))
(define sig_dbuserr_1 ::(bitvector 1))
(define sig_dmmufault_1 ::(bitvector 1))
(define sig_dtlbmiss_1 ::(bitvector 1))
(define sig_fp_1 ::(bitvector 1))
(define sig_ibuserr_1 ::(bitvector 1))
(define sig_illegal_1 ::(bitvector 1))
(define sig_immufault_1 ::(bitvector 1))
(define sig_int_1 ::(bitvector 1))
(define sig_itlbmiss_1 ::(bitvector 1))
(define sig_range_1 ::(bitvector 1))
(define to_sr_1 ::(bitvector 17))
(define wb_freeze_1 ::(bitvector 1))
(define spr_dat_npc_2 ::(bitvector 32))
(define spr_dat_ppc_2 ::(bitvector 32))
(define sr_ted_2 ::(bitvector 1))
(define sr_ted_prev_2 ::(bitvector 1))
(define state_2 ::(bitvector 3))
(define abort_ex_2 ::(bitvector 1))
(define abort_mvspr_2 ::(bitvector 1))
(define delayed1_ex_dslot_2 ::(bitvector 1))
(define delayed2_ex_dslot_2 ::(bitvector 1))
(define delayed_iee_2 ::(bitvector 3))
(define delayed_tee_2 ::(bitvector 3))
(define dl_pc_2 ::(bitvector 32))
(define dmr1_bt_2 ::(bitvector 1))
(define dmr1_bt_prev_2 ::(bitvector 1))
(define dmr1_st_2 ::(bitvector 1))
(define dmr1_st_prev_2 ::(bitvector 1))
(define dsr_te_2 ::(bitvector 1))
(define dsr_te_prev_2 ::(bitvector 1))
(define dsx_2 ::(bitvector 1))
(define eear_2 ::(bitvector 32))
(define epcr_2 ::(bitvector 32))
(define esr_2 ::(bitvector 17))
(define ex_dslot_2 ::(bitvector 1))
(define ex_exceptflags_2 ::(bitvector 3))
(define ex_freeze_prev_2 ::(bitvector 1))
(define ex_pc_2 ::(bitvector 32))
(define ex_pc_val_2 ::(bitvector 1))
(define except_flushpipe_2 ::(bitvector 1))
(define except_start_2 ::(bitvector 1))
(define except_started_2 ::(bitvector 1))
(define except_stop_2 ::(bitvector 14))
(define except_trig_2 ::(bitvector 14))
(define except_type_2 ::(bitvector 4))
(define extend_flush_2 ::(bitvector 1))
(define extend_flush_last_2 ::(bitvector 1))
(define fp_pending_2 ::(bitvector 1))
(define id_exceptflags_2 ::(bitvector 3))
(define id_pc_2 ::(bitvector 32))
(define id_pc_val_2 ::(bitvector 1))
(define int_pending_2 ::(bitvector 1))
(define range_pending_2 ::(bitvector 1))
(define tick_pending_2 ::(bitvector 1))
(define trace_cond_2 ::(bitvector 1))
(define trace_trap_2 ::(bitvector 1))
(define wb_pc_2 ::(bitvector 32))
(define sig_syscall_2 ::(bitvector 1))
(define sig_tick_2 ::(bitvector 1))
(define sig_trap_2 ::(bitvector 1))
(define sr_2 ::(bitvector 17))
(define sr_we_2 ::(bitvector 1))
(define branch_op_2 ::(bitvector 3))
(define clk_2 ::(bitvector 1))
(define datain_2 ::(bitvector 32))
(define dcpu_ack_i_2 ::(bitvector 1))
(define dcpu_err_i_2 ::(bitvector 1))
(define du_dmr1_2 ::(bitvector 25))
(define du_dsr_2 ::(bitvector 14))
(define du_hwbkpt_2 ::(bitvector 1))
(define du_hwbkpt_ls_r_2 ::(bitvector 1))
(define eear_we_2 ::(bitvector 1))
(define epcr_we_2 ::(bitvector 1))
(define esr_we_2 ::(bitvector 1))
(define ex_branch_taken_2 ::(bitvector 1))
(define ex_flushpipe_2 ::(bitvector 1))
(define ex_freeze_2 ::(bitvector 1))
(define ex_void_2 ::(bitvector 1))
(define fpcsr_fpee_2 ::(bitvector 1))
(define genpc_freeze_2 ::(bitvector 1))
(define icpu_ack_i_2 ::(bitvector 1))
(define icpu_err_i_2 ::(bitvector 1))
(define id_flushpipe_2 ::(bitvector 1))
(define id_freeze_2 ::(bitvector 1))
(define if_pc_2 ::(bitvector 32))
(define if_stall_2 ::(bitvector 1))
(define lsu_addr_2 ::(bitvector 32))
(define pc_we_2 ::(bitvector 1))
(define rst_2 ::(bitvector 1))
(define sig_align_2 ::(bitvector 1))
(define sig_dbuserr_2 ::(bitvector 1))
(define sig_dmmufault_2 ::(bitvector 1))
(define sig_dtlbmiss_2 ::(bitvector 1))
(define sig_fp_2 ::(bitvector 1))
(define sig_ibuserr_2 ::(bitvector 1))
(define sig_illegal_2 ::(bitvector 1))
(define sig_immufault_2 ::(bitvector 1))
(define sig_int_2 ::(bitvector 1))
(define sig_itlbmiss_2 ::(bitvector 1))
(define sig_range_2 ::(bitvector 1))
(define to_sr_2 ::(bitvector 17))
(define wb_freeze_2 ::(bitvector 1))
(define spr_dat_npc_3 ::(bitvector 32))
(define spr_dat_ppc_3 ::(bitvector 32))
(define sr_ted_3 ::(bitvector 1))
(define sr_ted_prev_3 ::(bitvector 1))
(define state_3 ::(bitvector 3))
(define abort_ex_3 ::(bitvector 1))
(define abort_mvspr_3 ::(bitvector 1))
(define delayed1_ex_dslot_3 ::(bitvector 1))
(define delayed2_ex_dslot_3 ::(bitvector 1))
(define delayed_iee_3 ::(bitvector 3))
(define delayed_tee_3 ::(bitvector 3))
(define dl_pc_3 ::(bitvector 32))
(define dmr1_bt_3 ::(bitvector 1))
(define dmr1_bt_prev_3 ::(bitvector 1))
(define dmr1_st_3 ::(bitvector 1))
(define dmr1_st_prev_3 ::(bitvector 1))
(define dsr_te_3 ::(bitvector 1))
(define dsr_te_prev_3 ::(bitvector 1))
(define dsx_3 ::(bitvector 1))
(define eear_3 ::(bitvector 32))
(define epcr_3 ::(bitvector 32))
(define esr_3 ::(bitvector 17))
(define ex_dslot_3 ::(bitvector 1))
(define ex_exceptflags_3 ::(bitvector 3))
(define ex_freeze_prev_3 ::(bitvector 1))
(define ex_pc_3 ::(bitvector 32))
(define ex_pc_val_3 ::(bitvector 1))
(define except_flushpipe_3 ::(bitvector 1))
(define except_start_3 ::(bitvector 1))
(define except_started_3 ::(bitvector 1))
(define except_stop_3 ::(bitvector 14))
(define except_trig_3 ::(bitvector 14))
(define except_type_3 ::(bitvector 4))
(define extend_flush_3 ::(bitvector 1))
(define extend_flush_last_3 ::(bitvector 1))
(define fp_pending_3 ::(bitvector 1))
(define id_exceptflags_3 ::(bitvector 3))
(define id_pc_3 ::(bitvector 32))
(define id_pc_val_3 ::(bitvector 1))
(define int_pending_3 ::(bitvector 1))
(define range_pending_3 ::(bitvector 1))
(define tick_pending_3 ::(bitvector 1))
(define trace_cond_3 ::(bitvector 1))
(define trace_trap_3 ::(bitvector 1))
(define wb_pc_3 ::(bitvector 32))
(define sig_syscall_3 ::(bitvector 1))
(define sig_tick_3 ::(bitvector 1))
(define sig_trap_3 ::(bitvector 1))
(define sr_3 ::(bitvector 17))
(define sr_we_3 ::(bitvector 1))
(define branch_op_3 ::(bitvector 3))
(define clk_3 ::(bitvector 1))
(define datain_3 ::(bitvector 32))
(define dcpu_ack_i_3 ::(bitvector 1))
(define dcpu_err_i_3 ::(bitvector 1))
(define du_dmr1_3 ::(bitvector 25))
(define du_dsr_3 ::(bitvector 14))
(define du_hwbkpt_3 ::(bitvector 1))
(define du_hwbkpt_ls_r_3 ::(bitvector 1))
(define eear_we_3 ::(bitvector 1))
(define epcr_we_3 ::(bitvector 1))
(define esr_we_3 ::(bitvector 1))
(define ex_branch_taken_3 ::(bitvector 1))
(define ex_flushpipe_3 ::(bitvector 1))
(define ex_freeze_3 ::(bitvector 1))
(define ex_void_3 ::(bitvector 1))
(define fpcsr_fpee_3 ::(bitvector 1))
(define genpc_freeze_3 ::(bitvector 1))
(define icpu_ack_i_3 ::(bitvector 1))
(define icpu_err_i_3 ::(bitvector 1))
(define id_flushpipe_3 ::(bitvector 1))
(define id_freeze_3 ::(bitvector 1))
(define if_pc_3 ::(bitvector 32))
(define if_stall_3 ::(bitvector 1))
(define lsu_addr_3 ::(bitvector 32))
(define pc_we_3 ::(bitvector 1))
(define rst_3 ::(bitvector 1))
(define sig_align_3 ::(bitvector 1))
(define sig_dbuserr_3 ::(bitvector 1))
(define sig_dmmufault_3 ::(bitvector 1))
(define sig_dtlbmiss_3 ::(bitvector 1))
(define sig_fp_3 ::(bitvector 1))
(define sig_ibuserr_3 ::(bitvector 1))
(define sig_illegal_3 ::(bitvector 1))
(define sig_immufault_3 ::(bitvector 1))
(define sig_int_3 ::(bitvector 1))
(define sig_itlbmiss_3 ::(bitvector 1))
(define sig_range_3 ::(bitvector 1))
(define to_sr_3 ::(bitvector 17))
(define wb_freeze_3 ::(bitvector 1))
(assert (= spr_dat_npc_0 0b00000000000000000000000000000000))
(assert (= spr_dat_ppc_0 0b00000000000000000000000000000000))
(assert (= sr_ted_0 0b0))
(assert (= sr_ted_prev_0 0b0))
(assert (= state_0 0b000))
(assert (= abort_ex_0 0b0))
(assert (= abort_mvspr_0 0b0))
(assert (= delayed1_ex_dslot_0 0b0))
(assert (= delayed2_ex_dslot_0 0b0))
(assert (= delayed_iee_0 0b000))
(assert (= delayed_tee_0 0b000))
(assert (= dl_pc_0 0b00000000000000000000000000000000))
(assert (= dmr1_bt_0 0b0))
(assert (= dmr1_bt_prev_0 0b0))
(assert (= dmr1_st_0 0b0))
(assert (= dmr1_st_prev_0 0b0))
(assert (= dsr_te_0 0b0))
(assert (= dsr_te_prev_0 0b0))
(assert (= dsx_0 0b0))
(assert (= eear_0 0b00000000000000000000000000000000))
(assert (= epcr_0 0b00000000000000000000000000000000))
(assert (= esr_0 0b00000000000000000))
(assert (= ex_dslot_0 0b0))
(assert (= ex_exceptflags_0 0b000))
(assert (= ex_freeze_prev_0 0b0))
(assert (= ex_pc_0 0b00000000000000000000000000000000))
(assert (= ex_pc_val_0 0b0))
(assert (= except_flushpipe_0 0b0))
(assert (= except_start_0 0b0))
(assert (= except_started_0 0b0))
(assert (= except_stop_0 0b00000000000000))
(assert (= except_trig_0 0b00000000000000))
(assert (= except_type_0 0b0000))
(assert (= extend_flush_0 0b0))
(assert (= extend_flush_last_0 0b0))
(assert (= fp_pending_0 0b0))
(assert (= id_exceptflags_0 0b000))
(assert (= id_pc_0 0b00000000000000000000000000000000))
(assert (= id_pc_val_0 0b0))
(assert (= int_pending_0 0b0))
(assert (= range_pending_0 0b0))
(assert (= tick_pending_0 0b0))
(assert (= trace_cond_0 0b0))
(assert (= trace_trap_0 0b0))
(assert (= wb_pc_0 0b00000000000000000000000000000000))

(define trace_cond_4 ::(bitvector 1))
(define abort_ex_4 ::(bitvector 1))
(define abort_mvspr_4 ::(bitvector 1))
