
build/debug/Prova.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08002aac  08002aac  00003aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b78  08002b78  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002b78  08002b78  0000405c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002b78  08002b78  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b78  08002b78  00003b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b7c  08002b7c  00003b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002b80  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000005c  08002bdc  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08002bdc  00004328  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00004084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fbfb  00000000  00000000  000040bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000238c  00000000  00000000  00013cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00005fc2  00000000  00000000  00016044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000978  00000000  00000000  0001c008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007ff  00000000  00000000  0001c980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c183  00000000  00000000  0001d17f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000034e7  00000000  00000000  00029302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001668  00000000  00000000  0002c7ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000186  00000000  00000000  0002de54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <strlen>:
 80000c0:	2300      	movs	r3, #0
 80000c2:	5cc2      	ldrb	r2, [r0, r3]
 80000c4:	3301      	adds	r3, #1
 80000c6:	2a00      	cmp	r2, #0
 80000c8:	d1fb      	bne.n	80000c2 <strlen+0x2>
 80000ca:	1e58      	subs	r0, r3, #1
 80000cc:	4770      	bx	lr
	...

080000d0 <__gnu_thumb1_case_shi>:
 80000d0:	b403      	push	{r0, r1}
 80000d2:	4671      	mov	r1, lr
 80000d4:	0849      	lsrs	r1, r1, #1
 80000d6:	0040      	lsls	r0, r0, #1
 80000d8:	0049      	lsls	r1, r1, #1
 80000da:	5e09      	ldrsh	r1, [r1, r0]
 80000dc:	0049      	lsls	r1, r1, #1
 80000de:	448e      	add	lr, r1
 80000e0:	bc03      	pop	{r0, r1}
 80000e2:	4770      	bx	lr

080000e4 <__udivsi3>:
 80000e4:	2200      	movs	r2, #0
 80000e6:	0843      	lsrs	r3, r0, #1
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d374      	bcc.n	80001d6 <__udivsi3+0xf2>
 80000ec:	0903      	lsrs	r3, r0, #4
 80000ee:	428b      	cmp	r3, r1
 80000f0:	d35f      	bcc.n	80001b2 <__udivsi3+0xce>
 80000f2:	0a03      	lsrs	r3, r0, #8
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d344      	bcc.n	8000182 <__udivsi3+0x9e>
 80000f8:	0b03      	lsrs	r3, r0, #12
 80000fa:	428b      	cmp	r3, r1
 80000fc:	d328      	bcc.n	8000150 <__udivsi3+0x6c>
 80000fe:	0c03      	lsrs	r3, r0, #16
 8000100:	428b      	cmp	r3, r1
 8000102:	d30d      	bcc.n	8000120 <__udivsi3+0x3c>
 8000104:	22ff      	movs	r2, #255	@ 0xff
 8000106:	0209      	lsls	r1, r1, #8
 8000108:	ba12      	rev	r2, r2
 800010a:	0c03      	lsrs	r3, r0, #16
 800010c:	428b      	cmp	r3, r1
 800010e:	d302      	bcc.n	8000116 <__udivsi3+0x32>
 8000110:	1212      	asrs	r2, r2, #8
 8000112:	0209      	lsls	r1, r1, #8
 8000114:	d065      	beq.n	80001e2 <__udivsi3+0xfe>
 8000116:	0b03      	lsrs	r3, r0, #12
 8000118:	428b      	cmp	r3, r1
 800011a:	d319      	bcc.n	8000150 <__udivsi3+0x6c>
 800011c:	e000      	b.n	8000120 <__udivsi3+0x3c>
 800011e:	0a09      	lsrs	r1, r1, #8
 8000120:	0bc3      	lsrs	r3, r0, #15
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x46>
 8000126:	03cb      	lsls	r3, r1, #15
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0b83      	lsrs	r3, r0, #14
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x52>
 8000132:	038b      	lsls	r3, r1, #14
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0b43      	lsrs	r3, r0, #13
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x5e>
 800013e:	034b      	lsls	r3, r1, #13
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x6a>
 800014a:	030b      	lsls	r3, r1, #12
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0ac3      	lsrs	r3, r0, #11
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x76>
 8000156:	02cb      	lsls	r3, r1, #11
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0a83      	lsrs	r3, r0, #10
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x82>
 8000162:	028b      	lsls	r3, r1, #10
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0a43      	lsrs	r3, r0, #9
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x8e>
 800016e:	024b      	lsls	r3, r1, #9
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0a03      	lsrs	r3, r0, #8
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x9a>
 800017a:	020b      	lsls	r3, r1, #8
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	d2cd      	bcs.n	800011e <__udivsi3+0x3a>
 8000182:	09c3      	lsrs	r3, r0, #7
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xa8>
 8000188:	01cb      	lsls	r3, r1, #7
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	0983      	lsrs	r3, r0, #6
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xb4>
 8000194:	018b      	lsls	r3, r1, #6
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0943      	lsrs	r3, r0, #5
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xc0>
 80001a0:	014b      	lsls	r3, r1, #5
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0903      	lsrs	r3, r0, #4
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xcc>
 80001ac:	010b      	lsls	r3, r1, #4
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	08c3      	lsrs	r3, r0, #3
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xd8>
 80001b8:	00cb      	lsls	r3, r1, #3
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0883      	lsrs	r3, r0, #2
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xe4>
 80001c4:	008b      	lsls	r3, r1, #2
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0843      	lsrs	r3, r0, #1
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xf0>
 80001d0:	004b      	lsls	r3, r1, #1
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	1a41      	subs	r1, r0, r1
 80001d8:	d200      	bcs.n	80001dc <__udivsi3+0xf8>
 80001da:	4601      	mov	r1, r0
 80001dc:	4152      	adcs	r2, r2
 80001de:	4610      	mov	r0, r2
 80001e0:	4770      	bx	lr
 80001e2:	e7ff      	b.n	80001e4 <__udivsi3+0x100>
 80001e4:	b501      	push	{r0, lr}
 80001e6:	2000      	movs	r0, #0
 80001e8:	f000 f806 	bl	80001f8 <__aeabi_idiv0>
 80001ec:	bd02      	pop	{r1, pc}
 80001ee:	46c0      	nop			@ (mov r8, r8)

080001f0 <__aeabi_uidivmod>:
 80001f0:	2900      	cmp	r1, #0
 80001f2:	d0f7      	beq.n	80001e4 <__udivsi3+0x100>
 80001f4:	e776      	b.n	80000e4 <__udivsi3>
 80001f6:	4770      	bx	lr

080001f8 <__aeabi_idiv0>:
 80001f8:	4770      	bx	lr
 80001fa:	46c0      	nop			@ (mov r8, r8)

080001fc <__do_global_dtors_aux>:
 80001fc:	b510      	push	{r4, lr}
 80001fe:	4c06      	ldr	r4, [pc, #24]	@ (8000218 <__do_global_dtors_aux+0x1c>)
 8000200:	7823      	ldrb	r3, [r4, #0]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d107      	bne.n	8000216 <__do_global_dtors_aux+0x1a>
 8000206:	4b05      	ldr	r3, [pc, #20]	@ (800021c <__do_global_dtors_aux+0x20>)
 8000208:	2b00      	cmp	r3, #0
 800020a:	d002      	beq.n	8000212 <__do_global_dtors_aux+0x16>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x24>)
 800020e:	e000      	b.n	8000212 <__do_global_dtors_aux+0x16>
 8000210:	bf00      	nop
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	08002a94 	.word	0x08002a94

08000224 <frame_dummy>:
 8000224:	4b04      	ldr	r3, [pc, #16]	@ (8000238 <frame_dummy+0x14>)
 8000226:	b510      	push	{r4, lr}
 8000228:	2b00      	cmp	r3, #0
 800022a:	d003      	beq.n	8000234 <frame_dummy+0x10>
 800022c:	4903      	ldr	r1, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	4804      	ldr	r0, [pc, #16]	@ (8000240 <frame_dummy+0x1c>)
 8000230:	e000      	b.n	8000234 <frame_dummy+0x10>
 8000232:	bf00      	nop
 8000234:	bd10      	pop	{r4, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)
 8000238:	00000000 	.word	0x00000000
 800023c:	20000060 	.word	0x20000060
 8000240:	08002a94 	.word	0x08002a94

08000244 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000244:	b084      	sub	sp, #16
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000246:	4b0d      	ldr	r3, [pc, #52]	@ (800027c <MX_GPIO_Init+0x38>)
 8000248:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800024a:	2204      	movs	r2, #4
 800024c:	4311      	orrs	r1, r2
 800024e:	6359      	str	r1, [r3, #52]	@ 0x34
 8000250:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000252:	400a      	ands	r2, r1
 8000254:	9201      	str	r2, [sp, #4]
 8000256:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000258:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800025a:	2220      	movs	r2, #32
 800025c:	4311      	orrs	r1, r2
 800025e:	6359      	str	r1, [r3, #52]	@ 0x34
 8000260:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000262:	400a      	ands	r2, r1
 8000264:	9202      	str	r2, [sp, #8]
 8000266:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000268:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800026a:	2201      	movs	r2, #1
 800026c:	4311      	orrs	r1, r2
 800026e:	6359      	str	r1, [r3, #52]	@ 0x34
 8000270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000272:	401a      	ands	r2, r3
 8000274:	9203      	str	r2, [sp, #12]
 8000276:	9b03      	ldr	r3, [sp, #12]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000278:	b004      	add	sp, #16
 800027a:	4770      	bx	lr
 800027c:	40021000 	.word	0x40021000

08000280 <MX_DMA_Init>:
{
 8000280:	b500      	push	{lr}
 8000282:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000284:	4a09      	ldr	r2, [pc, #36]	@ (80002ac <MX_DMA_Init+0x2c>)
 8000286:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8000288:	2301      	movs	r3, #1
 800028a:	4319      	orrs	r1, r3
 800028c:	6391      	str	r1, [r2, #56]	@ 0x38
 800028e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000290:	4013      	ands	r3, r2
 8000292:	9301      	str	r3, [sp, #4]
 8000294:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000296:	2200      	movs	r2, #0
 8000298:	2100      	movs	r1, #0
 800029a:	2009      	movs	r0, #9
 800029c:	f000 fd7a 	bl	8000d94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80002a0:	2009      	movs	r0, #9
 80002a2:	f000 fd7b 	bl	8000d9c <HAL_NVIC_EnableIRQ>
}
 80002a6:	b003      	add	sp, #12
 80002a8:	bd00      	pop	{pc}
 80002aa:	46c0      	nop			@ (mov r8, r8)
 80002ac:	40021000 	.word	0x40021000

080002b0 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002b0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002b2:	e7fe      	b.n	80002b2 <Error_Handler+0x2>

080002b4 <MX_ADC1_Init>:
{
 80002b4:	b500      	push	{lr}
 80002b6:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80002b8:	220c      	movs	r2, #12
 80002ba:	2100      	movs	r1, #0
 80002bc:	a801      	add	r0, sp, #4
 80002be:	f001 ff65 	bl	800218c <memset>
  hadc1.Instance = ADC1;
 80002c2:	4819      	ldr	r0, [pc, #100]	@ (8000328 <MX_ADC1_Init+0x74>)
 80002c4:	4b19      	ldr	r3, [pc, #100]	@ (800032c <MX_ADC1_Init+0x78>)
 80002c6:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	05db      	lsls	r3, r3, #23
 80002cc:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ce:	2300      	movs	r3, #0
 80002d0:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002d2:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80002d4:	2280      	movs	r2, #128	@ 0x80
 80002d6:	0612      	lsls	r2, r2, #24
 80002d8:	6102      	str	r2, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002da:	2204      	movs	r2, #4
 80002dc:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002de:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80002e0:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002e2:	7683      	strb	r3, [r0, #26]
  hadc1.Init.NbrOfConversion = 1;
 80002e4:	3a03      	subs	r2, #3
 80002e6:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002e8:	321f      	adds	r2, #31
 80002ea:	5483      	strb	r3, [r0, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002ec:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002ee:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002f0:	320c      	adds	r2, #12
 80002f2:	5483      	strb	r3, [r0, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80002f4:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80002f6:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80002f8:	3210      	adds	r2, #16
 80002fa:	5483      	strb	r3, [r0, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80002fc:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002fe:	f000 f911 	bl	8000524 <HAL_ADC_Init>
 8000302:	2800      	cmp	r0, #0
 8000304:	d10b      	bne.n	800031e <MX_ADC1_Init+0x6a>
  sConfig.Channel = ADC_CHANNEL_4;
 8000306:	a901      	add	r1, sp, #4
 8000308:	4b09      	ldr	r3, [pc, #36]	@ (8000330 <MX_ADC1_Init+0x7c>)
 800030a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800030c:	2301      	movs	r3, #1
 800030e:	604b      	str	r3, [r1, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000310:	4805      	ldr	r0, [pc, #20]	@ (8000328 <MX_ADC1_Init+0x74>)
 8000312:	f000 fa87 	bl	8000824 <HAL_ADC_ConfigChannel>
 8000316:	2800      	cmp	r0, #0
 8000318:	d103      	bne.n	8000322 <MX_ADC1_Init+0x6e>
}
 800031a:	b005      	add	sp, #20
 800031c:	bd00      	pop	{pc}
    Error_Handler();
 800031e:	f7ff ffc7 	bl	80002b0 <Error_Handler>
    Error_Handler();
 8000322:	f7ff ffc5 	bl	80002b0 <Error_Handler>
 8000326:	46c0      	nop			@ (mov r8, r8)
 8000328:	20000168 	.word	0x20000168
 800032c:	40012400 	.word	0x40012400
 8000330:	10000010 	.word	0x10000010

08000334 <MX_USART2_UART_Init>:
{
 8000334:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8000336:	480c      	ldr	r0, [pc, #48]	@ (8000368 <MX_USART2_UART_Init+0x34>)
 8000338:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <MX_USART2_UART_Init+0x38>)
 800033a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800033c:	23e1      	movs	r3, #225	@ 0xe1
 800033e:	025b      	lsls	r3, r3, #9
 8000340:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000342:	2300      	movs	r3, #0
 8000344:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000346:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000348:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800034a:	220c      	movs	r2, #12
 800034c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800034e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000350:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000352:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000354:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000356:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000358:	f001 fdb6 	bl	8001ec8 <HAL_UART_Init>
 800035c:	2800      	cmp	r0, #0
 800035e:	d100      	bne.n	8000362 <MX_USART2_UART_Init+0x2e>
}
 8000360:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000362:	f7ff ffa5 	bl	80002b0 <Error_Handler>
 8000366:	46c0      	nop			@ (mov r8, r8)
 8000368:	20000078 	.word	0x20000078
 800036c:	40004400 	.word	0x40004400

08000370 <SystemClock_Config>:
{
 8000370:	b510      	push	{r4, lr}
 8000372:	b08c      	sub	sp, #48	@ 0x30
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000374:	ac05      	add	r4, sp, #20
 8000376:	221c      	movs	r2, #28
 8000378:	2100      	movs	r1, #0
 800037a:	0020      	movs	r0, r4
 800037c:	f001 ff06 	bl	800218c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000380:	2214      	movs	r2, #20
 8000382:	2100      	movs	r1, #0
 8000384:	4668      	mov	r0, sp
 8000386:	f001 ff01 	bl	800218c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800038a:	4912      	ldr	r1, [pc, #72]	@ (80003d4 <SystemClock_Config+0x64>)
 800038c:	680b      	ldr	r3, [r1, #0]
 800038e:	2207      	movs	r2, #7
 8000390:	4393      	bics	r3, r2
 8000392:	3a06      	subs	r2, #6
 8000394:	4313      	orrs	r3, r2
 8000396:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000398:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800039a:	2380      	movs	r3, #128	@ 0x80
 800039c:	025b      	lsls	r3, r3, #9
 800039e:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a0:	0020      	movs	r0, r4
 80003a2:	f000 ffc3 	bl	800132c <HAL_RCC_OscConfig>
 80003a6:	2800      	cmp	r0, #0
 80003a8:	d10f      	bne.n	80003ca <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	4668      	mov	r0, sp
 80003ac:	2307      	movs	r3, #7
 80003ae:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80003b0:	3b06      	subs	r3, #6
 80003b2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003b4:	2300      	movs	r3, #0
 80003b6:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80003b8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80003ba:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003bc:	2101      	movs	r1, #1
 80003be:	f001 f941 	bl	8001644 <HAL_RCC_ClockConfig>
 80003c2:	2800      	cmp	r0, #0
 80003c4:	d103      	bne.n	80003ce <SystemClock_Config+0x5e>
}
 80003c6:	b00c      	add	sp, #48	@ 0x30
 80003c8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80003ca:	f7ff ff71 	bl	80002b0 <Error_Handler>
    Error_Handler();
 80003ce:	f7ff ff6f 	bl	80002b0 <Error_Handler>
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	40022000 	.word	0x40022000

080003d8 <main>:
{
 80003d8:	b570      	push	{r4, r5, r6, lr}
 80003da:	b08e      	sub	sp, #56	@ 0x38
  HAL_Init();
 80003dc:	f000 f872 	bl	80004c4 <HAL_Init>
  SystemClock_Config();
 80003e0:	f7ff ffc6 	bl	8000370 <SystemClock_Config>
  MX_GPIO_Init();
 80003e4:	f7ff ff2e 	bl	8000244 <MX_GPIO_Init>
  MX_DMA_Init();
 80003e8:	f7ff ff4a 	bl	8000280 <MX_DMA_Init>
  MX_ADC1_Init();
 80003ec:	f7ff ff62 	bl	80002b4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80003f0:	f7ff ffa0 	bl	8000334 <MX_USART2_UART_Init>
  BSP_LED_Init(LED_GREEN);
 80003f4:	2000      	movs	r0, #0
 80003f6:	f001 fdb5 	bl	8001f64 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80003fa:	2101      	movs	r1, #1
 80003fc:	2000      	movs	r0, #0
 80003fe:	f001 fdf3 	bl	8001fe8 <BSP_PB_Init>
    HAL_ADC_Start(&hadc1);                             // Avvia la conversione
 8000402:	4d15      	ldr	r5, [pc, #84]	@ (8000458 <main+0x80>)
 8000404:	0028      	movs	r0, r5
 8000406:	f000 fbdd 	bl	8000bc4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);  // Attende fine conversione
 800040a:	2601      	movs	r6, #1
 800040c:	4276      	negs	r6, r6
 800040e:	0031      	movs	r1, r6
 8000410:	0028      	movs	r0, r5
 8000412:	f000 f9a7 	bl	8000764 <HAL_ADC_PollForConversion>
    uint32_t adcValue = HAL_ADC_GetValue(&hadc1);      // Legge il valore ADC
 8000416:	0028      	movs	r0, r5
 8000418:	f000 fa00 	bl	800081c <HAL_ADC_GetValue>
 800041c:	0004      	movs	r4, r0
    HAL_ADC_Stop(&hadc1);                              // Ferma ADC
 800041e:	0028      	movs	r0, r5
 8000420:	f000 fc4a 	bl	8000cb8 <HAL_ADC_Stop>
    uint32_t voltage_mv = (adcValue * 3300) / 4095;
 8000424:	480d      	ldr	r0, [pc, #52]	@ (800045c <main+0x84>)
 8000426:	4360      	muls	r0, r4
 8000428:	490d      	ldr	r1, [pc, #52]	@ (8000460 <main+0x88>)
 800042a:	f7ff fe5b 	bl	80000e4 <__udivsi3>
 800042e:	0003      	movs	r3, r0
    sprintf(msg, "ADC=%lu -> %lu mV\r\n", adcValue, voltage_mv);
 8000430:	490c      	ldr	r1, [pc, #48]	@ (8000464 <main+0x8c>)
 8000432:	ad01      	add	r5, sp, #4
 8000434:	0022      	movs	r2, r4
 8000436:	0028      	movs	r0, r5
 8000438:	f001 fe86 	bl	8002148 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800043c:	0028      	movs	r0, r5
 800043e:	f7ff fe3f 	bl	80000c0 <strlen>
 8000442:	b282      	uxth	r2, r0
 8000444:	4808      	ldr	r0, [pc, #32]	@ (8000468 <main+0x90>)
 8000446:	0033      	movs	r3, r6
 8000448:	0029      	movs	r1, r5
 800044a:	f001 fc56 	bl	8001cfa <HAL_UART_Transmit>
    HAL_Delay(500); // mezzo secondo di pausa 
 800044e:	20fa      	movs	r0, #250	@ 0xfa
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	f000 f855 	bl	8000500 <HAL_Delay>
  while (1)
 8000456:	e7d4      	b.n	8000402 <main+0x2a>
 8000458:	20000168 	.word	0x20000168
 800045c:	00000ce4 	.word	0x00000ce4
 8000460:	00000fff 	.word	0x00000fff
 8000464:	08002aac 	.word	0x08002aac
 8000468:	20000078 	.word	0x20000078

0800046c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800046c:	b510      	push	{r4, lr}
 800046e:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000470:	4b11      	ldr	r3, [pc, #68]	@ (80004b8 <HAL_InitTick+0x4c>)
 8000472:	7819      	ldrb	r1, [r3, #0]
 8000474:	2900      	cmp	r1, #0
 8000476:	d101      	bne.n	800047c <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000478:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800047a:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800047c:	20fa      	movs	r0, #250	@ 0xfa
 800047e:	0080      	lsls	r0, r0, #2
 8000480:	f7ff fe30 	bl	80000e4 <__udivsi3>
 8000484:	0001      	movs	r1, r0
 8000486:	4b0d      	ldr	r3, [pc, #52]	@ (80004bc <HAL_InitTick+0x50>)
 8000488:	6818      	ldr	r0, [r3, #0]
 800048a:	f7ff fe2b 	bl	80000e4 <__udivsi3>
 800048e:	f000 fc91 	bl	8000db4 <HAL_SYSTICK_Config>
 8000492:	2800      	cmp	r0, #0
 8000494:	d10d      	bne.n	80004b2 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000496:	2c03      	cmp	r4, #3
 8000498:	d901      	bls.n	800049e <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800049a:	2001      	movs	r0, #1
 800049c:	e7ed      	b.n	800047a <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800049e:	3001      	adds	r0, #1
 80004a0:	2200      	movs	r2, #0
 80004a2:	0021      	movs	r1, r4
 80004a4:	4240      	negs	r0, r0
 80004a6:	f000 fc75 	bl	8000d94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004aa:	4b05      	ldr	r3, [pc, #20]	@ (80004c0 <HAL_InitTick+0x54>)
 80004ac:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80004ae:	2000      	movs	r0, #0
 80004b0:	e7e3      	b.n	800047a <HAL_InitTick+0xe>
      status = HAL_ERROR;
 80004b2:	2001      	movs	r0, #1
 80004b4:	e7e1      	b.n	800047a <HAL_InitTick+0xe>
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	20000000 	.word	0x20000000
 80004bc:	20000008 	.word	0x20000008
 80004c0:	20000004 	.word	0x20000004

080004c4 <HAL_Init>:
{
 80004c4:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004c6:	2003      	movs	r0, #3
 80004c8:	f7ff ffd0 	bl	800046c <HAL_InitTick>
 80004cc:	1e04      	subs	r4, r0, #0
 80004ce:	d002      	beq.n	80004d6 <HAL_Init+0x12>
    status = HAL_ERROR;
 80004d0:	2401      	movs	r4, #1
}
 80004d2:	0020      	movs	r0, r4
 80004d4:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80004d6:	f000 fe81 	bl	80011dc <HAL_MspInit>
 80004da:	e7fa      	b.n	80004d2 <HAL_Init+0xe>

080004dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80004dc:	4b03      	ldr	r3, [pc, #12]	@ (80004ec <HAL_IncTick+0x10>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	4a03      	ldr	r2, [pc, #12]	@ (80004f0 <HAL_IncTick+0x14>)
 80004e2:	6811      	ldr	r1, [r2, #0]
 80004e4:	185b      	adds	r3, r3, r1
 80004e6:	6013      	str	r3, [r2, #0]
}
 80004e8:	4770      	bx	lr
 80004ea:	46c0      	nop			@ (mov r8, r8)
 80004ec:	20000000 	.word	0x20000000
 80004f0:	200001cc 	.word	0x200001cc

080004f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004f4:	4b01      	ldr	r3, [pc, #4]	@ (80004fc <HAL_GetTick+0x8>)
 80004f6:	6818      	ldr	r0, [r3, #0]
}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)
 80004fc:	200001cc 	.word	0x200001cc

08000500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000504:	f7ff fff6 	bl	80004f4 <HAL_GetTick>
 8000508:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800050a:	1c63      	adds	r3, r4, #1
 800050c:	d002      	beq.n	8000514 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800050e:	4b04      	ldr	r3, [pc, #16]	@ (8000520 <HAL_Delay+0x20>)
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000514:	f7ff ffee 	bl	80004f4 <HAL_GetTick>
 8000518:	1b40      	subs	r0, r0, r5
 800051a:	42a0      	cmp	r0, r4
 800051c:	d3fa      	bcc.n	8000514 <HAL_Delay+0x14>
  {
  }
}
 800051e:	bd70      	pop	{r4, r5, r6, pc}
 8000520:	20000000 	.word	0x20000000

08000524 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	b083      	sub	sp, #12
 8000528:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800052a:	2300      	movs	r3, #0
 800052c:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800052e:	2800      	cmp	r0, #0
 8000530:	d100      	bne.n	8000534 <HAL_ADC_Init+0x10>
 8000532:	e105      	b.n	8000740 <HAL_ADC_Init+0x21c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000534:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8000536:	2b00      	cmp	r3, #0
 8000538:	d012      	beq.n	8000560 <HAL_ADC_Init+0x3c>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800053a:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800053c:	689a      	ldr	r2, [r3, #8]
 800053e:	00d2      	lsls	r2, r2, #3
 8000540:	d41b      	bmi.n	800057a <HAL_ADC_Init+0x56>
  MODIFY_REG(ADCx->CR,
 8000542:	6899      	ldr	r1, [r3, #8]
 8000544:	4a7f      	ldr	r2, [pc, #508]	@ (8000744 <HAL_ADC_Init+0x220>)
 8000546:	4011      	ands	r1, r2
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	0552      	lsls	r2, r2, #21
 800054c:	430a      	orrs	r2, r1
 800054e:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000550:	4b7d      	ldr	r3, [pc, #500]	@ (8000748 <HAL_ADC_Init+0x224>)
 8000552:	6818      	ldr	r0, [r3, #0]
 8000554:	497d      	ldr	r1, [pc, #500]	@ (800074c <HAL_ADC_Init+0x228>)
 8000556:	f7ff fdc5 	bl	80000e4 <__udivsi3>
 800055a:	0040      	lsls	r0, r0, #1
 800055c:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800055e:	e009      	b.n	8000574 <HAL_ADC_Init+0x50>
    HAL_ADC_MspInit(hadc);
 8000560:	f000 fe54 	bl	800120c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000564:	2300      	movs	r3, #0
 8000566:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8000568:	2254      	movs	r2, #84	@ 0x54
 800056a:	54a3      	strb	r3, [r4, r2]
 800056c:	e7e5      	b.n	800053a <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 800056e:	9b01      	ldr	r3, [sp, #4]
 8000570:	3b01      	subs	r3, #1
 8000572:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000574:	9b01      	ldr	r3, [sp, #4]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d1f9      	bne.n	800056e <HAL_ADC_Init+0x4a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800057a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800057c:	689a      	ldr	r2, [r3, #8]
 800057e:	00d2      	lsls	r2, r2, #3
 8000580:	d500      	bpl.n	8000584 <HAL_ADC_Init+0x60>
 8000582:	e09d      	b.n	80006c0 <HAL_ADC_Init+0x19c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000584:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000586:	2110      	movs	r1, #16
 8000588:	430a      	orrs	r2, r1
 800058a:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800058c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800058e:	390f      	subs	r1, #15
 8000590:	430a      	orrs	r2, r1
 8000592:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000594:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000596:	689a      	ldr	r2, [r3, #8]
 8000598:	2104      	movs	r1, #4
 800059a:	000d      	movs	r5, r1
 800059c:	4015      	ands	r5, r2
 800059e:	4211      	tst	r1, r2
 80005a0:	d000      	beq.n	80005a4 <HAL_ADC_Init+0x80>
 80005a2:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80005a4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80005a6:	06d2      	lsls	r2, r2, #27
 80005a8:	d500      	bpl.n	80005ac <HAL_ADC_Init+0x88>
 80005aa:	e0c2      	b.n	8000732 <HAL_ADC_Init+0x20e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80005ac:	2d00      	cmp	r5, #0
 80005ae:	d000      	beq.n	80005b2 <HAL_ADC_Init+0x8e>
 80005b0:	e0bf      	b.n	8000732 <HAL_ADC_Init+0x20e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80005b2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80005b4:	4966      	ldr	r1, [pc, #408]	@ (8000750 <HAL_ADC_Init+0x22c>)
 80005b6:	400a      	ands	r2, r1
 80005b8:	3106      	adds	r1, #6
 80005ba:	31ff      	adds	r1, #255	@ 0xff
 80005bc:	430a      	orrs	r2, r1
 80005be:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80005c0:	689a      	ldr	r2, [r3, #8]
 80005c2:	07d2      	lsls	r2, r2, #31
 80005c4:	d452      	bmi.n	800066c <HAL_ADC_Init+0x148>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80005c6:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80005c8:	7e21      	ldrb	r1, [r4, #24]
 80005ca:	0389      	lsls	r1, r1, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80005cc:	430a      	orrs	r2, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80005ce:	7e61      	ldrb	r1, [r4, #25]
 80005d0:	03c9      	lsls	r1, r1, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80005d2:	430a      	orrs	r2, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80005d4:	7ea5      	ldrb	r5, [r4, #26]
 80005d6:	0369      	lsls	r1, r5, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80005d8:	430a      	orrs	r2, r1
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80005da:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80005dc:	2900      	cmp	r1, #0
 80005de:	d001      	beq.n	80005e4 <HAL_ADC_Init+0xc0>
 80005e0:	2180      	movs	r1, #128	@ 0x80
 80005e2:	0149      	lsls	r1, r1, #5
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80005e4:	430a      	orrs	r2, r1
                   hadc->Init.DataAlign                                           |
 80005e6:	68e1      	ldr	r1, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80005e8:	430a      	orrs	r2, r1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80005ea:	6921      	ldr	r1, [r4, #16]
 80005ec:	2900      	cmp	r1, #0
 80005ee:	db69      	blt.n	80006c4 <HAL_ADC_Init+0x1a0>
 80005f0:	2180      	movs	r1, #128	@ 0x80
 80005f2:	0389      	lsls	r1, r1, #14
                   hadc->Init.DataAlign                                           |
 80005f4:	430a      	orrs	r2, r1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80005f6:	212c      	movs	r1, #44	@ 0x2c
 80005f8:	5c61      	ldrb	r1, [r4, r1]
 80005fa:	0049      	lsls	r1, r1, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80005fc:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005fe:	2120      	movs	r1, #32
 8000600:	5c61      	ldrb	r1, [r4, r1]
 8000602:	2901      	cmp	r1, #1
 8000604:	d061      	beq.n	80006ca <HAL_ADC_Init+0x1a6>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000606:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000608:	2900      	cmp	r1, #0
 800060a:	d005      	beq.n	8000618 <HAL_ADC_Init+0xf4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800060c:	25e0      	movs	r5, #224	@ 0xe0
 800060e:	006d      	lsls	r5, r5, #1
 8000610:	4029      	ands	r1, r5
                     hadc->Init.ExternalTrigConvEdge);
 8000612:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000614:	4329      	orrs	r1, r5
 8000616:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000618:	68d9      	ldr	r1, [r3, #12]
 800061a:	4d4e      	ldr	r5, [pc, #312]	@ (8000754 <HAL_ADC_Init+0x230>)
 800061c:	4029      	ands	r1, r5
 800061e:	430a      	orrs	r2, r1
 8000620:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000622:	6863      	ldr	r3, [r4, #4]
 8000624:	0f9b      	lsrs	r3, r3, #30
 8000626:	079b      	lsls	r3, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000628:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800062a:	431a      	orrs	r2, r3
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800062c:	213c      	movs	r1, #60	@ 0x3c
 800062e:	5c61      	ldrb	r1, [r4, r1]
 8000630:	2901      	cmp	r1, #1
 8000632:	d059      	beq.n	80006e8 <HAL_ADC_Init+0x1c4>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000634:	6821      	ldr	r1, [r4, #0]
 8000636:	690b      	ldr	r3, [r1, #16]
 8000638:	4d47      	ldr	r5, [pc, #284]	@ (8000758 <HAL_ADC_Init+0x234>)
 800063a:	402b      	ands	r3, r5
 800063c:	4313      	orrs	r3, r2
 800063e:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000640:	6863      	ldr	r3, [r4, #4]
 8000642:	22c0      	movs	r2, #192	@ 0xc0
 8000644:	0612      	lsls	r2, r2, #24
 8000646:	4293      	cmp	r3, r2
 8000648:	d010      	beq.n	800066c <HAL_ADC_Init+0x148>
 800064a:	2280      	movs	r2, #128	@ 0x80
 800064c:	05d2      	lsls	r2, r2, #23
 800064e:	4293      	cmp	r3, r2
 8000650:	d00c      	beq.n	800066c <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000652:	2280      	movs	r2, #128	@ 0x80
 8000654:	0612      	lsls	r2, r2, #24
 8000656:	4293      	cmp	r3, r2
 8000658:	d008      	beq.n	800066c <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800065a:	4940      	ldr	r1, [pc, #256]	@ (800075c <HAL_ADC_Init+0x238>)
 800065c:	680a      	ldr	r2, [r1, #0]
 800065e:	4d40      	ldr	r5, [pc, #256]	@ (8000760 <HAL_ADC_Init+0x23c>)
 8000660:	402a      	ands	r2, r5
 8000662:	25f0      	movs	r5, #240	@ 0xf0
 8000664:	03ad      	lsls	r5, r5, #14
 8000666:	402b      	ands	r3, r5
 8000668:	4313      	orrs	r3, r2
 800066a:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800066c:	6821      	ldr	r1, [r4, #0]
 800066e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 8000670:	694a      	ldr	r2, [r1, #20]
 8000672:	2507      	movs	r5, #7
 8000674:	43aa      	bics	r2, r5
 8000676:	4313      	orrs	r3, r2
 8000678:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800067a:	6821      	ldr	r1, [r4, #0]
 800067c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800067e:	694b      	ldr	r3, [r1, #20]
 8000680:	3569      	adds	r5, #105	@ 0x69
 8000682:	43ab      	bics	r3, r5
 8000684:	0112      	lsls	r2, r2, #4
 8000686:	4313      	orrs	r3, r2
 8000688:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800068a:	6923      	ldr	r3, [r4, #16]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d135      	bne.n	80006fc <HAL_ADC_Init+0x1d8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000690:	6822      	ldr	r2, [r4, #0]
 8000692:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8000694:	3b10      	subs	r3, #16
 8000696:	430b      	orrs	r3, r1
 8000698:	6293      	str	r3, [r2, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800069a:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800069c:	695a      	ldr	r2, [r3, #20]
 800069e:	2307      	movs	r3, #7
 80006a0:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 80006a2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d03b      	beq.n	8000720 <HAL_ADC_Init+0x1fc>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80006a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80006aa:	2212      	movs	r2, #18
 80006ac:	4393      	bics	r3, r2
 80006ae:	3a02      	subs	r2, #2
 80006b0:	4313      	orrs	r3, r2
 80006b2:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006b4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80006b6:	3a0f      	subs	r2, #15
 80006b8:	4313      	orrs	r3, r2
 80006ba:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80006bc:	2001      	movs	r0, #1
 80006be:	e03d      	b.n	800073c <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006c0:	2000      	movs	r0, #0
 80006c2:	e768      	b.n	8000596 <HAL_ADC_Init+0x72>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80006c4:	0049      	lsls	r1, r1, #1
 80006c6:	0849      	lsrs	r1, r1, #1
 80006c8:	e794      	b.n	80005f4 <HAL_ADC_Init+0xd0>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80006ca:	2d00      	cmp	r5, #0
 80006cc:	d103      	bne.n	80006d6 <HAL_ADC_Init+0x1b2>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80006ce:	2180      	movs	r1, #128	@ 0x80
 80006d0:	0249      	lsls	r1, r1, #9
 80006d2:	430a      	orrs	r2, r1
 80006d4:	e797      	b.n	8000606 <HAL_ADC_Init+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006d6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80006d8:	2520      	movs	r5, #32
 80006da:	4329      	orrs	r1, r5
 80006dc:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006de:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80006e0:	3d1f      	subs	r5, #31
 80006e2:	4329      	orrs	r1, r5
 80006e4:	65e1      	str	r1, [r4, #92]	@ 0x5c
 80006e6:	e78e      	b.n	8000606 <HAL_ADC_Init+0xe2>
                     hadc->Init.Oversampling.Ratio         |
 80006e8:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80006ea:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.RightBitShift |
 80006ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80006ee:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.TriggeredMode
 80006f0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80006f2:	430b      	orrs	r3, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80006f4:	4313      	orrs	r3, r2
 80006f6:	2201      	movs	r2, #1
 80006f8:	431a      	orrs	r2, r3
 80006fa:	e79b      	b.n	8000634 <HAL_ADC_Init+0x110>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	0392      	lsls	r2, r2, #14
 8000700:	4293      	cmp	r3, r2
 8000702:	d1ca      	bne.n	800069a <HAL_ADC_Init+0x176>
      MODIFY_REG(hadc->Instance->CHSELR,
 8000704:	6821      	ldr	r1, [r4, #0]
 8000706:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8000708:	69e3      	ldr	r3, [r4, #28]
 800070a:	3b01      	subs	r3, #1
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	221c      	movs	r2, #28
 8000710:	401a      	ands	r2, r3
 8000712:	2310      	movs	r3, #16
 8000714:	425b      	negs	r3, r3
 8000716:	4093      	lsls	r3, r2
 8000718:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800071a:	4313      	orrs	r3, r2
 800071c:	628b      	str	r3, [r1, #40]	@ 0x28
 800071e:	e7bc      	b.n	800069a <HAL_ADC_Init+0x176>
      ADC_CLEAR_ERRORCODE(hadc);
 8000720:	2300      	movs	r3, #0
 8000722:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8000724:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000726:	2203      	movs	r2, #3
 8000728:	4393      	bics	r3, r2
 800072a:	3a02      	subs	r2, #2
 800072c:	4313      	orrs	r3, r2
 800072e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000730:	e004      	b.n	800073c <HAL_ADC_Init+0x218>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000732:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000734:	2210      	movs	r2, #16
 8000736:	4313      	orrs	r3, r2
 8000738:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800073a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800073c:	b003      	add	sp, #12
 800073e:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000740:	2001      	movs	r0, #1
 8000742:	e7fb      	b.n	800073c <HAL_ADC_Init+0x218>
 8000744:	6fffffe8 	.word	0x6fffffe8
 8000748:	20000008 	.word	0x20000008
 800074c:	00030d40 	.word	0x00030d40
 8000750:	fffffefd 	.word	0xfffffefd
 8000754:	ffde0201 	.word	0xffde0201
 8000758:	1ffffc02 	.word	0x1ffffc02
 800075c:	40012708 	.word	0x40012708
 8000760:	ffc3ffff 	.word	0xffc3ffff

08000764 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000766:	0004      	movs	r4, r0
 8000768:	000d      	movs	r5, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800076a:	6946      	ldr	r6, [r0, #20]
 800076c:	2e08      	cmp	r6, #8
 800076e:	d004      	beq.n	800077a <HAL_ADC_PollForConversion+0x16>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000770:	6803      	ldr	r3, [r0, #0]
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	07db      	lsls	r3, r3, #31
 8000776:	d419      	bmi.n	80007ac <HAL_ADC_PollForConversion+0x48>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000778:	2604      	movs	r6, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800077a:	f7ff febb 	bl	80004f4 <HAL_GetTick>
 800077e:	0007      	movs	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000780:	6823      	ldr	r3, [r4, #0]
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	4216      	tst	r6, r2
 8000786:	d117      	bne.n	80007b8 <HAL_ADC_PollForConversion+0x54>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000788:	1c6b      	adds	r3, r5, #1
 800078a:	d0f9      	beq.n	8000780 <HAL_ADC_PollForConversion+0x1c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800078c:	f7ff feb2 	bl	80004f4 <HAL_GetTick>
 8000790:	1bc0      	subs	r0, r0, r7
 8000792:	42a8      	cmp	r0, r5
 8000794:	d801      	bhi.n	800079a <HAL_ADC_PollForConversion+0x36>
 8000796:	2d00      	cmp	r5, #0
 8000798:	d1f2      	bne.n	8000780 <HAL_ADC_PollForConversion+0x1c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800079a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800079c:	2204      	movs	r2, #4
 800079e:	4313      	orrs	r3, r2
 80007a0:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80007a2:	2354      	movs	r3, #84	@ 0x54
 80007a4:	2200      	movs	r2, #0
 80007a6:	54e2      	strb	r2, [r4, r3]

        return HAL_TIMEOUT;
 80007a8:	2003      	movs	r0, #3
 80007aa:	e029      	b.n	8000800 <HAL_ADC_PollForConversion+0x9c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007ac:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80007ae:	2220      	movs	r2, #32
 80007b0:	4313      	orrs	r3, r2
 80007b2:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 80007b4:	2001      	movs	r0, #1
 80007b6:	e023      	b.n	8000800 <HAL_ADC_PollForConversion+0x9c>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80007b8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80007ba:	2280      	movs	r2, #128	@ 0x80
 80007bc:	0092      	lsls	r2, r2, #2
 80007be:	430a      	orrs	r2, r1
 80007c0:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80007c2:	68d9      	ldr	r1, [r3, #12]
 80007c4:	22c0      	movs	r2, #192	@ 0xc0
 80007c6:	0112      	lsls	r2, r2, #4
 80007c8:	4211      	tst	r1, r2
 80007ca:	d113      	bne.n	80007f4 <HAL_ADC_PollForConversion+0x90>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80007cc:	7ea2      	ldrb	r2, [r4, #26]
 80007ce:	2a00      	cmp	r2, #0
 80007d0:	d110      	bne.n	80007f4 <HAL_ADC_PollForConversion+0x90>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	0712      	lsls	r2, r2, #28
 80007d6:	d50d      	bpl.n	80007f4 <HAL_ADC_PollForConversion+0x90>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80007d8:	689a      	ldr	r2, [r3, #8]
 80007da:	0752      	lsls	r2, r2, #29
 80007dc:	d411      	bmi.n	8000802 <HAL_ADC_PollForConversion+0x9e>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80007de:	685a      	ldr	r2, [r3, #4]
 80007e0:	210c      	movs	r1, #12
 80007e2:	438a      	bics	r2, r1
 80007e4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80007e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80007e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000818 <HAL_ADC_PollForConversion+0xb4>)
 80007ea:	4013      	ands	r3, r2
 80007ec:	3204      	adds	r2, #4
 80007ee:	32ff      	adds	r2, #255	@ 0xff
 80007f0:	4313      	orrs	r3, r2
 80007f2:	65a3      	str	r3, [r4, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80007f4:	7e20      	ldrb	r0, [r4, #24]
 80007f6:	2800      	cmp	r0, #0
 80007f8:	d10c      	bne.n	8000814 <HAL_ADC_PollForConversion+0xb0>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80007fa:	6823      	ldr	r3, [r4, #0]
 80007fc:	220c      	movs	r2, #12
 80007fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000802:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000804:	2220      	movs	r2, #32
 8000806:	4313      	orrs	r3, r2
 8000808:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800080a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800080c:	3a1f      	subs	r2, #31
 800080e:	4313      	orrs	r3, r2
 8000810:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8000812:	e7ef      	b.n	80007f4 <HAL_ADC_PollForConversion+0x90>
  return HAL_OK;
 8000814:	2000      	movs	r0, #0
 8000816:	e7f3      	b.n	8000800 <HAL_ADC_PollForConversion+0x9c>
 8000818:	fffffefe 	.word	0xfffffefe

0800081c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800081c:	6803      	ldr	r3, [r0, #0]
 800081e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000820:	4770      	bx	lr
	...

08000824 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8000824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000826:	b083      	sub	sp, #12
 8000828:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800082a:	2300      	movs	r3, #0
 800082c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800082e:	6905      	ldr	r5, [r0, #16]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000830:	3354      	adds	r3, #84	@ 0x54
 8000832:	5cc3      	ldrb	r3, [r0, r3]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d100      	bne.n	800083a <HAL_ADC_ConfigChannel+0x16>
 8000838:	e121      	b.n	8000a7e <HAL_ADC_ConfigChannel+0x25a>
 800083a:	2354      	movs	r3, #84	@ 0x54
 800083c:	2201      	movs	r2, #1
 800083e:	54c2      	strb	r2, [r0, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000840:	6800      	ldr	r0, [r0, #0]
 8000842:	6883      	ldr	r3, [r0, #8]
 8000844:	3203      	adds	r2, #3
 8000846:	0016      	movs	r6, r2
 8000848:	401e      	ands	r6, r3
 800084a:	421a      	tst	r2, r3
 800084c:	d009      	beq.n	8000862 <HAL_ADC_ConfigChannel+0x3e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800084e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000850:	321c      	adds	r2, #28
 8000852:	4313      	orrs	r3, r2
 8000854:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000856:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000858:	2354      	movs	r3, #84	@ 0x54
 800085a:	2200      	movs	r2, #0
 800085c:	54e2      	strb	r2, [r4, r3]

  /* Return function status */
  return tmp_hal_status;
}
 800085e:	b003      	add	sp, #12
 8000860:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8000862:	684b      	ldr	r3, [r1, #4]
 8000864:	2b02      	cmp	r3, #2
 8000866:	d100      	bne.n	800086a <HAL_ADC_ConfigChannel+0x46>
 8000868:	e0d5      	b.n	8000a16 <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800086a:	2280      	movs	r2, #128	@ 0x80
 800086c:	0612      	lsls	r2, r2, #24
 800086e:	4295      	cmp	r5, r2
 8000870:	d025      	beq.n	80008be <HAL_ADC_ConfigChannel+0x9a>
 8000872:	4a84      	ldr	r2, [pc, #528]	@ (8000a84 <HAL_ADC_ConfigChannel+0x260>)
 8000874:	4295      	cmp	r5, r2
 8000876:	d022      	beq.n	80008be <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000878:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800087a:	271f      	movs	r7, #31
 800087c:	401f      	ands	r7, r3
 800087e:	250f      	movs	r5, #15
 8000880:	40bd      	lsls	r5, r7
 8000882:	43aa      	bics	r2, r5
 8000884:	680b      	ldr	r3, [r1, #0]
 8000886:	025d      	lsls	r5, r3, #9
 8000888:	d12f      	bne.n	80008ea <HAL_ADC_ConfigChannel+0xc6>
 800088a:	0e9b      	lsrs	r3, r3, #26
 800088c:	261f      	movs	r6, #31
 800088e:	401e      	ands	r6, r3
 8000890:	40be      	lsls	r6, r7
 8000892:	4332      	orrs	r2, r6
 8000894:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000896:	684d      	ldr	r5, [r1, #4]
 8000898:	08ab      	lsrs	r3, r5, #2
 800089a:	3301      	adds	r3, #1
 800089c:	69e2      	ldr	r2, [r4, #28]
 800089e:	4293      	cmp	r3, r2
 80008a0:	d813      	bhi.n	80008ca <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80008a2:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 80008a4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80008a6:	231f      	movs	r3, #31
 80008a8:	401d      	ands	r5, r3
 80008aa:	3b10      	subs	r3, #16
 80008ac:	001f      	movs	r7, r3
 80008ae:	40af      	lsls	r7, r5
 80008b0:	43ba      	bics	r2, r7
 80008b2:	0eb6      	lsrs	r6, r6, #26
 80008b4:	4033      	ands	r3, r6
 80008b6:	40ab      	lsls	r3, r5
 80008b8:	4313      	orrs	r3, r2
 80008ba:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80008bc:	e005      	b.n	80008ca <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80008be:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80008c0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80008c2:	025b      	lsls	r3, r3, #9
 80008c4:	0a5b      	lsrs	r3, r3, #9
 80008c6:	4313      	orrs	r3, r2
 80008c8:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80008ca:	6820      	ldr	r0, [r4, #0]
 80008cc:	680b      	ldr	r3, [r1, #0]
 80008ce:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 80008d0:	6942      	ldr	r2, [r0, #20]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	439a      	bics	r2, r3
 80008d6:	402b      	ands	r3, r5
 80008d8:	4d6b      	ldr	r5, [pc, #428]	@ (8000a88 <HAL_ADC_ConfigChannel+0x264>)
 80008da:	402b      	ands	r3, r5
 80008dc:	4313      	orrs	r3, r2
 80008de:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80008e0:	680b      	ldr	r3, [r1, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	db5f      	blt.n	80009a6 <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008e6:	2000      	movs	r0, #0
 80008e8:	e7b6      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80008ea:	07dd      	lsls	r5, r3, #31
 80008ec:	d4d0      	bmi.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 80008ee:	079d      	lsls	r5, r3, #30
 80008f0:	d42f      	bmi.n	8000952 <HAL_ADC_ConfigChannel+0x12e>
 80008f2:	075d      	lsls	r5, r3, #29
 80008f4:	d42f      	bmi.n	8000956 <HAL_ADC_ConfigChannel+0x132>
 80008f6:	071d      	lsls	r5, r3, #28
 80008f8:	d42f      	bmi.n	800095a <HAL_ADC_ConfigChannel+0x136>
 80008fa:	06dd      	lsls	r5, r3, #27
 80008fc:	d42f      	bmi.n	800095e <HAL_ADC_ConfigChannel+0x13a>
 80008fe:	069d      	lsls	r5, r3, #26
 8000900:	d42f      	bmi.n	8000962 <HAL_ADC_ConfigChannel+0x13e>
 8000902:	065d      	lsls	r5, r3, #25
 8000904:	d42f      	bmi.n	8000966 <HAL_ADC_ConfigChannel+0x142>
 8000906:	061d      	lsls	r5, r3, #24
 8000908:	d42f      	bmi.n	800096a <HAL_ADC_ConfigChannel+0x146>
 800090a:	05dd      	lsls	r5, r3, #23
 800090c:	d42f      	bmi.n	800096e <HAL_ADC_ConfigChannel+0x14a>
 800090e:	059d      	lsls	r5, r3, #22
 8000910:	d42f      	bmi.n	8000972 <HAL_ADC_ConfigChannel+0x14e>
 8000912:	055d      	lsls	r5, r3, #21
 8000914:	d42f      	bmi.n	8000976 <HAL_ADC_ConfigChannel+0x152>
 8000916:	051d      	lsls	r5, r3, #20
 8000918:	d42f      	bmi.n	800097a <HAL_ADC_ConfigChannel+0x156>
 800091a:	04dd      	lsls	r5, r3, #19
 800091c:	d42f      	bmi.n	800097e <HAL_ADC_ConfigChannel+0x15a>
 800091e:	049d      	lsls	r5, r3, #18
 8000920:	d42f      	bmi.n	8000982 <HAL_ADC_ConfigChannel+0x15e>
 8000922:	045d      	lsls	r5, r3, #17
 8000924:	d42f      	bmi.n	8000986 <HAL_ADC_ConfigChannel+0x162>
 8000926:	041d      	lsls	r5, r3, #16
 8000928:	d42f      	bmi.n	800098a <HAL_ADC_ConfigChannel+0x166>
 800092a:	03dd      	lsls	r5, r3, #15
 800092c:	d42f      	bmi.n	800098e <HAL_ADC_ConfigChannel+0x16a>
 800092e:	039d      	lsls	r5, r3, #14
 8000930:	d42f      	bmi.n	8000992 <HAL_ADC_ConfigChannel+0x16e>
 8000932:	035d      	lsls	r5, r3, #13
 8000934:	d42f      	bmi.n	8000996 <HAL_ADC_ConfigChannel+0x172>
 8000936:	031d      	lsls	r5, r3, #12
 8000938:	d42f      	bmi.n	800099a <HAL_ADC_ConfigChannel+0x176>
 800093a:	02dd      	lsls	r5, r3, #11
 800093c:	d42f      	bmi.n	800099e <HAL_ADC_ConfigChannel+0x17a>
 800093e:	029d      	lsls	r5, r3, #10
 8000940:	d42f      	bmi.n	80009a2 <HAL_ADC_ConfigChannel+0x17e>
 8000942:	2580      	movs	r5, #128	@ 0x80
 8000944:	03ed      	lsls	r5, r5, #15
 8000946:	001e      	movs	r6, r3
 8000948:	402e      	ands	r6, r5
 800094a:	422b      	tst	r3, r5
 800094c:	d0a0      	beq.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800094e:	2616      	movs	r6, #22
 8000950:	e79e      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000952:	2601      	movs	r6, #1
 8000954:	e79c      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000956:	2602      	movs	r6, #2
 8000958:	e79a      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800095a:	2603      	movs	r6, #3
 800095c:	e798      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800095e:	2604      	movs	r6, #4
 8000960:	e796      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000962:	2605      	movs	r6, #5
 8000964:	e794      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000966:	2606      	movs	r6, #6
 8000968:	e792      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800096a:	2607      	movs	r6, #7
 800096c:	e790      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800096e:	2608      	movs	r6, #8
 8000970:	e78e      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000972:	2609      	movs	r6, #9
 8000974:	e78c      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000976:	260a      	movs	r6, #10
 8000978:	e78a      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800097a:	260b      	movs	r6, #11
 800097c:	e788      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800097e:	260c      	movs	r6, #12
 8000980:	e786      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000982:	260d      	movs	r6, #13
 8000984:	e784      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000986:	260e      	movs	r6, #14
 8000988:	e782      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800098a:	260f      	movs	r6, #15
 800098c:	e780      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800098e:	2610      	movs	r6, #16
 8000990:	e77e      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000992:	2611      	movs	r6, #17
 8000994:	e77c      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 8000996:	2612      	movs	r6, #18
 8000998:	e77a      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800099a:	2613      	movs	r6, #19
 800099c:	e778      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 800099e:	2614      	movs	r6, #20
 80009a0:	e776      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
 80009a2:	2615      	movs	r6, #21
 80009a4:	e774      	b.n	8000890 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80009a6:	4a39      	ldr	r2, [pc, #228]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 80009a8:	6811      	ldr	r1, [r2, #0]
 80009aa:	22c0      	movs	r2, #192	@ 0xc0
 80009ac:	0412      	lsls	r2, r2, #16
 80009ae:	400a      	ands	r2, r1
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80009b0:	4837      	ldr	r0, [pc, #220]	@ (8000a90 <HAL_ADC_ConfigChannel+0x26c>)
 80009b2:	4283      	cmp	r3, r0
 80009b4:	d004      	beq.n	80009c0 <HAL_ADC_ConfigChannel+0x19c>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80009b6:	4837      	ldr	r0, [pc, #220]	@ (8000a94 <HAL_ADC_ConfigChannel+0x270>)
 80009b8:	4283      	cmp	r3, r0
 80009ba:	d01f      	beq.n	80009fc <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009bc:	2000      	movs	r0, #0
 80009be:	e74b      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80009c0:	0208      	lsls	r0, r1, #8
 80009c2:	d4f8      	bmi.n	80009b6 <HAL_ADC_ConfigChannel+0x192>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80009c4:	2380      	movs	r3, #128	@ 0x80
 80009c6:	041b      	lsls	r3, r3, #16
 80009c8:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80009ca:	4930      	ldr	r1, [pc, #192]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 80009cc:	680a      	ldr	r2, [r1, #0]
 80009ce:	4832      	ldr	r0, [pc, #200]	@ (8000a98 <HAL_ADC_ConfigChannel+0x274>)
 80009d0:	4002      	ands	r2, r0
 80009d2:	4313      	orrs	r3, r2
 80009d4:	600b      	str	r3, [r1, #0]
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80009d6:	4b31      	ldr	r3, [pc, #196]	@ (8000a9c <HAL_ADC_ConfigChannel+0x278>)
 80009d8:	6818      	ldr	r0, [r3, #0]
 80009da:	4931      	ldr	r1, [pc, #196]	@ (8000aa0 <HAL_ADC_ConfigChannel+0x27c>)
 80009dc:	f7ff fb82 	bl	80000e4 <__udivsi3>
 80009e0:	0043      	lsls	r3, r0, #1
 80009e2:	181b      	adds	r3, r3, r0
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	3301      	adds	r3, #1
 80009e8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80009ea:	e002      	b.n	80009f2 <HAL_ADC_ConfigChannel+0x1ce>
            wait_loop_index--;
 80009ec:	9b01      	ldr	r3, [sp, #4]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80009f2:	9b01      	ldr	r3, [sp, #4]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d1f9      	bne.n	80009ec <HAL_ADC_ConfigChannel+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009f8:	2000      	movs	r0, #0
 80009fa:	e72d      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80009fc:	0249      	lsls	r1, r1, #9
 80009fe:	d43c      	bmi.n	8000a7a <HAL_ADC_ConfigChannel+0x256>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000a00:	2380      	movs	r3, #128	@ 0x80
 8000a02:	03db      	lsls	r3, r3, #15
 8000a04:	4313      	orrs	r3, r2
 8000a06:	4921      	ldr	r1, [pc, #132]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 8000a08:	680a      	ldr	r2, [r1, #0]
 8000a0a:	4823      	ldr	r0, [pc, #140]	@ (8000a98 <HAL_ADC_ConfigChannel+0x274>)
 8000a0c:	4002      	ands	r2, r0
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a12:	2000      	movs	r0, #0
}
 8000a14:	e720      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000a16:	2380      	movs	r3, #128	@ 0x80
 8000a18:	061b      	lsls	r3, r3, #24
 8000a1a:	429d      	cmp	r5, r3
 8000a1c:	d002      	beq.n	8000a24 <HAL_ADC_ConfigChannel+0x200>
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <HAL_ADC_ConfigChannel+0x260>)
 8000a20:	429d      	cmp	r5, r3
 8000a22:	d105      	bne.n	8000a30 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8000a24:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a26:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8000a28:	025b      	lsls	r3, r3, #9
 8000a2a:	0a5b      	lsrs	r3, r3, #9
 8000a2c:	439a      	bics	r2, r3
 8000a2e:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000a30:	680b      	ldr	r3, [r1, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	db01      	blt.n	8000a3a <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a36:	2000      	movs	r0, #0
 8000a38:	e70e      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 8000a3c:	6812      	ldr	r2, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000a3e:	4914      	ldr	r1, [pc, #80]	@ (8000a90 <HAL_ADC_ConfigChannel+0x26c>)
 8000a40:	428b      	cmp	r3, r1
 8000a42:	d004      	beq.n	8000a4e <HAL_ADC_ConfigChannel+0x22a>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000a44:	4913      	ldr	r1, [pc, #76]	@ (8000a94 <HAL_ADC_ConfigChannel+0x270>)
 8000a46:	428b      	cmp	r3, r1
 8000a48:	d00c      	beq.n	8000a64 <HAL_ADC_ConfigChannel+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	e704      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000a4e:	2380      	movs	r3, #128	@ 0x80
 8000a50:	03db      	lsls	r3, r3, #15
 8000a52:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000a54:	490d      	ldr	r1, [pc, #52]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 8000a56:	680b      	ldr	r3, [r1, #0]
 8000a58:	480f      	ldr	r0, [pc, #60]	@ (8000a98 <HAL_ADC_ConfigChannel+0x274>)
 8000a5a:	4003      	ands	r3, r0
 8000a5c:	431a      	orrs	r2, r3
 8000a5e:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a60:	2000      	movs	r0, #0
}
 8000a62:	e6f9      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000a64:	2380      	movs	r3, #128	@ 0x80
 8000a66:	041b      	lsls	r3, r3, #16
 8000a68:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000a6a:	4908      	ldr	r1, [pc, #32]	@ (8000a8c <HAL_ADC_ConfigChannel+0x268>)
 8000a6c:	680b      	ldr	r3, [r1, #0]
 8000a6e:	480a      	ldr	r0, [pc, #40]	@ (8000a98 <HAL_ADC_ConfigChannel+0x274>)
 8000a70:	4003      	ands	r3, r0
 8000a72:	431a      	orrs	r2, r3
 8000a74:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a76:	2000      	movs	r0, #0
}
 8000a78:	e6ee      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	e6ec      	b.n	8000858 <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 8000a7e:	2002      	movs	r0, #2
 8000a80:	e6ed      	b.n	800085e <HAL_ADC_ConfigChannel+0x3a>
 8000a82:	46c0      	nop			@ (mov r8, r8)
 8000a84:	80000004 	.word	0x80000004
 8000a88:	7fffff00 	.word	0x7fffff00
 8000a8c:	40012708 	.word	0x40012708
 8000a90:	a4000200 	.word	0xa4000200
 8000a94:	a8000400 	.word	0xa8000400
 8000a98:	ff3fffff 	.word	0xff3fffff
 8000a9c:	20000008 	.word	0x20000008
 8000aa0:	00030d40 	.word	0x00030d40

08000aa4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8000aa4:	b570      	push	{r4, r5, r6, lr}
 8000aa6:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8000aa8:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000aaa:	6893      	ldr	r3, [r2, #8]
 8000aac:	075b      	lsls	r3, r3, #29
 8000aae:	d520      	bpl.n	8000af2 <ADC_ConversionStop+0x4e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000ab0:	6893      	ldr	r3, [r2, #8]
 8000ab2:	079b      	lsls	r3, r3, #30
 8000ab4:	d405      	bmi.n	8000ac2 <ADC_ConversionStop+0x1e>
  MODIFY_REG(ADCx->CR,
 8000ab6:	6893      	ldr	r3, [r2, #8]
 8000ab8:	490f      	ldr	r1, [pc, #60]	@ (8000af8 <ADC_ConversionStop+0x54>)
 8000aba:	400b      	ands	r3, r1
 8000abc:	2110      	movs	r1, #16
 8000abe:	430b      	orrs	r3, r1
 8000ac0:	6093      	str	r3, [r2, #8]
      LL_ADC_REG_StopConversion(hadc->Instance);
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ac2:	f7ff fd17 	bl	80004f4 <HAL_GetTick>
 8000ac6:	0005      	movs	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8000ac8:	6823      	ldr	r3, [r4, #0]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	075b      	lsls	r3, r3, #29
 8000ace:	d50e      	bpl.n	8000aee <ADC_ConversionStop+0x4a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000ad0:	f7ff fd10 	bl	80004f4 <HAL_GetTick>
 8000ad4:	1b40      	subs	r0, r0, r5
 8000ad6:	2802      	cmp	r0, #2
 8000ad8:	d9f6      	bls.n	8000ac8 <ADC_ConversionStop+0x24>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ada:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000adc:	2210      	movs	r2, #16
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000ae4:	3a0f      	subs	r2, #15
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	65e3      	str	r3, [r4, #92]	@ 0x5c

        return HAL_ERROR;
 8000aea:	2001      	movs	r0, #1
 8000aec:	e002      	b.n	8000af4 <ADC_ConversionStop+0x50>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8000aee:	2000      	movs	r0, #0
 8000af0:	e000      	b.n	8000af4 <ADC_ConversionStop+0x50>
 8000af2:	2000      	movs	r0, #0
}
 8000af4:	bd70      	pop	{r4, r5, r6, pc}
 8000af6:	46c0      	nop			@ (mov r8, r8)
 8000af8:	7fffffe8 	.word	0x7fffffe8

08000afc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8000afc:	b530      	push	{r4, r5, lr}
 8000afe:	b083      	sub	sp, #12
 8000b00:	0004      	movs	r4, r0
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000b06:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	07d2      	lsls	r2, r2, #31
 8000b0c:	d44d      	bmi.n	8000baa <ADC_Enable+0xae>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000b0e:	6899      	ldr	r1, [r3, #8]
 8000b10:	4a27      	ldr	r2, [pc, #156]	@ (8000bb0 <ADC_Enable+0xb4>)
 8000b12:	4211      	tst	r1, r2
 8000b14:	d117      	bne.n	8000b46 <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 8000b16:	689a      	ldr	r2, [r3, #8]
 8000b18:	4926      	ldr	r1, [pc, #152]	@ (8000bb4 <ADC_Enable+0xb8>)
 8000b1a:	400a      	ands	r2, r1
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	430a      	orrs	r2, r1
 8000b20:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000b22:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <ADC_Enable+0xbc>)
 8000b24:	681b      	ldr	r3, [r3, #0]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8000b26:	021b      	lsls	r3, r3, #8
 8000b28:	d517      	bpl.n	8000b5a <ADC_Enable+0x5e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000b2a:	4b24      	ldr	r3, [pc, #144]	@ (8000bbc <ADC_Enable+0xc0>)
 8000b2c:	6818      	ldr	r0, [r3, #0]
 8000b2e:	4924      	ldr	r1, [pc, #144]	@ (8000bc0 <ADC_Enable+0xc4>)
 8000b30:	f7ff fad8 	bl	80000e4 <__udivsi3>
 8000b34:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8000b36:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8000b38:	9b01      	ldr	r3, [sp, #4]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d00d      	beq.n	8000b5a <ADC_Enable+0x5e>
      {
        wait_loop_index--;
 8000b3e:	9b01      	ldr	r3, [sp, #4]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	9301      	str	r3, [sp, #4]
 8000b44:	e7f8      	b.n	8000b38 <ADC_Enable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b46:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8000b48:	2210      	movs	r2, #16
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	6583      	str	r3, [r0, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b4e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8000b50:	3a0f      	subs	r2, #15
 8000b52:	4313      	orrs	r3, r2
 8000b54:	65c3      	str	r3, [r0, #92]	@ 0x5c
      return HAL_ERROR;
 8000b56:	2001      	movs	r0, #1
 8000b58:	e028      	b.n	8000bac <ADC_Enable+0xb0>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000b5a:	7e63      	ldrb	r3, [r4, #25]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d101      	bne.n	8000b64 <ADC_Enable+0x68>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8000b60:	2000      	movs	r0, #0
 8000b62:	e023      	b.n	8000bac <ADC_Enable+0xb0>
      tickstart = HAL_GetTick();
 8000b64:	f7ff fcc6 	bl	80004f4 <HAL_GetTick>
 8000b68:	0005      	movs	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000b6a:	e004      	b.n	8000b76 <ADC_Enable+0x7a>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000b6c:	f7ff fcc2 	bl	80004f4 <HAL_GetTick>
 8000b70:	1b40      	subs	r0, r0, r5
 8000b72:	2802      	cmp	r0, #2
 8000b74:	d80d      	bhi.n	8000b92 <ADC_Enable+0x96>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000b76:	6823      	ldr	r3, [r4, #0]
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	07d2      	lsls	r2, r2, #31
 8000b7c:	d413      	bmi.n	8000ba6 <ADC_Enable+0xaa>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b7e:	689a      	ldr	r2, [r3, #8]
 8000b80:	07d2      	lsls	r2, r2, #31
 8000b82:	d4f3      	bmi.n	8000b6c <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8000b84:	689a      	ldr	r2, [r3, #8]
 8000b86:	490b      	ldr	r1, [pc, #44]	@ (8000bb4 <ADC_Enable+0xb8>)
 8000b88:	400a      	ands	r2, r1
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	609a      	str	r2, [r3, #8]
}
 8000b90:	e7ec      	b.n	8000b6c <ADC_Enable+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b94:	2210      	movs	r2, #16
 8000b96:	4313      	orrs	r3, r2
 8000b98:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b9a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000b9c:	3a0f      	subs	r2, #15
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	e002      	b.n	8000bac <ADC_Enable+0xb0>
  return HAL_OK;
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	e000      	b.n	8000bac <ADC_Enable+0xb0>
 8000baa:	2000      	movs	r0, #0
}
 8000bac:	b003      	add	sp, #12
 8000bae:	bd30      	pop	{r4, r5, pc}
 8000bb0:	80000017 	.word	0x80000017
 8000bb4:	7fffffe8 	.word	0x7fffffe8
 8000bb8:	40012708 	.word	0x40012708
 8000bbc:	20000008 	.word	0x20000008
 8000bc0:	00030d40 	.word	0x00030d40

08000bc4 <HAL_ADC_Start>:
{
 8000bc4:	b510      	push	{r4, lr}
 8000bc6:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000bc8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	075b      	lsls	r3, r3, #29
 8000bce:	d424      	bmi.n	8000c1a <HAL_ADC_Start+0x56>
    __HAL_LOCK(hadc);
 8000bd0:	2354      	movs	r3, #84	@ 0x54
 8000bd2:	5cc3      	ldrb	r3, [r0, r3]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d022      	beq.n	8000c1e <HAL_ADC_Start+0x5a>
 8000bd8:	2354      	movs	r3, #84	@ 0x54
 8000bda:	2201      	movs	r2, #1
 8000bdc:	54c2      	strb	r2, [r0, r3]
    tmp_hal_status = ADC_Enable(hadc);
 8000bde:	f7ff ff8d 	bl	8000afc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d115      	bne.n	8000c12 <HAL_ADC_Start+0x4e>
      ADC_STATE_CLR_SET(hadc->State,
 8000be6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000be8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <HAL_ADC_Start+0x60>)
 8000bea:	401a      	ands	r2, r3
 8000bec:	2380      	movs	r3, #128	@ 0x80
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	65e3      	str	r3, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000bf8:	6822      	ldr	r2, [r4, #0]
 8000bfa:	211c      	movs	r1, #28
 8000bfc:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8000bfe:	2254      	movs	r2, #84	@ 0x54
 8000c00:	54a3      	strb	r3, [r4, r2]
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000c02:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8000c04:	6893      	ldr	r3, [r2, #8]
 8000c06:	4908      	ldr	r1, [pc, #32]	@ (8000c28 <HAL_ADC_Start+0x64>)
 8000c08:	400b      	ands	r3, r1
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	6093      	str	r3, [r2, #8]
}
 8000c10:	e004      	b.n	8000c1c <HAL_ADC_Start+0x58>
      __HAL_UNLOCK(hadc);
 8000c12:	2354      	movs	r3, #84	@ 0x54
 8000c14:	2200      	movs	r2, #0
 8000c16:	54e2      	strb	r2, [r4, r3]
 8000c18:	e000      	b.n	8000c1c <HAL_ADC_Start+0x58>
    tmp_hal_status = HAL_BUSY;
 8000c1a:	2002      	movs	r0, #2
}
 8000c1c:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hadc);
 8000c1e:	2002      	movs	r0, #2
 8000c20:	e7fc      	b.n	8000c1c <HAL_ADC_Start+0x58>
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	fffff0fe 	.word	0xfffff0fe
 8000c28:	7fffffe8 	.word	0x7fffffe8

08000c2c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8000c2c:	b570      	push	{r4, r5, r6, lr}
 8000c2e:	0004      	movs	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8000c30:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000c32:	689a      	ldr	r2, [r3, #8]
 8000c34:	2102      	movs	r1, #2
 8000c36:	0008      	movs	r0, r1
 8000c38:	4010      	ands	r0, r2
 8000c3a:	4211      	tst	r1, r2
 8000c3c:	d000      	beq.n	8000c40 <ADC_Disable+0x14>
 8000c3e:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	07d2      	lsls	r2, r2, #31
 8000c44:	d531      	bpl.n	8000caa <ADC_Disable+0x7e>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8000c46:	2800      	cmp	r0, #0
 8000c48:	d131      	bne.n	8000cae <ADC_Disable+0x82>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8000c4a:	6899      	ldr	r1, [r3, #8]
 8000c4c:	2205      	movs	r2, #5
 8000c4e:	400a      	ands	r2, r1
 8000c50:	2a01      	cmp	r2, #1
 8000c52:	d009      	beq.n	8000c68 <ADC_Disable+0x3c>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c56:	2210      	movs	r2, #16
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	65a3      	str	r3, [r4, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c5c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000c5e:	3a0f      	subs	r2, #15
 8000c60:	4313      	orrs	r3, r2
 8000c62:	65e3      	str	r3, [r4, #92]	@ 0x5c

      return HAL_ERROR;
 8000c64:	2001      	movs	r0, #1
 8000c66:	e021      	b.n	8000cac <ADC_Disable+0x80>
  MODIFY_REG(ADCx->CR,
 8000c68:	689a      	ldr	r2, [r3, #8]
 8000c6a:	4912      	ldr	r1, [pc, #72]	@ (8000cb4 <ADC_Disable+0x88>)
 8000c6c:	400a      	ands	r2, r1
 8000c6e:	2102      	movs	r1, #2
 8000c70:	430a      	orrs	r2, r1
 8000c72:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8000c74:	6823      	ldr	r3, [r4, #0]
 8000c76:	2203      	movs	r2, #3
 8000c78:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000c7a:	f7ff fc3b 	bl	80004f4 <HAL_GetTick>
 8000c7e:	0005      	movs	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8000c80:	6823      	ldr	r3, [r4, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	07db      	lsls	r3, r3, #31
 8000c86:	d50e      	bpl.n	8000ca6 <ADC_Disable+0x7a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000c88:	f7ff fc34 	bl	80004f4 <HAL_GetTick>
 8000c8c:	1b40      	subs	r0, r0, r5
 8000c8e:	2802      	cmp	r0, #2
 8000c90:	d9f6      	bls.n	8000c80 <ADC_Disable+0x54>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c94:	2210      	movs	r2, #16
 8000c96:	4313      	orrs	r3, r2
 8000c98:	65a3      	str	r3, [r4, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c9a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000c9c:	3a0f      	subs	r2, #15
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	65e3      	str	r3, [r4, #92]	@ 0x5c

        return HAL_ERROR;
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	e002      	b.n	8000cac <ADC_Disable+0x80>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	e000      	b.n	8000cac <ADC_Disable+0x80>
 8000caa:	2000      	movs	r0, #0
}
 8000cac:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000cae:	2000      	movs	r0, #0
 8000cb0:	e7fc      	b.n	8000cac <ADC_Disable+0x80>
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	7fffffe8 	.word	0x7fffffe8

08000cb8 <HAL_ADC_Stop>:
{
 8000cb8:	b510      	push	{r4, lr}
 8000cba:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000cbc:	2354      	movs	r3, #84	@ 0x54
 8000cbe:	5cc3      	ldrb	r3, [r0, r3]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d017      	beq.n	8000cf4 <HAL_ADC_Stop+0x3c>
 8000cc4:	2354      	movs	r3, #84	@ 0x54
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	54c2      	strb	r2, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000cca:	f7ff feeb 	bl	8000aa4 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8000cce:	2800      	cmp	r0, #0
 8000cd0:	d003      	beq.n	8000cda <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8000cd2:	2354      	movs	r3, #84	@ 0x54
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	54e2      	strb	r2, [r4, r3]
}
 8000cd8:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8000cda:	0020      	movs	r0, r4
 8000cdc:	f7ff ffa6 	bl	8000c2c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d1f6      	bne.n	8000cd2 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8000ce4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000ce6:	4a04      	ldr	r2, [pc, #16]	@ (8000cf8 <HAL_ADC_Stop+0x40>)
 8000ce8:	4013      	ands	r3, r2
 8000cea:	3204      	adds	r2, #4
 8000cec:	32ff      	adds	r2, #255	@ 0xff
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000cf2:	e7ee      	b.n	8000cd2 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 8000cf4:	2002      	movs	r0, #2
 8000cf6:	e7ef      	b.n	8000cd8 <HAL_ADC_Stop+0x20>
 8000cf8:	fffffefe 	.word	0xfffffefe

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	2800      	cmp	r0, #0
 8000d00:	db11      	blt.n	8000d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d02:	0883      	lsrs	r3, r0, #2
 8000d04:	4d13      	ldr	r5, [pc, #76]	@ (8000d54 <__NVIC_SetPriority+0x58>)
 8000d06:	33c0      	adds	r3, #192	@ 0xc0
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	595c      	ldr	r4, [r3, r5]
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	4010      	ands	r0, r2
 8000d10:	00c0      	lsls	r0, r0, #3
 8000d12:	32fc      	adds	r2, #252	@ 0xfc
 8000d14:	0016      	movs	r6, r2
 8000d16:	4086      	lsls	r6, r0
 8000d18:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d1a:	0189      	lsls	r1, r1, #6
 8000d1c:	400a      	ands	r2, r1
 8000d1e:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	4322      	orrs	r2, r4
 8000d22:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d24:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d26:	230f      	movs	r3, #15
 8000d28:	4003      	ands	r3, r0
 8000d2a:	3b08      	subs	r3, #8
 8000d2c:	089b      	lsrs	r3, r3, #2
 8000d2e:	3306      	adds	r3, #6
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4a09      	ldr	r2, [pc, #36]	@ (8000d58 <__NVIC_SetPriority+0x5c>)
 8000d34:	4694      	mov	ip, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	685c      	ldr	r4, [r3, #4]
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	4010      	ands	r0, r2
 8000d3e:	00c0      	lsls	r0, r0, #3
 8000d40:	32fc      	adds	r2, #252	@ 0xfc
 8000d42:	0015      	movs	r5, r2
 8000d44:	4085      	lsls	r5, r0
 8000d46:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d48:	0189      	lsls	r1, r1, #6
 8000d4a:	400a      	ands	r2, r1
 8000d4c:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d4e:	4322      	orrs	r2, r4
 8000d50:	605a      	str	r2, [r3, #4]
}
 8000d52:	e7e7      	b.n	8000d24 <__NVIC_SetPriority+0x28>
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	2380      	movs	r3, #128	@ 0x80
 8000d60:	045b      	lsls	r3, r3, #17
 8000d62:	4298      	cmp	r0, r3
 8000d64:	d20f      	bcs.n	8000d86 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d66:	4a09      	ldr	r2, [pc, #36]	@ (8000d8c <SysTick_Config+0x30>)
 8000d68:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d6a:	4809      	ldr	r0, [pc, #36]	@ (8000d90 <SysTick_Config+0x34>)
 8000d6c:	6a03      	ldr	r3, [r0, #32]
 8000d6e:	021b      	lsls	r3, r3, #8
 8000d70:	0a1b      	lsrs	r3, r3, #8
 8000d72:	21c0      	movs	r1, #192	@ 0xc0
 8000d74:	0609      	lsls	r1, r1, #24
 8000d76:	430b      	orrs	r3, r1
 8000d78:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	3307      	adds	r3, #7
 8000d80:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d82:	2000      	movs	r0, #0
}
 8000d84:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d86:	2001      	movs	r0, #1
 8000d88:	e7fc      	b.n	8000d84 <SysTick_Config+0x28>
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	e000e010 	.word	0xe000e010
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d94:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d96:	f7ff ffb1 	bl	8000cfc <__NVIC_SetPriority>
}
 8000d9a:	bd10      	pop	{r4, pc}

08000d9c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	db05      	blt.n	8000dac <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da0:	221f      	movs	r2, #31
 8000da2:	4002      	ands	r2, r0
 8000da4:	2301      	movs	r3, #1
 8000da6:	4093      	lsls	r3, r2
 8000da8:	4a01      	ldr	r2, [pc, #4]	@ (8000db0 <HAL_NVIC_EnableIRQ+0x14>)
 8000daa:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000dac:	4770      	bx	lr
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	e000e100 	.word	0xe000e100

08000db4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000db4:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8000db6:	f7ff ffd1 	bl	8000d5c <SysTick_Config>
}
 8000dba:	bd10      	pop	{r4, pc}

08000dbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000dbc:	b510      	push	{r4, lr}
 8000dbe:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000dc0:	6803      	ldr	r3, [r0, #0]
 8000dc2:	20ff      	movs	r0, #255	@ 0xff
 8000dc4:	4018      	ands	r0, r3
 8000dc6:	3808      	subs	r0, #8
 8000dc8:	2114      	movs	r1, #20
 8000dca:	f7ff f98b 	bl	80000e4 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8000dce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000dd0:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8000dd2:	4a06      	ldr	r2, [pc, #24]	@ (8000dec <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000ddc:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8000dde:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8000de0:	231c      	movs	r3, #28
 8000de2:	4018      	ands	r0, r3
 8000de4:	3b1b      	subs	r3, #27
 8000de6:	4083      	lsls	r3, r0
 8000de8:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8000dea:	bd10      	pop	{r4, pc}
 8000dec:	10008200 	.word	0x10008200
 8000df0:	40020880 	.word	0x40020880

08000df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8000df4:	6842      	ldr	r2, [r0, #4]
 8000df6:	23ff      	movs	r3, #255	@ 0xff
 8000df8:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8000dfa:	4a06      	ldr	r2, [pc, #24]	@ (8000e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8000dfc:	189a      	adds	r2, r3, r2
 8000dfe:	0092      	lsls	r2, r2, #2
 8000e00:	6502      	str	r2, [r0, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000e02:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8000e04:	6542      	str	r2, [r0, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000e06:	3b01      	subs	r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	4093      	lsls	r3, r2
 8000e10:	6583      	str	r3, [r0, #88]	@ 0x58
}
 8000e12:	4770      	bx	lr
 8000e14:	1000823f 	.word	0x1000823f
 8000e18:	40020940 	.word	0x40020940

08000e1c <HAL_DMA_Init>:
{
 8000e1c:	b570      	push	{r4, r5, r6, lr}
 8000e1e:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 8000e20:	d04d      	beq.n	8000ebe <HAL_DMA_Init+0xa2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000e22:	6805      	ldr	r5, [r0, #0]
 8000e24:	4b27      	ldr	r3, [pc, #156]	@ (8000ec4 <HAL_DMA_Init+0xa8>)
 8000e26:	18e8      	adds	r0, r5, r3
 8000e28:	2114      	movs	r1, #20
 8000e2a:	f7ff f95b 	bl	80000e4 <__udivsi3>
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8000e2e:	0080      	lsls	r0, r0, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000e30:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e32:	2325      	movs	r3, #37	@ 0x25
 8000e34:	2202      	movs	r2, #2
 8000e36:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e38:	682b      	ldr	r3, [r5, #0]
 8000e3a:	4a23      	ldr	r2, [pc, #140]	@ (8000ec8 <HAL_DMA_Init+0xac>)
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000e40:	6821      	ldr	r1, [r4, #0]
 8000e42:	680a      	ldr	r2, [r1, #0]
 8000e44:	68a3      	ldr	r3, [r4, #8]
 8000e46:	68e0      	ldr	r0, [r4, #12]
 8000e48:	4303      	orrs	r3, r0
 8000e4a:	6920      	ldr	r0, [r4, #16]
 8000e4c:	4303      	orrs	r3, r0
 8000e4e:	6960      	ldr	r0, [r4, #20]
 8000e50:	4303      	orrs	r3, r0
 8000e52:	69a0      	ldr	r0, [r4, #24]
 8000e54:	4303      	orrs	r3, r0
 8000e56:	69e0      	ldr	r0, [r4, #28]
 8000e58:	4303      	orrs	r3, r0
 8000e5a:	6a20      	ldr	r0, [r4, #32]
 8000e5c:	4303      	orrs	r3, r0
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000e62:	0020      	movs	r0, r4
 8000e64:	f7ff ffaa 	bl	8000dbc <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000e68:	68a2      	ldr	r2, [r4, #8]
 8000e6a:	2380      	movs	r3, #128	@ 0x80
 8000e6c:	01db      	lsls	r3, r3, #7
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d018      	beq.n	8000ea4 <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000e72:	6861      	ldr	r1, [r4, #4]
 8000e74:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8000e76:	23ff      	movs	r3, #255	@ 0xff
 8000e78:	400b      	ands	r3, r1
 8000e7a:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e7c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000e7e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8000e80:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000e82:	6863      	ldr	r3, [r4, #4]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d90f      	bls.n	8000eaa <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000e8e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000e90:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8000e96:	2225      	movs	r2, #37	@ 0x25
 8000e98:	2101      	movs	r1, #1
 8000e9a:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8000e9c:	3a01      	subs	r2, #1
 8000e9e:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8000ea0:	2000      	movs	r0, #0
}
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	6063      	str	r3, [r4, #4]
 8000ea8:	e7e3      	b.n	8000e72 <HAL_DMA_Init+0x56>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000eaa:	0020      	movs	r0, r4
 8000eac:	f7ff ffa2 	bl	8000df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000eb0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000eb6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000eb8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	e7e9      	b.n	8000e92 <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	e7ef      	b.n	8000ea2 <HAL_DMA_Init+0x86>
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	bffdfff8 	.word	0xbffdfff8
 8000ec8:	ffff800f 	.word	0xffff800f

08000ecc <HAL_DMA_IRQHandler>:
{
 8000ecc:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 8000ece:	4b31      	ldr	r3, [pc, #196]	@ (8000f94 <HAL_DMA_IRQHandler+0xc8>)
 8000ed0:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000ed2:	6804      	ldr	r4, [r0, #0]
 8000ed4:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000ed6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8000ed8:	231c      	movs	r3, #28
 8000eda:	4013      	ands	r3, r2
 8000edc:	2204      	movs	r2, #4
 8000ede:	409a      	lsls	r2, r3
 8000ee0:	4211      	tst	r1, r2
 8000ee2:	d016      	beq.n	8000f12 <HAL_DMA_IRQHandler+0x46>
 8000ee4:	076a      	lsls	r2, r5, #29
 8000ee6:	d514      	bpl.n	8000f12 <HAL_DMA_IRQHandler+0x46>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ee8:	6823      	ldr	r3, [r4, #0]
 8000eea:	069b      	lsls	r3, r3, #26
 8000eec:	d403      	bmi.n	8000ef6 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000eee:	6823      	ldr	r3, [r4, #0]
 8000ef0:	2204      	movs	r2, #4
 8000ef2:	4393      	bics	r3, r2
 8000ef4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8000ef6:	4c27      	ldr	r4, [pc, #156]	@ (8000f94 <HAL_DMA_IRQHandler+0xc8>)
 8000ef8:	6863      	ldr	r3, [r4, #4]
 8000efa:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8000efc:	211c      	movs	r1, #28
 8000efe:	4011      	ands	r1, r2
 8000f00:	2204      	movs	r2, #4
 8000f02:	408a      	lsls	r2, r1
 8000f04:	4313      	orrs	r3, r2
 8000f06:	6063      	str	r3, [r4, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8000f08:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d000      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x44>
      hdma->XferHalfCpltCallback(hdma);
 8000f0e:	4798      	blx	r3
}
 8000f10:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000f12:	2202      	movs	r2, #2
 8000f14:	409a      	lsls	r2, r3
 8000f16:	4211      	tst	r1, r2
 8000f18:	d01c      	beq.n	8000f54 <HAL_DMA_IRQHandler+0x88>
 8000f1a:	07aa      	lsls	r2, r5, #30
 8000f1c:	d51a      	bpl.n	8000f54 <HAL_DMA_IRQHandler+0x88>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f1e:	6823      	ldr	r3, [r4, #0]
 8000f20:	069b      	lsls	r3, r3, #26
 8000f22:	d406      	bmi.n	8000f32 <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000f24:	6823      	ldr	r3, [r4, #0]
 8000f26:	220a      	movs	r2, #10
 8000f28:	4393      	bics	r3, r2
 8000f2a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000f2c:	2325      	movs	r3, #37	@ 0x25
 8000f2e:	3a09      	subs	r2, #9
 8000f30:	54c2      	strb	r2, [r0, r3]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8000f32:	4c18      	ldr	r4, [pc, #96]	@ (8000f94 <HAL_DMA_IRQHandler+0xc8>)
 8000f34:	6863      	ldr	r3, [r4, #4]
 8000f36:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8000f38:	211c      	movs	r1, #28
 8000f3a:	4011      	ands	r1, r2
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	408a      	lsls	r2, r1
 8000f40:	4313      	orrs	r3, r2
 8000f42:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000f44:	2324      	movs	r3, #36	@ 0x24
 8000f46:	2200      	movs	r2, #0
 8000f48:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8000f4a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d0df      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x44>
      hdma->XferCpltCallback(hdma);
 8000f50:	4798      	blx	r3
 8000f52:	e7dd      	b.n	8000f10 <HAL_DMA_IRQHandler+0x44>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8000f54:	2208      	movs	r2, #8
 8000f56:	409a      	lsls	r2, r3
 8000f58:	4211      	tst	r1, r2
 8000f5a:	d0d9      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x44>
 8000f5c:	072d      	lsls	r5, r5, #28
 8000f5e:	d5d7      	bpl.n	8000f10 <HAL_DMA_IRQHandler+0x44>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	220e      	movs	r2, #14
 8000f64:	4393      	bics	r3, r2
 8000f66:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8000f68:	4c0a      	ldr	r4, [pc, #40]	@ (8000f94 <HAL_DMA_IRQHandler+0xc8>)
 8000f6a:	6862      	ldr	r2, [r4, #4]
 8000f6c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8000f6e:	211c      	movs	r1, #28
 8000f70:	4019      	ands	r1, r3
 8000f72:	2301      	movs	r3, #1
 8000f74:	001d      	movs	r5, r3
 8000f76:	408d      	lsls	r5, r1
 8000f78:	432a      	orrs	r2, r5
 8000f7a:	6062      	str	r2, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f7c:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8000f7e:	2225      	movs	r2, #37	@ 0x25
 8000f80:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8000f82:	3323      	adds	r3, #35	@ 0x23
 8000f84:	2200      	movs	r2, #0
 8000f86:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8000f88:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d0c0      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x44>
      hdma->XferErrorCallback(hdma);
 8000f8e:	4798      	blx	r3
  return;
 8000f90:	e7be      	b.n	8000f10 <HAL_DMA_IRQHandler+0x44>
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	40020000 	.word	0x40020000

08000f98 <HAL_EXTI_RegisterCallback>:
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8000f98:	2901      	cmp	r1, #1
 8000f9a:	d007      	beq.n	8000fac <HAL_EXTI_RegisterCallback+0x14>
 8000f9c:	2902      	cmp	r1, #2
 8000f9e:	d008      	beq.n	8000fb2 <HAL_EXTI_RegisterCallback+0x1a>
 8000fa0:	2900      	cmp	r1, #0
 8000fa2:	d109      	bne.n	8000fb8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8000fa4:	6042      	str	r2, [r0, #4]
      hexti->FallingCallback = pPendingCbfn;
 8000fa6:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8000fa8:	0008      	movs	r0, r1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 8000faa:	4770      	bx	lr
      hexti->RisingCallback = pPendingCbfn;
 8000fac:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fae:	2000      	movs	r0, #0
      break;
 8000fb0:	e7fb      	b.n	8000faa <HAL_EXTI_RegisterCallback+0x12>
      hexti->FallingCallback = pPendingCbfn;
 8000fb2:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8000fb4:	2000      	movs	r0, #0
      break;
 8000fb6:	e7f8      	b.n	8000faa <HAL_EXTI_RegisterCallback+0x12>
  switch (CallbackID)
 8000fb8:	2001      	movs	r0, #1
 8000fba:	e7f6      	b.n	8000faa <HAL_EXTI_RegisterCallback+0x12>

08000fbc <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	d002      	beq.n	8000fc6 <HAL_EXTI_GetHandle+0xa>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000fc0:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8000fc2:	2000      	movs	r0, #0
  }
}
 8000fc4:	4770      	bx	lr
    return HAL_ERROR;
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	e7fc      	b.n	8000fc4 <HAL_EXTI_GetHandle+0x8>
	...

08000fcc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8000fcc:	b570      	push	{r4, r5, r6, lr}
 8000fce:	0006      	movs	r6, r0
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000fd0:	6802      	ldr	r2, [r0, #0]
 8000fd2:	0c14      	lsrs	r4, r2, #16
 8000fd4:	2501      	movs	r5, #1
 8000fd6:	402c      	ands	r4, r5
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8000fd8:	231f      	movs	r3, #31
 8000fda:	4013      	ands	r3, r2
 8000fdc:	409d      	lsls	r5, r3

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000fde:	0164      	lsls	r4, r4, #5
 8000fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <HAL_EXTI_IRQHandler+0x40>)
 8000fe2:	18e3      	adds	r3, r4, r3
  regval = (*regaddr & maskline);
 8000fe4:	681a      	ldr	r2, [r3, #0]

  if (regval != 0U)
 8000fe6:	4215      	tst	r5, r2
 8000fe8:	d004      	beq.n	8000ff4 <HAL_EXTI_IRQHandler+0x28>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000fea:	601d      	str	r5, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8000fec:	6843      	ldr	r3, [r0, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d000      	beq.n	8000ff4 <HAL_EXTI_IRQHandler+0x28>
    {
      hexti->RisingCallback();
 8000ff2:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8000ff4:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_EXTI_IRQHandler+0x44>)
 8000ff6:	469c      	mov	ip, r3
 8000ff8:	4464      	add	r4, ip
  regval = (*regaddr & maskline);
 8000ffa:	6823      	ldr	r3, [r4, #0]

  if (regval != 0U)
 8000ffc:	421d      	tst	r5, r3
 8000ffe:	d004      	beq.n	800100a <HAL_EXTI_IRQHandler+0x3e>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001000:	6025      	str	r5, [r4, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001002:	68b3      	ldr	r3, [r6, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d000      	beq.n	800100a <HAL_EXTI_IRQHandler+0x3e>
    {
      hexti->FallingCallback();
 8001008:	4798      	blx	r3
    }
  }
}
 800100a:	bd70      	pop	{r4, r5, r6, pc}
 800100c:	4002180c 	.word	0x4002180c
 8001010:	40021810 	.word	0x40021810

08001014 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	46d6      	mov	lr, sl
 8001018:	464f      	mov	r7, r9
 800101a:	4646      	mov	r6, r8
 800101c:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800101e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001020:	e03b      	b.n	800109a <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001022:	2505      	movs	r5, #5
 8001024:	e000      	b.n	8001028 <HAL_GPIO_Init+0x14>
 8001026:	2500      	movs	r5, #0
 8001028:	40a5      	lsls	r5, r4
 800102a:	002c      	movs	r4, r5
 800102c:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 800102e:	4d63      	ldr	r5, [pc, #396]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 8001030:	3218      	adds	r2, #24
 8001032:	0092      	lsls	r2, r2, #2
 8001034:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001036:	2280      	movs	r2, #128	@ 0x80
 8001038:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 800103a:	464a      	mov	r2, r9
 800103c:	43d2      	mvns	r2, r2
 800103e:	003d      	movs	r5, r7
 8001040:	464c      	mov	r4, r9
 8001042:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001044:	684c      	ldr	r4, [r1, #4]
 8001046:	03e4      	lsls	r4, r4, #15
 8001048:	d502      	bpl.n	8001050 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 800104a:	003d      	movs	r5, r7
 800104c:	464c      	mov	r4, r9
 800104e:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8001050:	4c5a      	ldr	r4, [pc, #360]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 8001052:	2780      	movs	r7, #128	@ 0x80
 8001054:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 8001056:	2584      	movs	r5, #132	@ 0x84
 8001058:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 800105a:	003d      	movs	r5, r7
 800105c:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800105e:	684c      	ldr	r4, [r1, #4]
 8001060:	03a4      	lsls	r4, r4, #14
 8001062:	d502      	bpl.n	800106a <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8001064:	003d      	movs	r5, r7
 8001066:	464c      	mov	r4, r9
 8001068:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 800106a:	4c54      	ldr	r4, [pc, #336]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 800106c:	2784      	movs	r7, #132	@ 0x84
 800106e:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001070:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8001072:	003d      	movs	r5, r7
 8001074:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001076:	684c      	ldr	r4, [r1, #4]
 8001078:	02e4      	lsls	r4, r4, #11
 800107a:	d502      	bpl.n	8001082 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 800107c:	003d      	movs	r5, r7
 800107e:	464c      	mov	r4, r9
 8001080:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8001082:	4c4e      	ldr	r4, [pc, #312]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 8001084:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 8001086:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001088:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800108a:	684c      	ldr	r4, [r1, #4]
 800108c:	02a4      	lsls	r4, r4, #10
 800108e:	d501      	bpl.n	8001094 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8001090:	464a      	mov	r2, r9
 8001092:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 8001094:	4c49      	ldr	r4, [pc, #292]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 8001096:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 8001098:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800109a:	680c      	ldr	r4, [r1, #0]
 800109c:	0022      	movs	r2, r4
 800109e:	40da      	lsrs	r2, r3
 80010a0:	d100      	bne.n	80010a4 <HAL_GPIO_Init+0x90>
 80010a2:	e086      	b.n	80011b2 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80010a4:	2201      	movs	r2, #1
 80010a6:	409a      	lsls	r2, r3
 80010a8:	0026      	movs	r6, r4
 80010aa:	4016      	ands	r6, r2
 80010ac:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 80010ae:	4214      	tst	r4, r2
 80010b0:	d0f2      	beq.n	8001098 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010b2:	684c      	ldr	r4, [r1, #4]
 80010b4:	2c02      	cmp	r4, #2
 80010b6:	d001      	beq.n	80010bc <HAL_GPIO_Init+0xa8>
 80010b8:	2c12      	cmp	r4, #18
 80010ba:	d118      	bne.n	80010ee <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 80010bc:	08dd      	lsrs	r5, r3, #3
 80010be:	3508      	adds	r5, #8
 80010c0:	00ad      	lsls	r5, r5, #2
 80010c2:	582c      	ldr	r4, [r5, r0]
 80010c4:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80010c6:	2707      	movs	r7, #7
 80010c8:	401f      	ands	r7, r3
 80010ca:	00bf      	lsls	r7, r7, #2
 80010cc:	240f      	movs	r4, #15
 80010ce:	46a2      	mov	sl, r4
 80010d0:	0026      	movs	r6, r4
 80010d2:	40be      	lsls	r6, r7
 80010d4:	46b0      	mov	r8, r6
 80010d6:	4666      	mov	r6, ip
 80010d8:	4644      	mov	r4, r8
 80010da:	43a6      	bics	r6, r4
 80010dc:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80010de:	690c      	ldr	r4, [r1, #16]
 80010e0:	4656      	mov	r6, sl
 80010e2:	4026      	ands	r6, r4
 80010e4:	0034      	movs	r4, r6
 80010e6:	40bc      	lsls	r4, r7
 80010e8:	4666      	mov	r6, ip
 80010ea:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 80010ec:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 80010ee:	6804      	ldr	r4, [r0, #0]
 80010f0:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80010f2:	005d      	lsls	r5, r3, #1
 80010f4:	2403      	movs	r4, #3
 80010f6:	46a2      	mov	sl, r4
 80010f8:	0027      	movs	r7, r4
 80010fa:	40af      	lsls	r7, r5
 80010fc:	46b8      	mov	r8, r7
 80010fe:	43ff      	mvns	r7, r7
 8001100:	4666      	mov	r6, ip
 8001102:	4644      	mov	r4, r8
 8001104:	43a6      	bics	r6, r4
 8001106:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001108:	684c      	ldr	r4, [r1, #4]
 800110a:	4656      	mov	r6, sl
 800110c:	4026      	ands	r6, r4
 800110e:	0034      	movs	r4, r6
 8001110:	40ac      	lsls	r4, r5
 8001112:	4666      	mov	r6, ip
 8001114:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8001116:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001118:	684c      	ldr	r4, [r1, #4]
 800111a:	1e66      	subs	r6, r4, #1
 800111c:	2e01      	cmp	r6, #1
 800111e:	d903      	bls.n	8001128 <HAL_GPIO_Init+0x114>
 8001120:	2c11      	cmp	r4, #17
 8001122:	d001      	beq.n	8001128 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001124:	2c12      	cmp	r4, #18
 8001126:	d112      	bne.n	800114e <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8001128:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800112a:	403c      	ands	r4, r7
 800112c:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800112e:	68cc      	ldr	r4, [r1, #12]
 8001130:	40ac      	lsls	r4, r5
 8001132:	4666      	mov	r6, ip
 8001134:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8001136:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001138:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800113a:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800113c:	684a      	ldr	r2, [r1, #4]
 800113e:	0912      	lsrs	r2, r2, #4
 8001140:	4694      	mov	ip, r2
 8001142:	2201      	movs	r2, #1
 8001144:	4666      	mov	r6, ip
 8001146:	4032      	ands	r2, r6
 8001148:	409a      	lsls	r2, r3
 800114a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 800114c:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800114e:	684a      	ldr	r2, [r1, #4]
 8001150:	2a03      	cmp	r2, #3
 8001152:	d005      	beq.n	8001160 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8001154:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001156:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001158:	688a      	ldr	r2, [r1, #8]
 800115a:	40aa      	lsls	r2, r5
 800115c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 800115e:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001160:	684a      	ldr	r2, [r1, #4]
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	d598      	bpl.n	8001098 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 8001166:	089a      	lsrs	r2, r3, #2
 8001168:	0014      	movs	r4, r2
 800116a:	3418      	adds	r4, #24
 800116c:	00a4      	lsls	r4, r4, #2
 800116e:	4d13      	ldr	r5, [pc, #76]	@ (80011bc <HAL_GPIO_Init+0x1a8>)
 8001170:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001172:	2403      	movs	r4, #3
 8001174:	401c      	ands	r4, r3
 8001176:	00e4      	lsls	r4, r4, #3
 8001178:	250f      	movs	r5, #15
 800117a:	40a5      	lsls	r5, r4
 800117c:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800117e:	25a0      	movs	r5, #160	@ 0xa0
 8001180:	05ed      	lsls	r5, r5, #23
 8001182:	42a8      	cmp	r0, r5
 8001184:	d100      	bne.n	8001188 <HAL_GPIO_Init+0x174>
 8001186:	e74e      	b.n	8001026 <HAL_GPIO_Init+0x12>
 8001188:	4d0d      	ldr	r5, [pc, #52]	@ (80011c0 <HAL_GPIO_Init+0x1ac>)
 800118a:	42a8      	cmp	r0, r5
 800118c:	d00b      	beq.n	80011a6 <HAL_GPIO_Init+0x192>
 800118e:	4d0d      	ldr	r5, [pc, #52]	@ (80011c4 <HAL_GPIO_Init+0x1b0>)
 8001190:	42a8      	cmp	r0, r5
 8001192:	d00a      	beq.n	80011aa <HAL_GPIO_Init+0x196>
 8001194:	4d0c      	ldr	r5, [pc, #48]	@ (80011c8 <HAL_GPIO_Init+0x1b4>)
 8001196:	42a8      	cmp	r0, r5
 8001198:	d009      	beq.n	80011ae <HAL_GPIO_Init+0x19a>
 800119a:	4d0c      	ldr	r5, [pc, #48]	@ (80011cc <HAL_GPIO_Init+0x1b8>)
 800119c:	42a8      	cmp	r0, r5
 800119e:	d100      	bne.n	80011a2 <HAL_GPIO_Init+0x18e>
 80011a0:	e73f      	b.n	8001022 <HAL_GPIO_Init+0xe>
 80011a2:	2506      	movs	r5, #6
 80011a4:	e740      	b.n	8001028 <HAL_GPIO_Init+0x14>
 80011a6:	2501      	movs	r5, #1
 80011a8:	e73e      	b.n	8001028 <HAL_GPIO_Init+0x14>
 80011aa:	2502      	movs	r5, #2
 80011ac:	e73c      	b.n	8001028 <HAL_GPIO_Init+0x14>
 80011ae:	2503      	movs	r5, #3
 80011b0:	e73a      	b.n	8001028 <HAL_GPIO_Init+0x14>
  }
}
 80011b2:	bce0      	pop	{r5, r6, r7}
 80011b4:	46ba      	mov	sl, r7
 80011b6:	46b1      	mov	r9, r6
 80011b8:	46a8      	mov	r8, r5
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	40021800 	.word	0x40021800
 80011c0:	50000400 	.word	0x50000400
 80011c4:	50000800 	.word	0x50000800
 80011c8:	50000c00 	.word	0x50000c00
 80011cc:	50001400 	.word	0x50001400

080011d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011d0:	2a00      	cmp	r2, #0
 80011d2:	d001      	beq.n	80011d8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011d4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011d6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011d8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80011da:	e7fc      	b.n	80011d6 <HAL_GPIO_WritePin+0x6>

080011dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011dc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011de:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <HAL_MspInit+0x2c>)
 80011e0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80011e2:	2201      	movs	r2, #1
 80011e4:	4311      	orrs	r1, r2
 80011e6:	6419      	str	r1, [r3, #64]	@ 0x40
 80011e8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80011ea:	400a      	ands	r2, r1
 80011ec:	9200      	str	r2, [sp, #0]
 80011ee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011f2:	2180      	movs	r1, #128	@ 0x80
 80011f4:	0549      	lsls	r1, r1, #21
 80011f6:	430a      	orrs	r2, r1
 80011f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011fc:	400b      	ands	r3, r1
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001202:	b002      	add	sp, #8
 8001204:	4770      	bx	lr
 8001206:	46c0      	nop			@ (mov r8, r8)
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800120c:	b530      	push	{r4, r5, lr}
 800120e:	b08f      	sub	sp, #60	@ 0x3c
 8001210:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	2214      	movs	r2, #20
 8001214:	2100      	movs	r1, #0
 8001216:	a809      	add	r0, sp, #36	@ 0x24
 8001218:	f000 ffb8 	bl	800218c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800121c:	221c      	movs	r2, #28
 800121e:	2100      	movs	r1, #0
 8001220:	a802      	add	r0, sp, #8
 8001222:	f000 ffb3 	bl	800218c <memset>
  if(hadc->Instance==ADC1)
 8001226:	6822      	ldr	r2, [r4, #0]
 8001228:	4b24      	ldr	r3, [pc, #144]	@ (80012bc <HAL_ADC_MspInit+0xb0>)
 800122a:	429a      	cmp	r2, r3
 800122c:	d001      	beq.n	8001232 <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800122e:	b00f      	add	sp, #60	@ 0x3c
 8001230:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001232:	2320      	movs	r3, #32
 8001234:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001236:	a802      	add	r0, sp, #8
 8001238:	f000 faf2 	bl	8001820 <HAL_RCCEx_PeriphCLKConfig>
 800123c:	2800      	cmp	r0, #0
 800123e:	d136      	bne.n	80012ae <HAL_ADC_MspInit+0xa2>
    __HAL_RCC_ADC_CLK_ENABLE();
 8001240:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <HAL_ADC_MspInit+0xb4>)
 8001242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001244:	2180      	movs	r1, #128	@ 0x80
 8001246:	0349      	lsls	r1, r1, #13
 8001248:	430a      	orrs	r2, r1
 800124a:	641a      	str	r2, [r3, #64]	@ 0x40
 800124c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800124e:	400a      	ands	r2, r1
 8001250:	9200      	str	r2, [sp, #0]
 8001252:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001256:	2201      	movs	r2, #1
 8001258:	4311      	orrs	r1, r2
 800125a:	6359      	str	r1, [r3, #52]	@ 0x34
 800125c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800125e:	401a      	ands	r2, r3
 8001260:	9201      	str	r2, [sp, #4]
 8001262:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001264:	a909      	add	r1, sp, #36	@ 0x24
 8001266:	2310      	movs	r3, #16
 8001268:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126a:	3b0d      	subs	r3, #13
 800126c:	604b      	str	r3, [r1, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2500      	movs	r5, #0
 8001270:	608d      	str	r5, [r1, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	20a0      	movs	r0, #160	@ 0xa0
 8001274:	05c0      	lsls	r0, r0, #23
 8001276:	f7ff fecd 	bl	8001014 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800127a:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <HAL_ADC_MspInit+0xb8>)
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_ADC_MspInit+0xbc>)
 800127e:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001280:	2305      	movs	r3, #5
 8001282:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001284:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001286:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001288:	337b      	adds	r3, #123	@ 0x7b
 800128a:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800128c:	3380      	adds	r3, #128	@ 0x80
 800128e:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001290:	2380      	movs	r3, #128	@ 0x80
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001296:	61c5      	str	r5, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001298:	2380      	movs	r3, #128	@ 0x80
 800129a:	015b      	lsls	r3, r3, #5
 800129c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800129e:	f7ff fdbd 	bl	8000e1c <HAL_DMA_Init>
 80012a2:	2800      	cmp	r0, #0
 80012a4:	d106      	bne.n	80012b4 <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012a6:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <HAL_ADC_MspInit+0xb8>)
 80012a8:	6523      	str	r3, [r4, #80]	@ 0x50
 80012aa:	629c      	str	r4, [r3, #40]	@ 0x28
}
 80012ac:	e7bf      	b.n	800122e <HAL_ADC_MspInit+0x22>
      Error_Handler();
 80012ae:	f7fe ffff 	bl	80002b0 <Error_Handler>
 80012b2:	e7c5      	b.n	8001240 <HAL_ADC_MspInit+0x34>
      Error_Handler();
 80012b4:	f7fe fffc 	bl	80002b0 <Error_Handler>
 80012b8:	e7f5      	b.n	80012a6 <HAL_ADC_MspInit+0x9a>
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	40012400 	.word	0x40012400
 80012c0:	40021000 	.word	0x40021000
 80012c4:	2000010c 	.word	0x2000010c
 80012c8:	40020008 	.word	0x40020008

080012cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012cc:	b510      	push	{r4, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d2:	2214      	movs	r2, #20
 80012d4:	2100      	movs	r1, #0
 80012d6:	a803      	add	r0, sp, #12
 80012d8:	f000 ff58 	bl	800218c <memset>
  if(huart->Instance==USART2)
 80012dc:	6822      	ldr	r2, [r4, #0]
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <HAL_UART_MspInit+0x58>)
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d001      	beq.n	80012e8 <HAL_UART_MspInit+0x1c>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80012e4:	b008      	add	sp, #32
 80012e6:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <HAL_UART_MspInit+0x5c>)
 80012ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012ec:	2180      	movs	r1, #128	@ 0x80
 80012ee:	0289      	lsls	r1, r1, #10
 80012f0:	430a      	orrs	r2, r1
 80012f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012f6:	400a      	ands	r2, r1
 80012f8:	9201      	str	r2, [sp, #4]
 80012fa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80012fe:	2201      	movs	r2, #1
 8001300:	4311      	orrs	r1, r2
 8001302:	6359      	str	r1, [r3, #52]	@ 0x34
 8001304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001306:	4013      	ands	r3, r2
 8001308:	9302      	str	r3, [sp, #8]
 800130a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800130c:	a903      	add	r1, sp, #12
 800130e:	230c      	movs	r3, #12
 8001310:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001312:	3b0a      	subs	r3, #10
 8001314:	604b      	str	r3, [r1, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001316:	610a      	str	r2, [r1, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	20a0      	movs	r0, #160	@ 0xa0
 800131a:	05c0      	lsls	r0, r0, #23
 800131c:	f7ff fe7a 	bl	8001014 <HAL_GPIO_Init>
}
 8001320:	e7e0      	b.n	80012e4 <HAL_UART_MspInit+0x18>
 8001322:	46c0      	nop			@ (mov r8, r8)
 8001324:	40004400 	.word	0x40004400
 8001328:	40021000 	.word	0x40021000

0800132c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b570      	push	{r4, r5, r6, lr}
 800132e:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001330:	d100      	bne.n	8001334 <HAL_RCC_OscConfig+0x8>
 8001332:	e139      	b.n	80015a8 <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001334:	6803      	ldr	r3, [r0, #0]
 8001336:	07db      	lsls	r3, r3, #31
 8001338:	d52c      	bpl.n	8001394 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800133a:	4ba1      	ldr	r3, [pc, #644]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	2338      	movs	r3, #56	@ 0x38
 8001340:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001342:	2b08      	cmp	r3, #8
 8001344:	d022      	beq.n	800138c <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001346:	6843      	ldr	r3, [r0, #4]
 8001348:	2280      	movs	r2, #128	@ 0x80
 800134a:	0252      	lsls	r2, r2, #9
 800134c:	4293      	cmp	r3, r2
 800134e:	d02e      	beq.n	80013ae <HAL_RCC_OscConfig+0x82>
 8001350:	22a0      	movs	r2, #160	@ 0xa0
 8001352:	02d2      	lsls	r2, r2, #11
 8001354:	4293      	cmp	r3, r2
 8001356:	d031      	beq.n	80013bc <HAL_RCC_OscConfig+0x90>
 8001358:	4b99      	ldr	r3, [pc, #612]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4999      	ldr	r1, [pc, #612]	@ (80015c4 <HAL_RCC_OscConfig+0x298>)
 800135e:	400a      	ands	r2, r1
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4998      	ldr	r1, [pc, #608]	@ (80015c8 <HAL_RCC_OscConfig+0x29c>)
 8001366:	400a      	ands	r2, r1
 8001368:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800136a:	6863      	ldr	r3, [r4, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d031      	beq.n	80013d4 <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001370:	f7ff f8c0 	bl	80004f4 <HAL_GetTick>
 8001374:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001376:	4b92      	ldr	r3, [pc, #584]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	039b      	lsls	r3, r3, #14
 800137c:	d40a      	bmi.n	8001394 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800137e:	f7ff f8b9 	bl	80004f4 <HAL_GetTick>
 8001382:	1b40      	subs	r0, r0, r5
 8001384:	2864      	cmp	r0, #100	@ 0x64
 8001386:	d9f6      	bls.n	8001376 <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8001388:	2003      	movs	r0, #3
 800138a:	e10e      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800138c:	6843      	ldr	r3, [r0, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d100      	bne.n	8001394 <HAL_RCC_OscConfig+0x68>
 8001392:	e10b      	b.n	80015ac <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001394:	6823      	ldr	r3, [r4, #0]
 8001396:	079b      	lsls	r3, r3, #30
 8001398:	d547      	bpl.n	800142a <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800139a:	4b89      	ldr	r3, [pc, #548]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80013a0:	421a      	tst	r2, r3
 80013a2:	d161      	bne.n	8001468 <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80013a4:	68e3      	ldr	r3, [r4, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d122      	bne.n	80013f0 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 80013aa:	2001      	movs	r0, #1
 80013ac:	e0fd      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ae:	4a84      	ldr	r2, [pc, #528]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80013b0:	6811      	ldr	r1, [r2, #0]
 80013b2:	2380      	movs	r3, #128	@ 0x80
 80013b4:	025b      	lsls	r3, r3, #9
 80013b6:	430b      	orrs	r3, r1
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e7d6      	b.n	800136a <HAL_RCC_OscConfig+0x3e>
 80013bc:	4b80      	ldr	r3, [pc, #512]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80013be:	6819      	ldr	r1, [r3, #0]
 80013c0:	2280      	movs	r2, #128	@ 0x80
 80013c2:	02d2      	lsls	r2, r2, #11
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	6819      	ldr	r1, [r3, #0]
 80013ca:	2280      	movs	r2, #128	@ 0x80
 80013cc:	0252      	lsls	r2, r2, #9
 80013ce:	430a      	orrs	r2, r1
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	e7ca      	b.n	800136a <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 80013d4:	f7ff f88e 	bl	80004f4 <HAL_GetTick>
 80013d8:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013da:	4b79      	ldr	r3, [pc, #484]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	039b      	lsls	r3, r3, #14
 80013e0:	d5d8      	bpl.n	8001394 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80013e2:	f7ff f887 	bl	80004f4 <HAL_GetTick>
 80013e6:	1b40      	subs	r0, r0, r5
 80013e8:	2864      	cmp	r0, #100	@ 0x64
 80013ea:	d9f6      	bls.n	80013da <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 80013ec:	2003      	movs	r0, #3
 80013ee:	e0dc      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f0:	4b73      	ldr	r3, [pc, #460]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	4975      	ldr	r1, [pc, #468]	@ (80015cc <HAL_RCC_OscConfig+0x2a0>)
 80013f6:	400a      	ands	r2, r1
 80013f8:	6961      	ldr	r1, [r4, #20]
 80013fa:	0209      	lsls	r1, r1, #8
 80013fc:	430a      	orrs	r2, r1
 80013fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4973      	ldr	r1, [pc, #460]	@ (80015d0 <HAL_RCC_OscConfig+0x2a4>)
 8001404:	400a      	ands	r2, r1
 8001406:	6921      	ldr	r1, [r4, #16]
 8001408:	430a      	orrs	r2, r1
 800140a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	0adb      	lsrs	r3, r3, #11
 8001410:	2207      	movs	r2, #7
 8001412:	401a      	ands	r2, r3
 8001414:	4b6f      	ldr	r3, [pc, #444]	@ (80015d4 <HAL_RCC_OscConfig+0x2a8>)
 8001416:	40d3      	lsrs	r3, r2
 8001418:	4a6f      	ldr	r2, [pc, #444]	@ (80015d8 <HAL_RCC_OscConfig+0x2ac>)
 800141a:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800141c:	4b6f      	ldr	r3, [pc, #444]	@ (80015dc <HAL_RCC_OscConfig+0x2b0>)
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	f7ff f824 	bl	800046c <HAL_InitTick>
 8001424:	2800      	cmp	r0, #0
 8001426:	d000      	beq.n	800142a <HAL_RCC_OscConfig+0xfe>
 8001428:	e0c2      	b.n	80015b0 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142a:	6823      	ldr	r3, [r4, #0]
 800142c:	071b      	lsls	r3, r3, #28
 800142e:	d557      	bpl.n	80014e0 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001430:	4b63      	ldr	r3, [pc, #396]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	2338      	movs	r3, #56	@ 0x38
 8001436:	4013      	ands	r3, r2
 8001438:	2b18      	cmp	r3, #24
 800143a:	d04e      	beq.n	80014da <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800143c:	69a3      	ldr	r3, [r4, #24]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d077      	beq.n	8001532 <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001442:	4a5f      	ldr	r2, [pc, #380]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001444:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001446:	2101      	movs	r1, #1
 8001448:	430b      	orrs	r3, r1
 800144a:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144c:	f7ff f852 	bl	80004f4 <HAL_GetTick>
 8001450:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001452:	4b5b      	ldr	r3, [pc, #364]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001456:	079b      	lsls	r3, r3, #30
 8001458:	d442      	bmi.n	80014e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800145a:	f7ff f84b 	bl	80004f4 <HAL_GetTick>
 800145e:	1b40      	subs	r0, r0, r5
 8001460:	2802      	cmp	r0, #2
 8001462:	d9f6      	bls.n	8001452 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8001464:	2003      	movs	r0, #3
 8001466:	e0a0      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001468:	68e3      	ldr	r3, [r4, #12]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d022      	beq.n	80014b4 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800146e:	4a54      	ldr	r2, [pc, #336]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001470:	6813      	ldr	r3, [r2, #0]
 8001472:	4957      	ldr	r1, [pc, #348]	@ (80015d0 <HAL_RCC_OscConfig+0x2a4>)
 8001474:	400b      	ands	r3, r1
 8001476:	6921      	ldr	r1, [r4, #16]
 8001478:	430b      	orrs	r3, r1
 800147a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 800147c:	6811      	ldr	r1, [r2, #0]
 800147e:	2380      	movs	r3, #128	@ 0x80
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	430b      	orrs	r3, r1
 8001484:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001486:	f7ff f835 	bl	80004f4 <HAL_GetTick>
 800148a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800148c:	4b4c      	ldr	r3, [pc, #304]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	055b      	lsls	r3, r3, #21
 8001492:	d406      	bmi.n	80014a2 <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001494:	f7ff f82e 	bl	80004f4 <HAL_GetTick>
 8001498:	1b40      	subs	r0, r0, r5
 800149a:	2802      	cmp	r0, #2
 800149c:	d9f6      	bls.n	800148c <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 800149e:	2003      	movs	r0, #3
 80014a0:	e083      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a2:	4947      	ldr	r1, [pc, #284]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80014a4:	684b      	ldr	r3, [r1, #4]
 80014a6:	4a49      	ldr	r2, [pc, #292]	@ (80015cc <HAL_RCC_OscConfig+0x2a0>)
 80014a8:	4013      	ands	r3, r2
 80014aa:	6962      	ldr	r2, [r4, #20]
 80014ac:	0212      	lsls	r2, r2, #8
 80014ae:	4313      	orrs	r3, r2
 80014b0:	604b      	str	r3, [r1, #4]
 80014b2:	e7ba      	b.n	800142a <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 80014b4:	4a42      	ldr	r2, [pc, #264]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80014b6:	6813      	ldr	r3, [r2, #0]
 80014b8:	4949      	ldr	r1, [pc, #292]	@ (80015e0 <HAL_RCC_OscConfig+0x2b4>)
 80014ba:	400b      	ands	r3, r1
 80014bc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80014be:	f7ff f819 	bl	80004f4 <HAL_GetTick>
 80014c2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014c4:	4b3e      	ldr	r3, [pc, #248]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	055b      	lsls	r3, r3, #21
 80014ca:	d5ae      	bpl.n	800142a <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80014cc:	f7ff f812 	bl	80004f4 <HAL_GetTick>
 80014d0:	1b40      	subs	r0, r0, r5
 80014d2:	2802      	cmp	r0, #2
 80014d4:	d9f6      	bls.n	80014c4 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 80014d6:	2003      	movs	r0, #3
 80014d8:	e067      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80014da:	69a3      	ldr	r3, [r4, #24]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d069      	beq.n	80015b4 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e0:	6823      	ldr	r3, [r4, #0]
 80014e2:	075b      	lsls	r3, r3, #29
 80014e4:	d568      	bpl.n	80015b8 <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80014e6:	4b36      	ldr	r3, [pc, #216]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	2338      	movs	r3, #56	@ 0x38
 80014ec:	4013      	ands	r3, r2
 80014ee:	2b20      	cmp	r3, #32
 80014f0:	d032      	beq.n	8001558 <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f2:	68a3      	ldr	r3, [r4, #8]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d034      	beq.n	8001562 <HAL_RCC_OscConfig+0x236>
 80014f8:	2b05      	cmp	r3, #5
 80014fa:	d038      	beq.n	800156e <HAL_RCC_OscConfig+0x242>
 80014fc:	4b30      	ldr	r3, [pc, #192]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 80014fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001500:	2101      	movs	r1, #1
 8001502:	438a      	bics	r2, r1
 8001504:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001506:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001508:	3103      	adds	r1, #3
 800150a:	438a      	bics	r2, r1
 800150c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800150e:	68a3      	ldr	r3, [r4, #8]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d038      	beq.n	8001586 <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7fe ffee 	bl	80004f4 <HAL_GetTick>
 8001518:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800151a:	4b29      	ldr	r3, [pc, #164]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800151c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800151e:	079b      	lsls	r3, r3, #30
 8001520:	d42f      	bmi.n	8001582 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001522:	f7fe ffe7 	bl	80004f4 <HAL_GetTick>
 8001526:	1b00      	subs	r0, r0, r4
 8001528:	4b2e      	ldr	r3, [pc, #184]	@ (80015e4 <HAL_RCC_OscConfig+0x2b8>)
 800152a:	4298      	cmp	r0, r3
 800152c:	d9f5      	bls.n	800151a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800152e:	2003      	movs	r0, #3
 8001530:	e03b      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 8001532:	4a23      	ldr	r2, [pc, #140]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001534:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001536:	2101      	movs	r1, #1
 8001538:	438b      	bics	r3, r1
 800153a:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800153c:	f7fe ffda 	bl	80004f4 <HAL_GetTick>
 8001540:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001542:	4b1f      	ldr	r3, [pc, #124]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001546:	079b      	lsls	r3, r3, #30
 8001548:	d5ca      	bpl.n	80014e0 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800154a:	f7fe ffd3 	bl	80004f4 <HAL_GetTick>
 800154e:	1b40      	subs	r0, r0, r5
 8001550:	2802      	cmp	r0, #2
 8001552:	d9f6      	bls.n	8001542 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8001554:	2003      	movs	r0, #3
 8001556:	e028      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001558:	68a3      	ldr	r3, [r4, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d02e      	beq.n	80015bc <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800155e:	2000      	movs	r0, #0
 8001560:	e023      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001562:	4a17      	ldr	r2, [pc, #92]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001564:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001566:	2101      	movs	r1, #1
 8001568:	430b      	orrs	r3, r1
 800156a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800156c:	e7cf      	b.n	800150e <HAL_RCC_OscConfig+0x1e2>
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 8001570:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001572:	2104      	movs	r1, #4
 8001574:	430a      	orrs	r2, r1
 8001576:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001578:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800157a:	3903      	subs	r1, #3
 800157c:	430a      	orrs	r2, r1
 800157e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001580:	e7c5      	b.n	800150e <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 8001582:	2000      	movs	r0, #0
 8001584:	e011      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8001586:	f7fe ffb5 	bl	80004f4 <HAL_GetTick>
 800158a:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <HAL_RCC_OscConfig+0x294>)
 800158e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001590:	079b      	lsls	r3, r3, #30
 8001592:	d507      	bpl.n	80015a4 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001594:	f7fe ffae 	bl	80004f4 <HAL_GetTick>
 8001598:	1b00      	subs	r0, r0, r4
 800159a:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <HAL_RCC_OscConfig+0x2b8>)
 800159c:	4298      	cmp	r0, r3
 800159e:	d9f5      	bls.n	800158c <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 80015a0:	2003      	movs	r0, #3
 80015a2:	e002      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 80015a4:	2000      	movs	r0, #0
 80015a6:	e000      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 80015a8:	2001      	movs	r0, #1
}
 80015aa:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80015ac:	2001      	movs	r0, #1
 80015ae:	e7fc      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 80015b0:	2001      	movs	r0, #1
 80015b2:	e7fa      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 80015b4:	2001      	movs	r0, #1
 80015b6:	e7f8      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 80015b8:	2000      	movs	r0, #0
 80015ba:	e7f6      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 80015bc:	2001      	movs	r0, #1
 80015be:	e7f4      	b.n	80015aa <HAL_RCC_OscConfig+0x27e>
 80015c0:	40021000 	.word	0x40021000
 80015c4:	fffeffff 	.word	0xfffeffff
 80015c8:	fffbffff 	.word	0xfffbffff
 80015cc:	ffff80ff 	.word	0xffff80ff
 80015d0:	ffffc7ff 	.word	0xffffc7ff
 80015d4:	02dc6c00 	.word	0x02dc6c00
 80015d8:	20000008 	.word	0x20000008
 80015dc:	20000004 	.word	0x20000004
 80015e0:	fffffeff 	.word	0xfffffeff
 80015e4:	00001388 	.word	0x00001388

080015e8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <HAL_RCC_GetSysClockFreq+0x54>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2238      	movs	r2, #56	@ 0x38
 80015ee:	421a      	tst	r2, r3
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80015f2:	4b12      	ldr	r3, [pc, #72]	@ (800163c <HAL_RCC_GetSysClockFreq+0x54>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	0ad2      	lsrs	r2, r2, #11
 80015f8:	2307      	movs	r3, #7
 80015fa:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80015fc:	4810      	ldr	r0, [pc, #64]	@ (8001640 <HAL_RCC_GetSysClockFreq+0x58>)
 80015fe:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001600:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HAL_RCC_GetSysClockFreq+0x54>)
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	2338      	movs	r3, #56	@ 0x38
 8001608:	4013      	ands	r3, r2
 800160a:	2b08      	cmp	r3, #8
 800160c:	d010      	beq.n	8001630 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <HAL_RCC_GetSysClockFreq+0x54>)
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	2338      	movs	r3, #56	@ 0x38
 8001614:	4013      	ands	r3, r2
 8001616:	2b20      	cmp	r3, #32
 8001618:	d00c      	beq.n	8001634 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <HAL_RCC_GetSysClockFreq+0x54>)
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	2338      	movs	r3, #56	@ 0x38
 8001620:	4013      	ands	r3, r2
 8001622:	2b18      	cmp	r3, #24
 8001624:	d001      	beq.n	800162a <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8001626:	2000      	movs	r0, #0
  return sysclockfreq;
 8001628:	e7ea      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 800162a:	20fa      	movs	r0, #250	@ 0xfa
 800162c:	01c0      	lsls	r0, r0, #7
 800162e:	e7e7      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8001630:	4803      	ldr	r0, [pc, #12]	@ (8001640 <HAL_RCC_GetSysClockFreq+0x58>)
 8001632:	e7e5      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8001634:	2080      	movs	r0, #128	@ 0x80
 8001636:	0200      	lsls	r0, r0, #8
 8001638:	e7e2      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x18>
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	40021000 	.word	0x40021000
 8001640:	02dc6c00 	.word	0x02dc6c00

08001644 <HAL_RCC_ClockConfig>:
{
 8001644:	b570      	push	{r4, r5, r6, lr}
 8001646:	0004      	movs	r4, r0
 8001648:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800164a:	2800      	cmp	r0, #0
 800164c:	d100      	bne.n	8001650 <HAL_RCC_ClockConfig+0xc>
 800164e:	e0a4      	b.n	800179a <HAL_RCC_ClockConfig+0x156>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001650:	4b54      	ldr	r3, [pc, #336]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	2307      	movs	r3, #7
 8001656:	4013      	ands	r3, r2
 8001658:	428b      	cmp	r3, r1
 800165a:	d321      	bcc.n	80016a0 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800165c:	6823      	ldr	r3, [r4, #0]
 800165e:	079a      	lsls	r2, r3, #30
 8001660:	d510      	bpl.n	8001684 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001662:	075b      	lsls	r3, r3, #29
 8001664:	d507      	bpl.n	8001676 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001666:	4950      	ldr	r1, [pc, #320]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 8001668:	688a      	ldr	r2, [r1, #8]
 800166a:	4b50      	ldr	r3, [pc, #320]	@ (80017ac <HAL_RCC_ClockConfig+0x168>)
 800166c:	401a      	ands	r2, r3
 800166e:	23b0      	movs	r3, #176	@ 0xb0
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	4313      	orrs	r3, r2
 8001674:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001676:	4a4c      	ldr	r2, [pc, #304]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 8001678:	6893      	ldr	r3, [r2, #8]
 800167a:	494d      	ldr	r1, [pc, #308]	@ (80017b0 <HAL_RCC_ClockConfig+0x16c>)
 800167c:	400b      	ands	r3, r1
 800167e:	68e1      	ldr	r1, [r4, #12]
 8001680:	430b      	orrs	r3, r1
 8001682:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001684:	6823      	ldr	r3, [r4, #0]
 8001686:	07db      	lsls	r3, r3, #31
 8001688:	d54c      	bpl.n	8001724 <HAL_RCC_ClockConfig+0xe0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800168a:	6863      	ldr	r3, [r4, #4]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d01e      	beq.n	80016ce <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001690:	2b00      	cmp	r3, #0
 8001692:	d139      	bne.n	8001708 <HAL_RCC_ClockConfig+0xc4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001694:	4a44      	ldr	r2, [pc, #272]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	0552      	lsls	r2, r2, #21
 800169a:	d41c      	bmi.n	80016d6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800169c:	2001      	movs	r0, #1
 800169e:	e064      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a0:	4a40      	ldr	r2, [pc, #256]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 80016a2:	6813      	ldr	r3, [r2, #0]
 80016a4:	2107      	movs	r1, #7
 80016a6:	438b      	bics	r3, r1
 80016a8:	432b      	orrs	r3, r5
 80016aa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80016ac:	f7fe ff22 	bl	80004f4 <HAL_GetTick>
 80016b0:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016b2:	4b3c      	ldr	r3, [pc, #240]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2307      	movs	r3, #7
 80016b8:	4013      	ands	r3, r2
 80016ba:	42ab      	cmp	r3, r5
 80016bc:	d0ce      	beq.n	800165c <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80016be:	f7fe ff19 	bl	80004f4 <HAL_GetTick>
 80016c2:	1b80      	subs	r0, r0, r6
 80016c4:	4a3b      	ldr	r2, [pc, #236]	@ (80017b4 <HAL_RCC_ClockConfig+0x170>)
 80016c6:	4290      	cmp	r0, r2
 80016c8:	d9f3      	bls.n	80016b2 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 80016ca:	2003      	movs	r0, #3
 80016cc:	e04d      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ce:	4a36      	ldr	r2, [pc, #216]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	0392      	lsls	r2, r2, #14
 80016d4:	d563      	bpl.n	800179e <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016d6:	4934      	ldr	r1, [pc, #208]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 80016d8:	688a      	ldr	r2, [r1, #8]
 80016da:	2007      	movs	r0, #7
 80016dc:	4382      	bics	r2, r0
 80016de:	4313      	orrs	r3, r2
 80016e0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80016e2:	f7fe ff07 	bl	80004f4 <HAL_GetTick>
 80016e6:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e8:	4b2f      	ldr	r3, [pc, #188]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	2238      	movs	r2, #56	@ 0x38
 80016ee:	401a      	ands	r2, r3
 80016f0:	6863      	ldr	r3, [r4, #4]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d015      	beq.n	8001724 <HAL_RCC_ClockConfig+0xe0>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80016f8:	f7fe fefc 	bl	80004f4 <HAL_GetTick>
 80016fc:	1b80      	subs	r0, r0, r6
 80016fe:	4b2d      	ldr	r3, [pc, #180]	@ (80017b4 <HAL_RCC_ClockConfig+0x170>)
 8001700:	4298      	cmp	r0, r3
 8001702:	d9f1      	bls.n	80016e8 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8001704:	2003      	movs	r0, #3
 8001706:	e030      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001708:	2b03      	cmp	r3, #3
 800170a:	d005      	beq.n	8001718 <HAL_RCC_ClockConfig+0xd4>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800170c:	4a26      	ldr	r2, [pc, #152]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 800170e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001710:	0792      	lsls	r2, r2, #30
 8001712:	d4e0      	bmi.n	80016d6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001714:	2001      	movs	r0, #1
 8001716:	e028      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001718:	4a23      	ldr	r2, [pc, #140]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 800171a:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 800171c:	0792      	lsls	r2, r2, #30
 800171e:	d4da      	bmi.n	80016d6 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001720:	2001      	movs	r0, #1
 8001722:	e022      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001724:	4b1f      	ldr	r3, [pc, #124]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2307      	movs	r3, #7
 800172a:	4013      	ands	r3, r2
 800172c:	42ab      	cmp	r3, r5
 800172e:	d81d      	bhi.n	800176c <HAL_RCC_ClockConfig+0x128>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001730:	6823      	ldr	r3, [r4, #0]
 8001732:	075b      	lsls	r3, r3, #29
 8001734:	d506      	bpl.n	8001744 <HAL_RCC_ClockConfig+0x100>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001736:	4a1c      	ldr	r2, [pc, #112]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 8001738:	6893      	ldr	r3, [r2, #8]
 800173a:	491f      	ldr	r1, [pc, #124]	@ (80017b8 <HAL_RCC_ClockConfig+0x174>)
 800173c:	400b      	ands	r3, r1
 800173e:	6921      	ldr	r1, [r4, #16]
 8001740:	430b      	orrs	r3, r1
 8001742:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001744:	f7ff ff50 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
 8001748:	4b17      	ldr	r3, [pc, #92]	@ (80017a8 <HAL_RCC_ClockConfig+0x164>)
 800174a:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800174c:	0a12      	lsrs	r2, r2, #8
 800174e:	230f      	movs	r3, #15
 8001750:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001752:	4a1a      	ldr	r2, [pc, #104]	@ (80017bc <HAL_RCC_ClockConfig+0x178>)
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001758:	231f      	movs	r3, #31
 800175a:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800175c:	40d8      	lsrs	r0, r3
 800175e:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <HAL_RCC_ClockConfig+0x17c>)
 8001760:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001762:	4b18      	ldr	r3, [pc, #96]	@ (80017c4 <HAL_RCC_ClockConfig+0x180>)
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	f7fe fe81 	bl	800046c <HAL_InitTick>
}
 800176a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 800176e:	6813      	ldr	r3, [r2, #0]
 8001770:	2107      	movs	r1, #7
 8001772:	438b      	bics	r3, r1
 8001774:	432b      	orrs	r3, r5
 8001776:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001778:	f7fe febc 	bl	80004f4 <HAL_GetTick>
 800177c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800177e:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <HAL_RCC_ClockConfig+0x160>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	2307      	movs	r3, #7
 8001784:	4013      	ands	r3, r2
 8001786:	42ab      	cmp	r3, r5
 8001788:	d0d2      	beq.n	8001730 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800178a:	f7fe feb3 	bl	80004f4 <HAL_GetTick>
 800178e:	1b80      	subs	r0, r0, r6
 8001790:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <HAL_RCC_ClockConfig+0x170>)
 8001792:	4298      	cmp	r0, r3
 8001794:	d9f3      	bls.n	800177e <HAL_RCC_ClockConfig+0x13a>
        return HAL_TIMEOUT;
 8001796:	2003      	movs	r0, #3
 8001798:	e7e7      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 800179a:	2001      	movs	r0, #1
 800179c:	e7e5      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
        return HAL_ERROR;
 800179e:	2001      	movs	r0, #1
 80017a0:	e7e3      	b.n	800176a <HAL_RCC_ClockConfig+0x126>
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	40022000 	.word	0x40022000
 80017a8:	40021000 	.word	0x40021000
 80017ac:	ffff84ff 	.word	0xffff84ff
 80017b0:	fffff0ff 	.word	0xfffff0ff
 80017b4:	00001388 	.word	0x00001388
 80017b8:	ffff8fff 	.word	0xffff8fff
 80017bc:	08002b04 	.word	0x08002b04
 80017c0:	20000008 	.word	0x20000008
 80017c4:	20000004 	.word	0x20000004

080017c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017c8:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80017ca:	f7ff ff0d 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <HAL_RCC_GetHCLKFreq+0x24>)
 80017d0:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017d2:	0a12      	lsrs	r2, r2, #8
 80017d4:	230f      	movs	r3, #15
 80017d6:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80017d8:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <HAL_RCC_GetHCLKFreq+0x28>)
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017de:	231f      	movs	r3, #31
 80017e0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80017e2:	40d8      	lsrs	r0, r3
 80017e4:	4b03      	ldr	r3, [pc, #12]	@ (80017f4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80017e6:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 80017e8:	bd10      	pop	{r4, pc}
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	40021000 	.word	0x40021000
 80017f0:	08002b04 	.word	0x08002b04
 80017f4:	20000008 	.word	0x20000008

080017f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017f8:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80017fa:	f7ff ffe5 	bl	80017c8 <HAL_RCC_GetHCLKFreq>
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001800:	689a      	ldr	r2, [r3, #8]
 8001802:	0b12      	lsrs	r2, r2, #12
 8001804:	2307      	movs	r3, #7
 8001806:	4013      	ands	r3, r2
 8001808:	4a04      	ldr	r2, [pc, #16]	@ (800181c <HAL_RCC_GetPCLK1Freq+0x24>)
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	589a      	ldr	r2, [r3, r2]
 800180e:	231f      	movs	r3, #31
 8001810:	4013      	ands	r3, r2
 8001812:	40d8      	lsrs	r0, r3
}
 8001814:	bd10      	pop	{r4, pc}
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	40021000 	.word	0x40021000
 800181c:	08002ae4 	.word	0x08002ae4

08001820 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001820:	b570      	push	{r4, r5, r6, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001826:	6803      	ldr	r3, [r0, #0]
 8001828:	065b      	lsls	r3, r3, #25
 800182a:	d550      	bpl.n	80018ce <HAL_RCCEx_PeriphCLKConfig+0xae>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800182c:	4b42      	ldr	r3, [pc, #264]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800182e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	d435      	bmi.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001834:	4b40      	ldr	r3, [pc, #256]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001838:	2180      	movs	r1, #128	@ 0x80
 800183a:	0549      	lsls	r1, r1, #21
 800183c:	430a      	orrs	r2, r1
 800183e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001842:	400b      	ands	r3, r1
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001848:	2501      	movs	r5, #1
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800184a:	4b3b      	ldr	r3, [pc, #236]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800184c:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800184e:	22c0      	movs	r2, #192	@ 0xc0
 8001850:	0092      	lsls	r2, r2, #2
 8001852:	000b      	movs	r3, r1
 8001854:	4013      	ands	r3, r2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001856:	4211      	tst	r1, r2
 8001858:	d035      	beq.n	80018c6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 800185a:	69a2      	ldr	r2, [r4, #24]
 800185c:	429a      	cmp	r2, r3
 800185e:	d00d      	beq.n	800187c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001860:	4a35      	ldr	r2, [pc, #212]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001862:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001864:	4935      	ldr	r1, [pc, #212]	@ (800193c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8001866:	400b      	ands	r3, r1
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001868:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 800186a:	2180      	movs	r1, #128	@ 0x80
 800186c:	0249      	lsls	r1, r1, #9
 800186e:	4301      	orrs	r1, r0
 8001870:	65d1      	str	r1, [r2, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001872:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 8001874:	4832      	ldr	r0, [pc, #200]	@ (8001940 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 8001876:	4001      	ands	r1, r0
 8001878:	65d1      	str	r1, [r2, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800187a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800187c:	07db      	lsls	r3, r3, #31
 800187e:	d411      	bmi.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001880:	4a2d      	ldr	r2, [pc, #180]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001882:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001884:	492d      	ldr	r1, [pc, #180]	@ (800193c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8001886:	400b      	ands	r3, r1
 8001888:	69a1      	ldr	r1, [r4, #24]
 800188a:	430b      	orrs	r3, r1
 800188c:	65d3      	str	r3, [r2, #92]	@ 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800188e:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001890:	2d01      	cmp	r5, #1
 8001892:	d11d      	bne.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001894:	4a28      	ldr	r2, [pc, #160]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001896:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001898:	492a      	ldr	r1, [pc, #168]	@ (8001944 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800189a:	400b      	ands	r3, r1
 800189c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800189e:	e017      	b.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    FlagStatus       pwrclkchanged = RESET;
 80018a0:	2500      	movs	r5, #0
 80018a2:	e7d2      	b.n	800184a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      tickstart = HAL_GetTick();
 80018a4:	f7fe fe26 	bl	80004f4 <HAL_GetTick>
 80018a8:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80018aa:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80018ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ae:	079b      	lsls	r3, r3, #30
 80018b0:	d407      	bmi.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018b2:	f7fe fe1f 	bl	80004f4 <HAL_GetTick>
 80018b6:	1b80      	subs	r0, r0, r6
 80018b8:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80018ba:	4298      	cmp	r0, r3
 80018bc:	d9f5      	bls.n	80018aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
          ret = HAL_TIMEOUT;
 80018be:	2003      	movs	r0, #3
 80018c0:	e002      	b.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80018c2:	2000      	movs	r0, #0
 80018c4:	e000      	b.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
 80018c6:	2000      	movs	r0, #0
    if (ret == HAL_OK)
 80018c8:	2800      	cmp	r0, #0
 80018ca:	d1e1      	bne.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80018cc:	e7d8      	b.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80018ce:	2000      	movs	r0, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80018d0:	6823      	ldr	r3, [r4, #0]
 80018d2:	07db      	lsls	r3, r3, #31
 80018d4:	d506      	bpl.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80018d6:	4a18      	ldr	r2, [pc, #96]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80018d8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80018da:	2103      	movs	r1, #3
 80018dc:	438b      	bics	r3, r1
 80018de:	68a1      	ldr	r1, [r4, #8]
 80018e0:	430b      	orrs	r3, r1
 80018e2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80018e4:	6823      	ldr	r3, [r4, #0]
 80018e6:	079b      	lsls	r3, r3, #30
 80018e8:	d506      	bpl.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80018ea:	4a13      	ldr	r2, [pc, #76]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80018ec:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80018ee:	4917      	ldr	r1, [pc, #92]	@ (800194c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80018f0:	400b      	ands	r3, r1
 80018f2:	68e1      	ldr	r1, [r4, #12]
 80018f4:	430b      	orrs	r3, r1
 80018f6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	069b      	lsls	r3, r3, #26
 80018fc:	d506      	bpl.n	800190c <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80018fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001900:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	089b      	lsrs	r3, r3, #2
 8001906:	6961      	ldr	r1, [r4, #20]
 8001908:	430b      	orrs	r3, r1
 800190a:	6553      	str	r3, [r2, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	075b      	lsls	r3, r3, #29
 8001910:	d506      	bpl.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001912:	4a09      	ldr	r2, [pc, #36]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001914:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001916:	490e      	ldr	r1, [pc, #56]	@ (8001950 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001918:	400b      	ands	r3, r1
 800191a:	6921      	ldr	r1, [r4, #16]
 800191c:	430b      	orrs	r3, r1
 800191e:	6553      	str	r3, [r2, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	061b      	lsls	r3, r3, #24
 8001924:	d506      	bpl.n	8001934 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001926:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001928:	6813      	ldr	r3, [r2, #0]
 800192a:	21e0      	movs	r1, #224	@ 0xe0
 800192c:	438b      	bics	r3, r1
 800192e:	6861      	ldr	r1, [r4, #4]
 8001930:	430b      	orrs	r3, r1
 8001932:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8001934:	b002      	add	sp, #8
 8001936:	bd70      	pop	{r4, r5, r6, pc}
 8001938:	40021000 	.word	0x40021000
 800193c:	fffffcff 	.word	0xfffffcff
 8001940:	fffeffff 	.word	0xfffeffff
 8001944:	efffffff 	.word	0xefffffff
 8001948:	00001388 	.word	0x00001388
 800194c:	ffffcfff 	.word	0xffffcfff
 8001950:	ffff3fff 	.word	0xffff3fff

08001954 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001954:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001956:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800195a:	2201      	movs	r2, #1
 800195c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001960:	6801      	ldr	r1, [r0, #0]
 8001962:	680b      	ldr	r3, [r1, #0]
 8001964:	4d12      	ldr	r5, [pc, #72]	@ (80019b0 <UART_EndRxTransfer+0x5c>)
 8001966:	402b      	ands	r3, r5
 8001968:	600b      	str	r3, [r1, #0]
 800196a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800196e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001972:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001976:	6802      	ldr	r2, [r0, #0]
 8001978:	6893      	ldr	r3, [r2, #8]
 800197a:	4c0e      	ldr	r4, [pc, #56]	@ (80019b4 <UART_EndRxTransfer+0x60>)
 800197c:	4023      	ands	r3, r4
 800197e:	6093      	str	r3, [r2, #8]
 8001980:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001984:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8001986:	2b01      	cmp	r3, #1
 8001988:	d006      	beq.n	8001998 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800198a:	238c      	movs	r3, #140	@ 0x8c
 800198c:	2220      	movs	r2, #32
 800198e:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001990:	2300      	movs	r3, #0
 8001992:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001994:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8001996:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001998:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800199c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80019a0:	6802      	ldr	r2, [r0, #0]
 80019a2:	6813      	ldr	r3, [r2, #0]
 80019a4:	2410      	movs	r4, #16
 80019a6:	43a3      	bics	r3, r4
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	f381 8810 	msr	PRIMASK, r1
}
 80019ae:	e7ec      	b.n	800198a <UART_EndRxTransfer+0x36>
 80019b0:	fffffedf 	.word	0xfffffedf
 80019b4:	effffffe 	.word	0xeffffffe

080019b8 <UART_SetConfig>:
{
 80019b8:	b510      	push	{r4, lr}
 80019ba:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80019bc:	6883      	ldr	r3, [r0, #8]
 80019be:	6902      	ldr	r2, [r0, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	6942      	ldr	r2, [r0, #20]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	69c2      	ldr	r2, [r0, #28]
 80019c8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80019ca:	6801      	ldr	r1, [r0, #0]
 80019cc:	680a      	ldr	r2, [r1, #0]
 80019ce:	4862      	ldr	r0, [pc, #392]	@ (8001b58 <UART_SetConfig+0x1a0>)
 80019d0:	4002      	ands	r2, r0
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019d6:	6822      	ldr	r2, [r4, #0]
 80019d8:	6853      	ldr	r3, [r2, #4]
 80019da:	4960      	ldr	r1, [pc, #384]	@ (8001b5c <UART_SetConfig+0x1a4>)
 80019dc:	400b      	ands	r3, r1
 80019de:	68e1      	ldr	r1, [r4, #12]
 80019e0:	430b      	orrs	r3, r1
 80019e2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80019e4:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 80019e6:	6a22      	ldr	r2, [r4, #32]
 80019e8:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80019ea:	6821      	ldr	r1, [r4, #0]
 80019ec:	688b      	ldr	r3, [r1, #8]
 80019ee:	485c      	ldr	r0, [pc, #368]	@ (8001b60 <UART_SetConfig+0x1a8>)
 80019f0:	4003      	ands	r3, r0
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80019f6:	6822      	ldr	r2, [r4, #0]
 80019f8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80019fa:	210f      	movs	r1, #15
 80019fc:	438b      	bics	r3, r1
 80019fe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001a00:	430b      	orrs	r3, r1
 8001a02:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a04:	6823      	ldr	r3, [r4, #0]
 8001a06:	4a57      	ldr	r2, [pc, #348]	@ (8001b64 <UART_SetConfig+0x1ac>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d030      	beq.n	8001a6e <UART_SetConfig+0xb6>
 8001a0c:	4a56      	ldr	r2, [pc, #344]	@ (8001b68 <UART_SetConfig+0x1b0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d03e      	beq.n	8001a90 <UART_SetConfig+0xd8>
 8001a12:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a14:	69e0      	ldr	r0, [r4, #28]
 8001a16:	2280      	movs	r2, #128	@ 0x80
 8001a18:	0212      	lsls	r2, r2, #8
 8001a1a:	4290      	cmp	r0, r2
 8001a1c:	d042      	beq.n	8001aa4 <UART_SetConfig+0xec>
    switch (clocksource)
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d100      	bne.n	8001a24 <UART_SetConfig+0x6c>
 8001a22:	e089      	b.n	8001b38 <UART_SetConfig+0x180>
 8001a24:	d87b      	bhi.n	8001b1e <UART_SetConfig+0x166>
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d100      	bne.n	8001a2c <UART_SetConfig+0x74>
 8001a2a:	e07f      	b.n	8001b2c <UART_SetConfig+0x174>
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d174      	bne.n	8001b1a <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8001a30:	4b4e      	ldr	r3, [pc, #312]	@ (8001b6c <UART_SetConfig+0x1b4>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	095b      	lsrs	r3, r3, #5
 8001a36:	2107      	movs	r1, #7
 8001a38:	4019      	ands	r1, r3
 8001a3a:	3101      	adds	r1, #1
 8001a3c:	484c      	ldr	r0, [pc, #304]	@ (8001b70 <UART_SetConfig+0x1b8>)
 8001a3e:	f7fe fb51 	bl	80000e4 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001a42:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001a44:	4b4b      	ldr	r3, [pc, #300]	@ (8001b74 <UART_SetConfig+0x1bc>)
 8001a46:	0052      	lsls	r2, r2, #1
 8001a48:	5ad1      	ldrh	r1, [r2, r3]
 8001a4a:	f7fe fb4b 	bl	80000e4 <__udivsi3>
 8001a4e:	6861      	ldr	r1, [r4, #4]
 8001a50:	084b      	lsrs	r3, r1, #1
 8001a52:	18c0      	adds	r0, r0, r3
 8001a54:	f7fe fb46 	bl	80000e4 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a58:	0002      	movs	r2, r0
 8001a5a:	3a10      	subs	r2, #16
 8001a5c:	4b46      	ldr	r3, [pc, #280]	@ (8001b78 <UART_SetConfig+0x1c0>)
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d86f      	bhi.n	8001b42 <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001a62:	6823      	ldr	r3, [r4, #0]
 8001a64:	0400      	lsls	r0, r0, #16
 8001a66:	0c00      	lsrs	r0, r0, #16
 8001a68:	60d8      	str	r0, [r3, #12]
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	e06a      	b.n	8001b44 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b6c <UART_SetConfig+0x1b4>)
 8001a70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001a72:	2303      	movs	r3, #3
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d00c      	beq.n	8001a94 <UART_SetConfig+0xdc>
 8001a7a:	d805      	bhi.n	8001a88 <UART_SetConfig+0xd0>
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d00b      	beq.n	8001a98 <UART_SetConfig+0xe0>
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d10b      	bne.n	8001a9c <UART_SetConfig+0xe4>
 8001a84:	3303      	adds	r3, #3
 8001a86:	e7c5      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d109      	bne.n	8001aa0 <UART_SetConfig+0xe8>
 8001a8c:	3305      	adds	r3, #5
 8001a8e:	e7c1      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001a90:	2300      	movs	r3, #0
 8001a92:	e7bf      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001a94:	2302      	movs	r3, #2
 8001a96:	e7bd      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	e7bb      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001a9c:	2310      	movs	r3, #16
 8001a9e:	e7b9      	b.n	8001a14 <UART_SetConfig+0x5c>
 8001aa0:	2310      	movs	r3, #16
 8001aa2:	e7b7      	b.n	8001a14 <UART_SetConfig+0x5c>
    switch (clocksource)
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d035      	beq.n	8001b14 <UART_SetConfig+0x15c>
 8001aa8:	d82a      	bhi.n	8001b00 <UART_SetConfig+0x148>
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d02c      	beq.n	8001b08 <UART_SetConfig+0x150>
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d124      	bne.n	8001afc <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8001ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b6c <UART_SetConfig+0x1b4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2107      	movs	r1, #7
 8001aba:	4019      	ands	r1, r3
 8001abc:	3101      	adds	r1, #1
 8001abe:	482c      	ldr	r0, [pc, #176]	@ (8001b70 <UART_SetConfig+0x1b8>)
 8001ac0:	f7fe fb10 	bl	80000e4 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001ac4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b74 <UART_SetConfig+0x1bc>)
 8001ac8:	0052      	lsls	r2, r2, #1
 8001aca:	5ad1      	ldrh	r1, [r2, r3]
 8001acc:	f7fe fb0a 	bl	80000e4 <__udivsi3>
 8001ad0:	0040      	lsls	r0, r0, #1
 8001ad2:	6861      	ldr	r1, [r4, #4]
 8001ad4:	084b      	lsrs	r3, r1, #1
 8001ad6:	18c0      	adds	r0, r0, r3
 8001ad8:	f7fe fb04 	bl	80000e4 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001adc:	0002      	movs	r2, r0
 8001ade:	3a10      	subs	r2, #16
 8001ae0:	4b25      	ldr	r3, [pc, #148]	@ (8001b78 <UART_SetConfig+0x1c0>)
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d82b      	bhi.n	8001b3e <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001ae6:	b282      	uxth	r2, r0
 8001ae8:	230f      	movs	r3, #15
 8001aea:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001aec:	0840      	lsrs	r0, r0, #1
 8001aee:	3b08      	subs	r3, #8
 8001af0:	4003      	ands	r3, r0
 8001af2:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8001af4:	6822      	ldr	r2, [r4, #0]
 8001af6:	60d3      	str	r3, [r2, #12]
 8001af8:	2000      	movs	r0, #0
 8001afa:	e023      	b.n	8001b44 <UART_SetConfig+0x18c>
    switch (clocksource)
 8001afc:	2001      	movs	r0, #1
 8001afe:	e021      	b.n	8001b44 <UART_SetConfig+0x18c>
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d0df      	beq.n	8001ac4 <UART_SetConfig+0x10c>
 8001b04:	2001      	movs	r0, #1
 8001b06:	e01d      	b.n	8001b44 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b08:	f7ff fe76 	bl	80017f8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001b0c:	2800      	cmp	r0, #0
 8001b0e:	d1d9      	bne.n	8001ac4 <UART_SetConfig+0x10c>
 8001b10:	2000      	movs	r0, #0
 8001b12:	e017      	b.n	8001b44 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001b14:	f7ff fd68 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
        break;
 8001b18:	e7f8      	b.n	8001b0c <UART_SetConfig+0x154>
    switch (clocksource)
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	e012      	b.n	8001b44 <UART_SetConfig+0x18c>
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d102      	bne.n	8001b28 <UART_SetConfig+0x170>
 8001b22:	2080      	movs	r0, #128	@ 0x80
 8001b24:	0200      	lsls	r0, r0, #8
 8001b26:	e78c      	b.n	8001a42 <UART_SetConfig+0x8a>
 8001b28:	2001      	movs	r0, #1
 8001b2a:	e00b      	b.n	8001b44 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b2c:	f7ff fe64 	bl	80017f8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001b30:	2800      	cmp	r0, #0
 8001b32:	d186      	bne.n	8001a42 <UART_SetConfig+0x8a>
 8001b34:	2000      	movs	r0, #0
 8001b36:	e005      	b.n	8001b44 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001b38:	f7ff fd56 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
        break;
 8001b3c:	e7f8      	b.n	8001b30 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8001b3e:	2001      	movs	r0, #1
 8001b40:	e000      	b.n	8001b44 <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8001b42:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8001b44:	2301      	movs	r3, #1
 8001b46:	226a      	movs	r2, #106	@ 0x6a
 8001b48:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8001b4a:	3a02      	subs	r2, #2
 8001b4c:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8001b52:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8001b54:	bd10      	pop	{r4, pc}
 8001b56:	46c0      	nop			@ (mov r8, r8)
 8001b58:	cfff69f3 	.word	0xcfff69f3
 8001b5c:	ffffcfff 	.word	0xffffcfff
 8001b60:	11fff4ff 	.word	0x11fff4ff
 8001b64:	40013800 	.word	0x40013800
 8001b68:	40004400 	.word	0x40004400
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	02dc6c00 	.word	0x02dc6c00
 8001b74:	08002ac0 	.word	0x08002ac0
 8001b78:	0000ffef 	.word	0x0000ffef

08001b7c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001b7c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001b7e:	071b      	lsls	r3, r3, #28
 8001b80:	d506      	bpl.n	8001b90 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001b82:	6802      	ldr	r2, [r0, #0]
 8001b84:	6853      	ldr	r3, [r2, #4]
 8001b86:	492c      	ldr	r1, [pc, #176]	@ (8001c38 <UART_AdvFeatureConfig+0xbc>)
 8001b88:	400b      	ands	r3, r1
 8001b8a:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001b8c:	430b      	orrs	r3, r1
 8001b8e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b90:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001b92:	07db      	lsls	r3, r3, #31
 8001b94:	d506      	bpl.n	8001ba4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001b96:	6802      	ldr	r2, [r0, #0]
 8001b98:	6853      	ldr	r3, [r2, #4]
 8001b9a:	4928      	ldr	r1, [pc, #160]	@ (8001c3c <UART_AdvFeatureConfig+0xc0>)
 8001b9c:	400b      	ands	r3, r1
 8001b9e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001ba0:	430b      	orrs	r3, r1
 8001ba2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001ba4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001ba6:	079b      	lsls	r3, r3, #30
 8001ba8:	d506      	bpl.n	8001bb8 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001baa:	6802      	ldr	r2, [r0, #0]
 8001bac:	6853      	ldr	r3, [r2, #4]
 8001bae:	4924      	ldr	r1, [pc, #144]	@ (8001c40 <UART_AdvFeatureConfig+0xc4>)
 8001bb0:	400b      	ands	r3, r1
 8001bb2:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bb8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001bba:	075b      	lsls	r3, r3, #29
 8001bbc:	d506      	bpl.n	8001bcc <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bbe:	6802      	ldr	r2, [r0, #0]
 8001bc0:	6853      	ldr	r3, [r2, #4]
 8001bc2:	4920      	ldr	r1, [pc, #128]	@ (8001c44 <UART_AdvFeatureConfig+0xc8>)
 8001bc4:	400b      	ands	r3, r1
 8001bc6:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001bc8:	430b      	orrs	r3, r1
 8001bca:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001bcc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001bce:	06db      	lsls	r3, r3, #27
 8001bd0:	d506      	bpl.n	8001be0 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001bd2:	6802      	ldr	r2, [r0, #0]
 8001bd4:	6893      	ldr	r3, [r2, #8]
 8001bd6:	491c      	ldr	r1, [pc, #112]	@ (8001c48 <UART_AdvFeatureConfig+0xcc>)
 8001bd8:	400b      	ands	r3, r1
 8001bda:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8001bdc:	430b      	orrs	r3, r1
 8001bde:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001be0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001be2:	069b      	lsls	r3, r3, #26
 8001be4:	d506      	bpl.n	8001bf4 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001be6:	6802      	ldr	r2, [r0, #0]
 8001be8:	6893      	ldr	r3, [r2, #8]
 8001bea:	4918      	ldr	r1, [pc, #96]	@ (8001c4c <UART_AdvFeatureConfig+0xd0>)
 8001bec:	400b      	ands	r3, r1
 8001bee:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001bf4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001bf6:	065b      	lsls	r3, r3, #25
 8001bf8:	d50b      	bpl.n	8001c12 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001bfa:	6802      	ldr	r2, [r0, #0]
 8001bfc:	6853      	ldr	r3, [r2, #4]
 8001bfe:	4914      	ldr	r1, [pc, #80]	@ (8001c50 <UART_AdvFeatureConfig+0xd4>)
 8001c00:	400b      	ands	r3, r1
 8001c02:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8001c04:	430b      	orrs	r3, r1
 8001c06:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c08:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8001c0a:	2380      	movs	r3, #128	@ 0x80
 8001c0c:	035b      	lsls	r3, r3, #13
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d00a      	beq.n	8001c28 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c12:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001c14:	061b      	lsls	r3, r3, #24
 8001c16:	d506      	bpl.n	8001c26 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c18:	6802      	ldr	r2, [r0, #0]
 8001c1a:	6853      	ldr	r3, [r2, #4]
 8001c1c:	490d      	ldr	r1, [pc, #52]	@ (8001c54 <UART_AdvFeatureConfig+0xd8>)
 8001c1e:	400b      	ands	r3, r1
 8001c20:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8001c22:	430b      	orrs	r3, r1
 8001c24:	6053      	str	r3, [r2, #4]
}
 8001c26:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c28:	6802      	ldr	r2, [r0, #0]
 8001c2a:	6853      	ldr	r3, [r2, #4]
 8001c2c:	490a      	ldr	r1, [pc, #40]	@ (8001c58 <UART_AdvFeatureConfig+0xdc>)
 8001c2e:	400b      	ands	r3, r1
 8001c30:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8001c32:	430b      	orrs	r3, r1
 8001c34:	6053      	str	r3, [r2, #4]
 8001c36:	e7ec      	b.n	8001c12 <UART_AdvFeatureConfig+0x96>
 8001c38:	ffff7fff 	.word	0xffff7fff
 8001c3c:	fffdffff 	.word	0xfffdffff
 8001c40:	fffeffff 	.word	0xfffeffff
 8001c44:	fffbffff 	.word	0xfffbffff
 8001c48:	ffffefff 	.word	0xffffefff
 8001c4c:	ffffdfff 	.word	0xffffdfff
 8001c50:	ffefffff 	.word	0xffefffff
 8001c54:	fff7ffff 	.word	0xfff7ffff
 8001c58:	ff9fffff 	.word	0xff9fffff

08001c5c <UART_WaitOnFlagUntilTimeout>:
{
 8001c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c5e:	46ce      	mov	lr, r9
 8001c60:	4647      	mov	r7, r8
 8001c62:	b580      	push	{r7, lr}
 8001c64:	0006      	movs	r6, r0
 8001c66:	000d      	movs	r5, r1
 8001c68:	0017      	movs	r7, r2
 8001c6a:	4699      	mov	r9, r3
 8001c6c:	9b08      	ldr	r3, [sp, #32]
 8001c6e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c70:	6833      	ldr	r3, [r6, #0]
 8001c72:	69dc      	ldr	r4, [r3, #28]
 8001c74:	402c      	ands	r4, r5
 8001c76:	1b64      	subs	r4, r4, r5
 8001c78:	4263      	negs	r3, r4
 8001c7a:	415c      	adcs	r4, r3
 8001c7c:	42bc      	cmp	r4, r7
 8001c7e:	d133      	bne.n	8001ce8 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8001c80:	4643      	mov	r3, r8
 8001c82:	3301      	adds	r3, #1
 8001c84:	d0f4      	beq.n	8001c70 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c86:	f7fe fc35 	bl	80004f4 <HAL_GetTick>
 8001c8a:	464b      	mov	r3, r9
 8001c8c:	1ac0      	subs	r0, r0, r3
 8001c8e:	4540      	cmp	r0, r8
 8001c90:	d82f      	bhi.n	8001cf2 <UART_WaitOnFlagUntilTimeout+0x96>
 8001c92:	4643      	mov	r3, r8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d02e      	beq.n	8001cf6 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001c98:	6832      	ldr	r2, [r6, #0]
 8001c9a:	6813      	ldr	r3, [r2, #0]
 8001c9c:	075b      	lsls	r3, r3, #29
 8001c9e:	d5e7      	bpl.n	8001c70 <UART_WaitOnFlagUntilTimeout+0x14>
 8001ca0:	2d80      	cmp	r5, #128	@ 0x80
 8001ca2:	d0e5      	beq.n	8001c70 <UART_WaitOnFlagUntilTimeout+0x14>
 8001ca4:	2d40      	cmp	r5, #64	@ 0x40
 8001ca6:	d0e3      	beq.n	8001c70 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001ca8:	69d3      	ldr	r3, [r2, #28]
 8001caa:	071b      	lsls	r3, r3, #28
 8001cac:	d410      	bmi.n	8001cd0 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001cae:	69d3      	ldr	r3, [r2, #28]
 8001cb0:	051b      	lsls	r3, r3, #20
 8001cb2:	d5dd      	bpl.n	8001c70 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001cb4:	2380      	movs	r3, #128	@ 0x80
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8001cba:	0030      	movs	r0, r6
 8001cbc:	f7ff fe4a 	bl	8001954 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001cc0:	2390      	movs	r3, #144	@ 0x90
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8001cc6:	3b0c      	subs	r3, #12
 8001cc8:	2200      	movs	r2, #0
 8001cca:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8001ccc:	2003      	movs	r0, #3
 8001cce:	e00c      	b.n	8001cea <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001cd0:	2408      	movs	r4, #8
 8001cd2:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8001cd4:	0030      	movs	r0, r6
 8001cd6:	f7ff fe3d 	bl	8001954 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001cda:	2390      	movs	r3, #144	@ 0x90
 8001cdc:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8001cde:	3b0c      	subs	r3, #12
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	e000      	b.n	8001cea <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8001ce8:	2000      	movs	r0, #0
}
 8001cea:	bcc0      	pop	{r6, r7}
 8001cec:	46b9      	mov	r9, r7
 8001cee:	46b0      	mov	r8, r6
 8001cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8001cf2:	2003      	movs	r0, #3
 8001cf4:	e7f9      	b.n	8001cea <UART_WaitOnFlagUntilTimeout+0x8e>
 8001cf6:	2003      	movs	r0, #3
 8001cf8:	e7f7      	b.n	8001cea <UART_WaitOnFlagUntilTimeout+0x8e>

08001cfa <HAL_UART_Transmit>:
{
 8001cfa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfc:	46c6      	mov	lr, r8
 8001cfe:	b500      	push	{lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	0004      	movs	r4, r0
 8001d04:	000d      	movs	r5, r1
 8001d06:	4690      	mov	r8, r2
 8001d08:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001d0a:	2388      	movs	r3, #136	@ 0x88
 8001d0c:	58c3      	ldr	r3, [r0, r3]
 8001d0e:	2b20      	cmp	r3, #32
 8001d10:	d165      	bne.n	8001dde <HAL_UART_Transmit+0xe4>
    if ((pData == NULL) || (Size == 0U))
 8001d12:	2900      	cmp	r1, #0
 8001d14:	d068      	beq.n	8001de8 <HAL_UART_Transmit+0xee>
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d068      	beq.n	8001dec <HAL_UART_Transmit+0xf2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d1a:	6882      	ldr	r2, [r0, #8]
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	015b      	lsls	r3, r3, #5
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d104      	bne.n	8001d2e <HAL_UART_Transmit+0x34>
 8001d24:	6903      	ldr	r3, [r0, #16]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 8001d2a:	07cb      	lsls	r3, r1, #31
 8001d2c:	d460      	bmi.n	8001df0 <HAL_UART_Transmit+0xf6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d2e:	2390      	movs	r3, #144	@ 0x90
 8001d30:	2200      	movs	r2, #0
 8001d32:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d34:	3b08      	subs	r3, #8
 8001d36:	3221      	adds	r2, #33	@ 0x21
 8001d38:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 8001d3a:	f7fe fbdb 	bl	80004f4 <HAL_GetTick>
 8001d3e:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 8001d40:	2354      	movs	r3, #84	@ 0x54
 8001d42:	4642      	mov	r2, r8
 8001d44:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 8001d46:	3302      	adds	r3, #2
 8001d48:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d4a:	68a2      	ldr	r2, [r4, #8]
 8001d4c:	2380      	movs	r3, #128	@ 0x80
 8001d4e:	015b      	lsls	r3, r3, #5
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d002      	beq.n	8001d5a <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	4698      	mov	r8, r3
 8001d58:	e018      	b.n	8001d8c <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d5a:	6923      	ldr	r3, [r4, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d029      	beq.n	8001db4 <HAL_UART_Transmit+0xba>
      pdata16bits = NULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	4698      	mov	r8, r3
 8001d64:	e012      	b.n	8001d8c <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 8001d66:	2388      	movs	r3, #136	@ 0x88
 8001d68:	2220      	movs	r2, #32
 8001d6a:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	e037      	b.n	8001de0 <HAL_UART_Transmit+0xe6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d70:	4643      	mov	r3, r8
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	6822      	ldr	r2, [r4, #0]
 8001d76:	05db      	lsls	r3, r3, #23
 8001d78:	0ddb      	lsrs	r3, r3, #23
 8001d7a:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	469c      	mov	ip, r3
 8001d80:	44e0      	add	r8, ip
      huart->TxXferCount--;
 8001d82:	2356      	movs	r3, #86	@ 0x56
 8001d84:	5ae2      	ldrh	r2, [r4, r3]
 8001d86:	3a01      	subs	r2, #1
 8001d88:	b292      	uxth	r2, r2
 8001d8a:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8001d8c:	2356      	movs	r3, #86	@ 0x56
 8001d8e:	5ae3      	ldrh	r3, [r4, r3]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d012      	beq.n	8001dba <HAL_UART_Transmit+0xc0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d94:	9600      	str	r6, [sp, #0]
 8001d96:	003b      	movs	r3, r7
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2180      	movs	r1, #128	@ 0x80
 8001d9c:	0020      	movs	r0, r4
 8001d9e:	f7ff ff5d 	bl	8001c5c <UART_WaitOnFlagUntilTimeout>
 8001da2:	2800      	cmp	r0, #0
 8001da4:	d1df      	bne.n	8001d66 <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 8001da6:	2d00      	cmp	r5, #0
 8001da8:	d0e2      	beq.n	8001d70 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001daa:	782a      	ldrb	r2, [r5, #0]
 8001dac:	6823      	ldr	r3, [r4, #0]
 8001dae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001db0:	3501      	adds	r5, #1
 8001db2:	e7e6      	b.n	8001d82 <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 8001db4:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8001db6:	2500      	movs	r5, #0
 8001db8:	e7e8      	b.n	8001d8c <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dba:	9600      	str	r6, [sp, #0]
 8001dbc:	003b      	movs	r3, r7
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2140      	movs	r1, #64	@ 0x40
 8001dc2:	0020      	movs	r0, r4
 8001dc4:	f7ff ff4a 	bl	8001c5c <UART_WaitOnFlagUntilTimeout>
 8001dc8:	2800      	cmp	r0, #0
 8001dca:	d103      	bne.n	8001dd4 <HAL_UART_Transmit+0xda>
    huart->gState = HAL_UART_STATE_READY;
 8001dcc:	2388      	movs	r3, #136	@ 0x88
 8001dce:	2220      	movs	r2, #32
 8001dd0:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8001dd2:	e005      	b.n	8001de0 <HAL_UART_Transmit+0xe6>
      huart->gState = HAL_UART_STATE_READY;
 8001dd4:	2388      	movs	r3, #136	@ 0x88
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001dda:	2003      	movs	r0, #3
 8001ddc:	e000      	b.n	8001de0 <HAL_UART_Transmit+0xe6>
    return HAL_BUSY;
 8001dde:	2002      	movs	r0, #2
}
 8001de0:	b002      	add	sp, #8
 8001de2:	bc80      	pop	{r7}
 8001de4:	46b8      	mov	r8, r7
 8001de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8001de8:	2001      	movs	r0, #1
 8001dea:	e7f9      	b.n	8001de0 <HAL_UART_Transmit+0xe6>
 8001dec:	2001      	movs	r0, #1
 8001dee:	e7f7      	b.n	8001de0 <HAL_UART_Transmit+0xe6>
        return  HAL_ERROR;
 8001df0:	2001      	movs	r0, #1
 8001df2:	e7f5      	b.n	8001de0 <HAL_UART_Transmit+0xe6>

08001df4 <UART_CheckIdleState>:
{
 8001df4:	b530      	push	{r4, r5, lr}
 8001df6:	b083      	sub	sp, #12
 8001df8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfa:	2390      	movs	r3, #144	@ 0x90
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8001e00:	f7fe fb78 	bl	80004f4 <HAL_GetTick>
 8001e04:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e06:	6823      	ldr	r3, [r4, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	071b      	lsls	r3, r3, #28
 8001e0c:	d410      	bmi.n	8001e30 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001e0e:	6823      	ldr	r3, [r4, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	075b      	lsls	r3, r3, #29
 8001e14:	d42b      	bmi.n	8001e6e <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 8001e16:	2320      	movs	r3, #32
 8001e18:	2288      	movs	r2, #136	@ 0x88
 8001e1a:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001e1c:	3204      	adds	r2, #4
 8001e1e:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e20:	2300      	movs	r3, #0
 8001e22:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e24:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8001e26:	3a08      	subs	r2, #8
 8001e28:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001e2a:	2000      	movs	r0, #0
}
 8001e2c:	b003      	add	sp, #12
 8001e2e:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e30:	2180      	movs	r1, #128	@ 0x80
 8001e32:	4b23      	ldr	r3, [pc, #140]	@ (8001ec0 <UART_CheckIdleState+0xcc>)
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	0003      	movs	r3, r0
 8001e38:	2200      	movs	r2, #0
 8001e3a:	0389      	lsls	r1, r1, #14
 8001e3c:	0020      	movs	r0, r4
 8001e3e:	f7ff ff0d 	bl	8001c5c <UART_WaitOnFlagUntilTimeout>
 8001e42:	2800      	cmp	r0, #0
 8001e44:	d0e3      	beq.n	8001e0e <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001e46:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001e50:	6822      	ldr	r2, [r4, #0]
 8001e52:	6813      	ldr	r3, [r2, #0]
 8001e54:	2080      	movs	r0, #128	@ 0x80
 8001e56:	4383      	bics	r3, r0
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8001e5e:	2388      	movs	r3, #136	@ 0x88
 8001e60:	2220      	movs	r2, #32
 8001e62:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8001e64:	3b04      	subs	r3, #4
 8001e66:	2200      	movs	r2, #0
 8001e68:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001e6a:	387d      	subs	r0, #125	@ 0x7d
 8001e6c:	e7de      	b.n	8001e2c <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e6e:	2180      	movs	r1, #128	@ 0x80
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <UART_CheckIdleState+0xcc>)
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	002b      	movs	r3, r5
 8001e76:	2200      	movs	r2, #0
 8001e78:	03c9      	lsls	r1, r1, #15
 8001e7a:	0020      	movs	r0, r4
 8001e7c:	f7ff feee 	bl	8001c5c <UART_WaitOnFlagUntilTimeout>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d0c8      	beq.n	8001e16 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001e84:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e88:	2201      	movs	r2, #1
 8001e8a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001e8e:	6821      	ldr	r1, [r4, #0]
 8001e90:	680b      	ldr	r3, [r1, #0]
 8001e92:	4d0c      	ldr	r5, [pc, #48]	@ (8001ec4 <UART_CheckIdleState+0xd0>)
 8001e94:	402b      	ands	r3, r5
 8001e96:	600b      	str	r3, [r1, #0]
 8001e98:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001e9c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ea0:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ea4:	6821      	ldr	r1, [r4, #0]
 8001ea6:	688b      	ldr	r3, [r1, #8]
 8001ea8:	4393      	bics	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
 8001eac:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8001eb0:	238c      	movs	r3, #140	@ 0x8c
 8001eb2:	321f      	adds	r2, #31
 8001eb4:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8001eb6:	3b08      	subs	r3, #8
 8001eb8:	2200      	movs	r2, #0
 8001eba:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001ebc:	2003      	movs	r0, #3
 8001ebe:	e7b5      	b.n	8001e2c <UART_CheckIdleState+0x38>
 8001ec0:	01ffffff 	.word	0x01ffffff
 8001ec4:	fffffedf 	.word	0xfffffedf

08001ec8 <HAL_UART_Init>:
{
 8001ec8:	b510      	push	{r4, lr}
 8001eca:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001ecc:	d030      	beq.n	8001f30 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001ece:	2388      	movs	r3, #136	@ 0x88
 8001ed0:	58c3      	ldr	r3, [r0, r3]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d022      	beq.n	8001f1c <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8001ed6:	2388      	movs	r3, #136	@ 0x88
 8001ed8:	2224      	movs	r2, #36	@ 0x24
 8001eda:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8001edc:	6822      	ldr	r2, [r4, #0]
 8001ede:	6813      	ldr	r3, [r2, #0]
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	438b      	bics	r3, r1
 8001ee4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ee6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11d      	bne.n	8001f28 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001eec:	0020      	movs	r0, r4
 8001eee:	f7ff fd63 	bl	80019b8 <UART_SetConfig>
 8001ef2:	2801      	cmp	r0, #1
 8001ef4:	d011      	beq.n	8001f1a <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	6822      	ldr	r2, [r4, #0]
 8001ef8:	6853      	ldr	r3, [r2, #4]
 8001efa:	490e      	ldr	r1, [pc, #56]	@ (8001f34 <HAL_UART_Init+0x6c>)
 8001efc:	400b      	ands	r3, r1
 8001efe:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f00:	6822      	ldr	r2, [r4, #0]
 8001f02:	6893      	ldr	r3, [r2, #8]
 8001f04:	212a      	movs	r1, #42	@ 0x2a
 8001f06:	438b      	bics	r3, r1
 8001f08:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8001f0a:	6822      	ldr	r2, [r4, #0]
 8001f0c:	6813      	ldr	r3, [r2, #0]
 8001f0e:	3929      	subs	r1, #41	@ 0x29
 8001f10:	430b      	orrs	r3, r1
 8001f12:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8001f14:	0020      	movs	r0, r4
 8001f16:	f7ff ff6d 	bl	8001df4 <UART_CheckIdleState>
}
 8001f1a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001f1c:	3384      	adds	r3, #132	@ 0x84
 8001f1e:	2200      	movs	r2, #0
 8001f20:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8001f22:	f7ff f9d3 	bl	80012cc <HAL_UART_MspInit>
 8001f26:	e7d6      	b.n	8001ed6 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8001f28:	0020      	movs	r0, r4
 8001f2a:	f7ff fe27 	bl	8001b7c <UART_AdvFeatureConfig>
 8001f2e:	e7dd      	b.n	8001eec <HAL_UART_Init+0x24>
    return HAL_ERROR;
 8001f30:	2001      	movs	r0, #1
 8001f32:	e7f2      	b.n	8001f1a <HAL_UART_Init+0x52>
 8001f34:	ffffb7ff 	.word	0xffffb7ff

08001f38 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f38:	e7fe      	b.n	8001f38 <NMI_Handler>

08001f3a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <HardFault_Handler>

08001f3c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f3c:	4770      	bx	lr

08001f3e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f3e:	4770      	bx	lr

08001f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f40:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f42:	f7fe facb 	bl	80004dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f46:	bd10      	pop	{r4, pc}

08001f48 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001f48:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f894 	bl	8002078 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001f50:	bd10      	pop	{r4, pc}
	...

08001f54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f56:	4802      	ldr	r0, [pc, #8]	@ (8001f60 <DMA1_Channel1_IRQHandler+0xc>)
 8001f58:	f7fe ffb8 	bl	8000ecc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f5c:	bd10      	pop	{r4, pc}
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	2000010c 	.word	0x2000010c

08001f64 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001f64:	b570      	push	{r4, r5, r6, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	0004      	movs	r4, r0
  int32_t ret = BSP_ERROR_NONE;
  GPIO_InitTypeDef  gpio_init_structure;

#if defined (USE_NUCLEO_64)
  if ((Led != LED1)
 8001f6a:	2801      	cmp	r0, #1
 8001f6c:	d832      	bhi.n	8001fd4 <BSP_LED_Init+0x70>
  }
  else
  {
    /* Enable the GPIO LED Clock */
#if defined (USE_NUCLEO_64)
    if (Led == LED1)
 8001f6e:	2800      	cmp	r0, #0
 8001f70:	d11d      	bne.n	8001fae <BSP_LED_Init+0x4a>
    {
      LED1_GPIO_CLK_ENABLE();
 8001f72:	4a1a      	ldr	r2, [pc, #104]	@ (8001fdc <BSP_LED_Init+0x78>)
 8001f74:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8001f76:	2301      	movs	r3, #1
 8001f78:	4319      	orrs	r1, r3
 8001f7a:	6351      	str	r1, [r2, #52]	@ 0x34
 8001f7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f7e:	4013      	ands	r3, r2
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	9b01      	ldr	r3, [sp, #4]
      LED4_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_64) */

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <BSP_LED_Init+0x7c>)
 8001f86:	0062      	lsls	r2, r4, #1
 8001f88:	5ad6      	ldrh	r6, [r2, r3]
 8001f8a:	a903      	add	r1, sp, #12
 8001f8c:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	604b      	str	r3, [r1, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	608b      	str	r3, [r1, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f96:	3303      	adds	r3, #3
 8001f98:	60cb      	str	r3, [r1, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001f9a:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <BSP_LED_Init+0x80>)
 8001f9c:	00a2      	lsls	r2, r4, #2
 8001f9e:	58d0      	ldr	r0, [r2, r3]
 8001fa0:	f7ff f838 	bl	8001014 <HAL_GPIO_Init>
#if defined (USE_NUCLEO_64)
    if (Led == LED2)
 8001fa4:	2c01      	cmp	r4, #1
 8001fa6:	d00c      	beq.n	8001fc2 <BSP_LED_Init+0x5e>
  int32_t ret = BSP_ERROR_NONE;
 8001fa8:	2000      	movs	r0, #0
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
    }
#endif
  }
  return ret;
}
 8001faa:	b008      	add	sp, #32
 8001fac:	bd70      	pop	{r4, r5, r6, pc}
      LED2_GPIO_CLK_ENABLE();
 8001fae:	4a0b      	ldr	r2, [pc, #44]	@ (8001fdc <BSP_LED_Init+0x78>)
 8001fb0:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	4319      	orrs	r1, r3
 8001fb6:	6351      	str	r1, [r2, #52]	@ 0x34
 8001fb8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001fba:	4013      	ands	r3, r2
 8001fbc:	9302      	str	r3, [sp, #8]
 8001fbe:	9b02      	ldr	r3, [sp, #8]
 8001fc0:	e7e0      	b.n	8001f84 <BSP_LED_Init+0x20>
     HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 8001fc2:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <BSP_LED_Init+0x80>)
 8001fc4:	00a4      	lsls	r4, r4, #2
 8001fc6:	58e0      	ldr	r0, [r4, r3]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	0031      	movs	r1, r6
 8001fcc:	f7ff f900 	bl	80011d0 <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	e7ea      	b.n	8001faa <BSP_LED_Init+0x46>
    ret = BSP_ERROR_WRONG_PARAM;
 8001fd4:	2002      	movs	r0, #2
 8001fd6:	4240      	negs	r0, r0
 8001fd8:	e7e7      	b.n	8001faa <BSP_LED_Init+0x46>
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	08002ad8 	.word	0x08002ad8
 8001fe4:	08002adc 	.word	0x08002adc

08001fe8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001fe8:	b530      	push	{r4, r5, lr}
 8001fea:	b087      	sub	sp, #28
 8001fec:	0005      	movs	r5, r0
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001fee:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <BSP_PB_Init+0x78>)
 8001ff0:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	4318      	orrs	r0, r3
 8001ff6:	6350      	str	r0, [r2, #52]	@ 0x34
 8001ff8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	9b00      	ldr	r3, [sp, #0]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002000:	ab01      	add	r3, sp, #4
 8002002:	2280      	movs	r2, #128	@ 0x80
 8002004:	0192      	lsls	r2, r2, #6
 8002006:	9201      	str	r2, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002008:	2201      	movs	r2, #1
 800200a:	9203      	str	r2, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800200c:	3201      	adds	r2, #1
 800200e:	9204      	str	r2, [sp, #16]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002010:	2900      	cmp	r1, #0
 8002012:	d108      	bne.n	8002026 <BSP_PB_Init+0x3e>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002014:	0019      	movs	r1, r3
 8002016:	2300      	movs	r3, #0
 8002018:	604b      	str	r3, [r1, #4]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800201a:	4812      	ldr	r0, [pc, #72]	@ (8002064 <BSP_PB_Init+0x7c>)
 800201c:	f7fe fffa 	bl	8001014 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
  }

  return BSP_ERROR_NONE;
}
 8002020:	2000      	movs	r0, #0
 8002022:	b007      	add	sp, #28
 8002024:	bd30      	pop	{r4, r5, pc}
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002026:	a901      	add	r1, sp, #4
 8002028:	4b0f      	ldr	r3, [pc, #60]	@ (8002068 <BSP_PB_Init+0x80>)
 800202a:	604b      	str	r3, [r1, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800202c:	480d      	ldr	r0, [pc, #52]	@ (8002064 <BSP_PB_Init+0x7c>)
 800202e:	f7fe fff1 	bl	8001014 <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002032:	006c      	lsls	r4, r5, #1
 8002034:	1964      	adds	r4, r4, r5
 8002036:	00a4      	lsls	r4, r4, #2
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <BSP_PB_Init+0x84>)
 800203a:	18e4      	adds	r4, r4, r3
 800203c:	490c      	ldr	r1, [pc, #48]	@ (8002070 <BSP_PB_Init+0x88>)
 800203e:	0020      	movs	r0, r4
 8002040:	f7fe ffbc 	bl	8000fbc <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002044:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <BSP_PB_Init+0x8c>)
 8002046:	2100      	movs	r1, #0
 8002048:	0020      	movs	r0, r4
 800204a:	f7fe ffa5 	bl	8000f98 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800204e:	2200      	movs	r2, #0
 8002050:	210f      	movs	r1, #15
 8002052:	2007      	movs	r0, #7
 8002054:	f7fe fe9e 	bl	8000d94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002058:	2007      	movs	r0, #7
 800205a:	f7fe fe9f 	bl	8000d9c <HAL_NVIC_EnableIRQ>
 800205e:	e7df      	b.n	8002020 <BSP_PB_Init+0x38>
 8002060:	40021000 	.word	0x40021000
 8002064:	50000800 	.word	0x50000800
 8002068:	10210000 	.word	0x10210000
 800206c:	200001d0 	.word	0x200001d0
 8002070:	0600000d 	.word	0x0600000d
 8002074:	08002093 	.word	0x08002093

08002078 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002078:	b510      	push	{r4, lr}
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800207a:	0043      	lsls	r3, r0, #1
 800207c:	1818      	adds	r0, r3, r0
 800207e:	0080      	lsls	r0, r0, #2
 8002080:	4b02      	ldr	r3, [pc, #8]	@ (800208c <BSP_PB_IRQHandler+0x14>)
 8002082:	18c0      	adds	r0, r0, r3
 8002084:	f7fe ffa2 	bl	8000fcc <HAL_EXTI_IRQHandler>
}
 8002088:	bd10      	pop	{r4, pc}
 800208a:	46c0      	nop			@ (mov r8, r8)
 800208c:	200001d0 	.word	0x200001d0

08002090 <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002090:	4770      	bx	lr

08002092 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002092:	b510      	push	{r4, lr}
  BSP_PB_Callback(BUTTON_USER);
 8002094:	2000      	movs	r0, #0
 8002096:	f7ff fffb 	bl	8002090 <BSP_PB_Callback>
}
 800209a:	bd10      	pop	{r4, pc}

0800209c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800209c:	b510      	push	{r4, lr}
 800209e:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020a0:	4a0c      	ldr	r2, [pc, #48]	@ (80020d4 <_sbrk+0x38>)
 80020a2:	490d      	ldr	r1, [pc, #52]	@ (80020d8 <_sbrk+0x3c>)
 80020a4:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a6:	490d      	ldr	r1, [pc, #52]	@ (80020dc <_sbrk+0x40>)
 80020a8:	6809      	ldr	r1, [r1, #0]
 80020aa:	2900      	cmp	r1, #0
 80020ac:	d007      	beq.n	80020be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ae:	490b      	ldr	r1, [pc, #44]	@ (80020dc <_sbrk+0x40>)
 80020b0:	6808      	ldr	r0, [r1, #0]
 80020b2:	18c3      	adds	r3, r0, r3
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d806      	bhi.n	80020c6 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80020b8:	4a08      	ldr	r2, [pc, #32]	@ (80020dc <_sbrk+0x40>)
 80020ba:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80020bc:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80020be:	4907      	ldr	r1, [pc, #28]	@ (80020dc <_sbrk+0x40>)
 80020c0:	4807      	ldr	r0, [pc, #28]	@ (80020e0 <_sbrk+0x44>)
 80020c2:	6008      	str	r0, [r1, #0]
 80020c4:	e7f3      	b.n	80020ae <_sbrk+0x12>
    errno = ENOMEM;
 80020c6:	f000 f869 	bl	800219c <__errno>
 80020ca:	230c      	movs	r3, #12
 80020cc:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80020ce:	2001      	movs	r0, #1
 80020d0:	4240      	negs	r0, r0
 80020d2:	e7f3      	b.n	80020bc <_sbrk+0x20>
 80020d4:	20003000 	.word	0x20003000
 80020d8:	00000400 	.word	0x00000400
 80020dc:	200001dc 	.word	0x200001dc
 80020e0:	20000328 	.word	0x20000328

080020e4 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020e4:	4b02      	ldr	r3, [pc, #8]	@ (80020f0 <SystemInit+0xc>)
 80020e6:	2280      	movs	r2, #128	@ 0x80
 80020e8:	0512      	lsls	r2, r2, #20
 80020ea:	609a      	str	r2, [r3, #8]
#endif
}
 80020ec:	4770      	bx	lr
 80020ee:	46c0      	nop			@ (mov r8, r8)
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020f4:	480d      	ldr	r0, [pc, #52]	@ (800212c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80020f8:	f7ff fff4 	bl	80020e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80020fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80020fe:	e003      	b.n	8002108 <LoopCopyDataInit>

08002100 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002102:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002104:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002106:	3104      	adds	r1, #4

08002108 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002108:	480a      	ldr	r0, [pc, #40]	@ (8002134 <LoopForever+0xa>)
  ldr r3, =_edata
 800210a:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <LoopForever+0xe>)
  adds r2, r0, r1
 800210c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800210e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002110:	d3f6      	bcc.n	8002100 <CopyDataInit>
  ldr r2, =_sbss
 8002112:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <LoopForever+0x12>)
  b LoopFillZerobss
 8002114:	e002      	b.n	800211c <LoopFillZerobss>

08002116 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002116:	2300      	movs	r3, #0
  str  r3, [r2]
 8002118:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800211a:	3204      	adds	r2, #4

0800211c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800211c:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <LoopForever+0x16>)
  cmp r2, r3
 800211e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002120:	d3f9      	bcc.n	8002116 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002122:	f000 f841 	bl	80021a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002126:	f7fe f957 	bl	80003d8 <main>

0800212a <LoopForever>:

LoopForever:
    b LoopForever
 800212a:	e7fe      	b.n	800212a <LoopForever>
  ldr   r0, =_estack
 800212c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8002130:	08002b80 	.word	0x08002b80
  ldr r0, =_sdata
 8002134:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002138:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 800213c:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 8002140:	20000328 	.word	0x20000328

08002144 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002144:	e7fe      	b.n	8002144 <ADC1_IRQHandler>
	...

08002148 <siprintf>:
 8002148:	b40e      	push	{r1, r2, r3}
 800214a:	b510      	push	{r4, lr}
 800214c:	2400      	movs	r4, #0
 800214e:	b09d      	sub	sp, #116	@ 0x74
 8002150:	9002      	str	r0, [sp, #8]
 8002152:	9006      	str	r0, [sp, #24]
 8002154:	480a      	ldr	r0, [pc, #40]	@ (8002180 <siprintf+0x38>)
 8002156:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002158:	9007      	str	r0, [sp, #28]
 800215a:	9004      	str	r0, [sp, #16]
 800215c:	4809      	ldr	r0, [pc, #36]	@ (8002184 <siprintf+0x3c>)
 800215e:	cb04      	ldmia	r3!, {r2}
 8002160:	9005      	str	r0, [sp, #20]
 8002162:	4809      	ldr	r0, [pc, #36]	@ (8002188 <siprintf+0x40>)
 8002164:	a902      	add	r1, sp, #8
 8002166:	6800      	ldr	r0, [r0, #0]
 8002168:	9301      	str	r3, [sp, #4]
 800216a:	664c      	str	r4, [r1, #100]	@ 0x64
 800216c:	f000 f9a2 	bl	80024b4 <_svfiprintf_r>
 8002170:	9b02      	ldr	r3, [sp, #8]
 8002172:	701c      	strb	r4, [r3, #0]
 8002174:	b01d      	add	sp, #116	@ 0x74
 8002176:	bc10      	pop	{r4}
 8002178:	bc08      	pop	{r3}
 800217a:	b003      	add	sp, #12
 800217c:	4718      	bx	r3
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	7fffffff 	.word	0x7fffffff
 8002184:	ffff0208 	.word	0xffff0208
 8002188:	2000000c 	.word	0x2000000c

0800218c <memset>:
 800218c:	0003      	movs	r3, r0
 800218e:	1882      	adds	r2, r0, r2
 8002190:	4293      	cmp	r3, r2
 8002192:	d100      	bne.n	8002196 <memset+0xa>
 8002194:	4770      	bx	lr
 8002196:	7019      	strb	r1, [r3, #0]
 8002198:	3301      	adds	r3, #1
 800219a:	e7f9      	b.n	8002190 <memset+0x4>

0800219c <__errno>:
 800219c:	4b01      	ldr	r3, [pc, #4]	@ (80021a4 <__errno+0x8>)
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	4770      	bx	lr
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	2000000c 	.word	0x2000000c

080021a8 <__libc_init_array>:
 80021a8:	b570      	push	{r4, r5, r6, lr}
 80021aa:	2600      	movs	r6, #0
 80021ac:	4c0c      	ldr	r4, [pc, #48]	@ (80021e0 <__libc_init_array+0x38>)
 80021ae:	4d0d      	ldr	r5, [pc, #52]	@ (80021e4 <__libc_init_array+0x3c>)
 80021b0:	1b64      	subs	r4, r4, r5
 80021b2:	10a4      	asrs	r4, r4, #2
 80021b4:	42a6      	cmp	r6, r4
 80021b6:	d109      	bne.n	80021cc <__libc_init_array+0x24>
 80021b8:	2600      	movs	r6, #0
 80021ba:	f000 fc6b 	bl	8002a94 <_init>
 80021be:	4c0a      	ldr	r4, [pc, #40]	@ (80021e8 <__libc_init_array+0x40>)
 80021c0:	4d0a      	ldr	r5, [pc, #40]	@ (80021ec <__libc_init_array+0x44>)
 80021c2:	1b64      	subs	r4, r4, r5
 80021c4:	10a4      	asrs	r4, r4, #2
 80021c6:	42a6      	cmp	r6, r4
 80021c8:	d105      	bne.n	80021d6 <__libc_init_array+0x2e>
 80021ca:	bd70      	pop	{r4, r5, r6, pc}
 80021cc:	00b3      	lsls	r3, r6, #2
 80021ce:	58eb      	ldr	r3, [r5, r3]
 80021d0:	4798      	blx	r3
 80021d2:	3601      	adds	r6, #1
 80021d4:	e7ee      	b.n	80021b4 <__libc_init_array+0xc>
 80021d6:	00b3      	lsls	r3, r6, #2
 80021d8:	58eb      	ldr	r3, [r5, r3]
 80021da:	4798      	blx	r3
 80021dc:	3601      	adds	r6, #1
 80021de:	e7f2      	b.n	80021c6 <__libc_init_array+0x1e>
 80021e0:	08002b78 	.word	0x08002b78
 80021e4:	08002b78 	.word	0x08002b78
 80021e8:	08002b7c 	.word	0x08002b7c
 80021ec:	08002b78 	.word	0x08002b78

080021f0 <__retarget_lock_acquire_recursive>:
 80021f0:	4770      	bx	lr

080021f2 <__retarget_lock_release_recursive>:
 80021f2:	4770      	bx	lr

080021f4 <_free_r>:
 80021f4:	b570      	push	{r4, r5, r6, lr}
 80021f6:	0005      	movs	r5, r0
 80021f8:	1e0c      	subs	r4, r1, #0
 80021fa:	d010      	beq.n	800221e <_free_r+0x2a>
 80021fc:	3c04      	subs	r4, #4
 80021fe:	6823      	ldr	r3, [r4, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	da00      	bge.n	8002206 <_free_r+0x12>
 8002204:	18e4      	adds	r4, r4, r3
 8002206:	0028      	movs	r0, r5
 8002208:	f000 f8e0 	bl	80023cc <__malloc_lock>
 800220c:	4a1d      	ldr	r2, [pc, #116]	@ (8002284 <_free_r+0x90>)
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d105      	bne.n	8002220 <_free_r+0x2c>
 8002214:	6063      	str	r3, [r4, #4]
 8002216:	6014      	str	r4, [r2, #0]
 8002218:	0028      	movs	r0, r5
 800221a:	f000 f8df 	bl	80023dc <__malloc_unlock>
 800221e:	bd70      	pop	{r4, r5, r6, pc}
 8002220:	42a3      	cmp	r3, r4
 8002222:	d908      	bls.n	8002236 <_free_r+0x42>
 8002224:	6820      	ldr	r0, [r4, #0]
 8002226:	1821      	adds	r1, r4, r0
 8002228:	428b      	cmp	r3, r1
 800222a:	d1f3      	bne.n	8002214 <_free_r+0x20>
 800222c:	6819      	ldr	r1, [r3, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	1809      	adds	r1, r1, r0
 8002232:	6021      	str	r1, [r4, #0]
 8002234:	e7ee      	b.n	8002214 <_free_r+0x20>
 8002236:	001a      	movs	r2, r3
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <_free_r+0x4e>
 800223e:	42a3      	cmp	r3, r4
 8002240:	d9f9      	bls.n	8002236 <_free_r+0x42>
 8002242:	6811      	ldr	r1, [r2, #0]
 8002244:	1850      	adds	r0, r2, r1
 8002246:	42a0      	cmp	r0, r4
 8002248:	d10b      	bne.n	8002262 <_free_r+0x6e>
 800224a:	6820      	ldr	r0, [r4, #0]
 800224c:	1809      	adds	r1, r1, r0
 800224e:	1850      	adds	r0, r2, r1
 8002250:	6011      	str	r1, [r2, #0]
 8002252:	4283      	cmp	r3, r0
 8002254:	d1e0      	bne.n	8002218 <_free_r+0x24>
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	1841      	adds	r1, r0, r1
 800225c:	6011      	str	r1, [r2, #0]
 800225e:	6053      	str	r3, [r2, #4]
 8002260:	e7da      	b.n	8002218 <_free_r+0x24>
 8002262:	42a0      	cmp	r0, r4
 8002264:	d902      	bls.n	800226c <_free_r+0x78>
 8002266:	230c      	movs	r3, #12
 8002268:	602b      	str	r3, [r5, #0]
 800226a:	e7d5      	b.n	8002218 <_free_r+0x24>
 800226c:	6820      	ldr	r0, [r4, #0]
 800226e:	1821      	adds	r1, r4, r0
 8002270:	428b      	cmp	r3, r1
 8002272:	d103      	bne.n	800227c <_free_r+0x88>
 8002274:	6819      	ldr	r1, [r3, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	1809      	adds	r1, r1, r0
 800227a:	6021      	str	r1, [r4, #0]
 800227c:	6063      	str	r3, [r4, #4]
 800227e:	6054      	str	r4, [r2, #4]
 8002280:	e7ca      	b.n	8002218 <_free_r+0x24>
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	20000324 	.word	0x20000324

08002288 <sbrk_aligned>:
 8002288:	b570      	push	{r4, r5, r6, lr}
 800228a:	4e0f      	ldr	r6, [pc, #60]	@ (80022c8 <sbrk_aligned+0x40>)
 800228c:	000d      	movs	r5, r1
 800228e:	6831      	ldr	r1, [r6, #0]
 8002290:	0004      	movs	r4, r0
 8002292:	2900      	cmp	r1, #0
 8002294:	d102      	bne.n	800229c <sbrk_aligned+0x14>
 8002296:	f000 fb9f 	bl	80029d8 <_sbrk_r>
 800229a:	6030      	str	r0, [r6, #0]
 800229c:	0029      	movs	r1, r5
 800229e:	0020      	movs	r0, r4
 80022a0:	f000 fb9a 	bl	80029d8 <_sbrk_r>
 80022a4:	1c43      	adds	r3, r0, #1
 80022a6:	d103      	bne.n	80022b0 <sbrk_aligned+0x28>
 80022a8:	2501      	movs	r5, #1
 80022aa:	426d      	negs	r5, r5
 80022ac:	0028      	movs	r0, r5
 80022ae:	bd70      	pop	{r4, r5, r6, pc}
 80022b0:	2303      	movs	r3, #3
 80022b2:	1cc5      	adds	r5, r0, #3
 80022b4:	439d      	bics	r5, r3
 80022b6:	42a8      	cmp	r0, r5
 80022b8:	d0f8      	beq.n	80022ac <sbrk_aligned+0x24>
 80022ba:	1a29      	subs	r1, r5, r0
 80022bc:	0020      	movs	r0, r4
 80022be:	f000 fb8b 	bl	80029d8 <_sbrk_r>
 80022c2:	3001      	adds	r0, #1
 80022c4:	d1f2      	bne.n	80022ac <sbrk_aligned+0x24>
 80022c6:	e7ef      	b.n	80022a8 <sbrk_aligned+0x20>
 80022c8:	20000320 	.word	0x20000320

080022cc <_malloc_r>:
 80022cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80022ce:	2203      	movs	r2, #3
 80022d0:	1ccb      	adds	r3, r1, #3
 80022d2:	4393      	bics	r3, r2
 80022d4:	3308      	adds	r3, #8
 80022d6:	0005      	movs	r5, r0
 80022d8:	001f      	movs	r7, r3
 80022da:	2b0c      	cmp	r3, #12
 80022dc:	d234      	bcs.n	8002348 <_malloc_r+0x7c>
 80022de:	270c      	movs	r7, #12
 80022e0:	42b9      	cmp	r1, r7
 80022e2:	d833      	bhi.n	800234c <_malloc_r+0x80>
 80022e4:	0028      	movs	r0, r5
 80022e6:	f000 f871 	bl	80023cc <__malloc_lock>
 80022ea:	4e37      	ldr	r6, [pc, #220]	@ (80023c8 <_malloc_r+0xfc>)
 80022ec:	6833      	ldr	r3, [r6, #0]
 80022ee:	001c      	movs	r4, r3
 80022f0:	2c00      	cmp	r4, #0
 80022f2:	d12f      	bne.n	8002354 <_malloc_r+0x88>
 80022f4:	0039      	movs	r1, r7
 80022f6:	0028      	movs	r0, r5
 80022f8:	f7ff ffc6 	bl	8002288 <sbrk_aligned>
 80022fc:	0004      	movs	r4, r0
 80022fe:	1c43      	adds	r3, r0, #1
 8002300:	d15f      	bne.n	80023c2 <_malloc_r+0xf6>
 8002302:	6834      	ldr	r4, [r6, #0]
 8002304:	9400      	str	r4, [sp, #0]
 8002306:	9b00      	ldr	r3, [sp, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d14a      	bne.n	80023a2 <_malloc_r+0xd6>
 800230c:	2c00      	cmp	r4, #0
 800230e:	d052      	beq.n	80023b6 <_malloc_r+0xea>
 8002310:	6823      	ldr	r3, [r4, #0]
 8002312:	0028      	movs	r0, r5
 8002314:	18e3      	adds	r3, r4, r3
 8002316:	9900      	ldr	r1, [sp, #0]
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	f000 fb5d 	bl	80029d8 <_sbrk_r>
 800231e:	9b01      	ldr	r3, [sp, #4]
 8002320:	4283      	cmp	r3, r0
 8002322:	d148      	bne.n	80023b6 <_malloc_r+0xea>
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	0028      	movs	r0, r5
 8002328:	1aff      	subs	r7, r7, r3
 800232a:	0039      	movs	r1, r7
 800232c:	f7ff ffac 	bl	8002288 <sbrk_aligned>
 8002330:	3001      	adds	r0, #1
 8002332:	d040      	beq.n	80023b6 <_malloc_r+0xea>
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	19db      	adds	r3, r3, r7
 8002338:	6023      	str	r3, [r4, #0]
 800233a:	6833      	ldr	r3, [r6, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	2a00      	cmp	r2, #0
 8002340:	d133      	bne.n	80023aa <_malloc_r+0xde>
 8002342:	9b00      	ldr	r3, [sp, #0]
 8002344:	6033      	str	r3, [r6, #0]
 8002346:	e019      	b.n	800237c <_malloc_r+0xb0>
 8002348:	2b00      	cmp	r3, #0
 800234a:	dac9      	bge.n	80022e0 <_malloc_r+0x14>
 800234c:	230c      	movs	r3, #12
 800234e:	602b      	str	r3, [r5, #0]
 8002350:	2000      	movs	r0, #0
 8002352:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002354:	6821      	ldr	r1, [r4, #0]
 8002356:	1bc9      	subs	r1, r1, r7
 8002358:	d420      	bmi.n	800239c <_malloc_r+0xd0>
 800235a:	290b      	cmp	r1, #11
 800235c:	d90a      	bls.n	8002374 <_malloc_r+0xa8>
 800235e:	19e2      	adds	r2, r4, r7
 8002360:	6027      	str	r7, [r4, #0]
 8002362:	42a3      	cmp	r3, r4
 8002364:	d104      	bne.n	8002370 <_malloc_r+0xa4>
 8002366:	6032      	str	r2, [r6, #0]
 8002368:	6863      	ldr	r3, [r4, #4]
 800236a:	6011      	str	r1, [r2, #0]
 800236c:	6053      	str	r3, [r2, #4]
 800236e:	e005      	b.n	800237c <_malloc_r+0xb0>
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	e7f9      	b.n	8002368 <_malloc_r+0x9c>
 8002374:	6862      	ldr	r2, [r4, #4]
 8002376:	42a3      	cmp	r3, r4
 8002378:	d10e      	bne.n	8002398 <_malloc_r+0xcc>
 800237a:	6032      	str	r2, [r6, #0]
 800237c:	0028      	movs	r0, r5
 800237e:	f000 f82d 	bl	80023dc <__malloc_unlock>
 8002382:	0020      	movs	r0, r4
 8002384:	2207      	movs	r2, #7
 8002386:	300b      	adds	r0, #11
 8002388:	1d23      	adds	r3, r4, #4
 800238a:	4390      	bics	r0, r2
 800238c:	1ac2      	subs	r2, r0, r3
 800238e:	4298      	cmp	r0, r3
 8002390:	d0df      	beq.n	8002352 <_malloc_r+0x86>
 8002392:	1a1b      	subs	r3, r3, r0
 8002394:	50a3      	str	r3, [r4, r2]
 8002396:	e7dc      	b.n	8002352 <_malloc_r+0x86>
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	e7ef      	b.n	800237c <_malloc_r+0xb0>
 800239c:	0023      	movs	r3, r4
 800239e:	6864      	ldr	r4, [r4, #4]
 80023a0:	e7a6      	b.n	80022f0 <_malloc_r+0x24>
 80023a2:	9c00      	ldr	r4, [sp, #0]
 80023a4:	6863      	ldr	r3, [r4, #4]
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	e7ad      	b.n	8002306 <_malloc_r+0x3a>
 80023aa:	001a      	movs	r2, r3
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	42a3      	cmp	r3, r4
 80023b0:	d1fb      	bne.n	80023aa <_malloc_r+0xde>
 80023b2:	2300      	movs	r3, #0
 80023b4:	e7da      	b.n	800236c <_malloc_r+0xa0>
 80023b6:	230c      	movs	r3, #12
 80023b8:	0028      	movs	r0, r5
 80023ba:	602b      	str	r3, [r5, #0]
 80023bc:	f000 f80e 	bl	80023dc <__malloc_unlock>
 80023c0:	e7c6      	b.n	8002350 <_malloc_r+0x84>
 80023c2:	6007      	str	r7, [r0, #0]
 80023c4:	e7da      	b.n	800237c <_malloc_r+0xb0>
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	20000324 	.word	0x20000324

080023cc <__malloc_lock>:
 80023cc:	b510      	push	{r4, lr}
 80023ce:	4802      	ldr	r0, [pc, #8]	@ (80023d8 <__malloc_lock+0xc>)
 80023d0:	f7ff ff0e 	bl	80021f0 <__retarget_lock_acquire_recursive>
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	2000031c 	.word	0x2000031c

080023dc <__malloc_unlock>:
 80023dc:	b510      	push	{r4, lr}
 80023de:	4802      	ldr	r0, [pc, #8]	@ (80023e8 <__malloc_unlock+0xc>)
 80023e0:	f7ff ff07 	bl	80021f2 <__retarget_lock_release_recursive>
 80023e4:	bd10      	pop	{r4, pc}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	2000031c 	.word	0x2000031c

080023ec <__ssputs_r>:
 80023ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ee:	688e      	ldr	r6, [r1, #8]
 80023f0:	b085      	sub	sp, #20
 80023f2:	001f      	movs	r7, r3
 80023f4:	000c      	movs	r4, r1
 80023f6:	0033      	movs	r3, r6
 80023f8:	9002      	str	r0, [sp, #8]
 80023fa:	9203      	str	r2, [sp, #12]
 80023fc:	42be      	cmp	r6, r7
 80023fe:	d854      	bhi.n	80024aa <__ssputs_r+0xbe>
 8002400:	220c      	movs	r2, #12
 8002402:	5e88      	ldrsh	r0, [r1, r2]
 8002404:	2290      	movs	r2, #144	@ 0x90
 8002406:	00d2      	lsls	r2, r2, #3
 8002408:	4210      	tst	r0, r2
 800240a:	d02c      	beq.n	8002466 <__ssputs_r+0x7a>
 800240c:	2203      	movs	r2, #3
 800240e:	6909      	ldr	r1, [r1, #16]
 8002410:	6823      	ldr	r3, [r4, #0]
 8002412:	1a5b      	subs	r3, r3, r1
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	6963      	ldr	r3, [r4, #20]
 8002418:	4353      	muls	r3, r2
 800241a:	9a01      	ldr	r2, [sp, #4]
 800241c:	0fdd      	lsrs	r5, r3, #31
 800241e:	18ed      	adds	r5, r5, r3
 8002420:	1c7b      	adds	r3, r7, #1
 8002422:	106d      	asrs	r5, r5, #1
 8002424:	189b      	adds	r3, r3, r2
 8002426:	002a      	movs	r2, r5
 8002428:	42ab      	cmp	r3, r5
 800242a:	d901      	bls.n	8002430 <__ssputs_r+0x44>
 800242c:	001d      	movs	r5, r3
 800242e:	001a      	movs	r2, r3
 8002430:	0540      	lsls	r0, r0, #21
 8002432:	d527      	bpl.n	8002484 <__ssputs_r+0x98>
 8002434:	0011      	movs	r1, r2
 8002436:	9802      	ldr	r0, [sp, #8]
 8002438:	f7ff ff48 	bl	80022cc <_malloc_r>
 800243c:	1e06      	subs	r6, r0, #0
 800243e:	d02a      	beq.n	8002496 <__ssputs_r+0xaa>
 8002440:	9a01      	ldr	r2, [sp, #4]
 8002442:	6921      	ldr	r1, [r4, #16]
 8002444:	f000 fae5 	bl	8002a12 <memcpy>
 8002448:	89a2      	ldrh	r2, [r4, #12]
 800244a:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <__ssputs_r+0xc4>)
 800244c:	401a      	ands	r2, r3
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	4313      	orrs	r3, r2
 8002452:	81a3      	strh	r3, [r4, #12]
 8002454:	9b01      	ldr	r3, [sp, #4]
 8002456:	6126      	str	r6, [r4, #16]
 8002458:	18f6      	adds	r6, r6, r3
 800245a:	6026      	str	r6, [r4, #0]
 800245c:	6165      	str	r5, [r4, #20]
 800245e:	003e      	movs	r6, r7
 8002460:	1aed      	subs	r5, r5, r3
 8002462:	003b      	movs	r3, r7
 8002464:	60a5      	str	r5, [r4, #8]
 8002466:	001f      	movs	r7, r3
 8002468:	003a      	movs	r2, r7
 800246a:	9903      	ldr	r1, [sp, #12]
 800246c:	6820      	ldr	r0, [r4, #0]
 800246e:	f000 faa1 	bl	80029b4 <memmove>
 8002472:	2000      	movs	r0, #0
 8002474:	68a3      	ldr	r3, [r4, #8]
 8002476:	1b9b      	subs	r3, r3, r6
 8002478:	60a3      	str	r3, [r4, #8]
 800247a:	6823      	ldr	r3, [r4, #0]
 800247c:	19db      	adds	r3, r3, r7
 800247e:	6023      	str	r3, [r4, #0]
 8002480:	b005      	add	sp, #20
 8002482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002484:	9802      	ldr	r0, [sp, #8]
 8002486:	f000 facd 	bl	8002a24 <_realloc_r>
 800248a:	1e06      	subs	r6, r0, #0
 800248c:	d1e2      	bne.n	8002454 <__ssputs_r+0x68>
 800248e:	6921      	ldr	r1, [r4, #16]
 8002490:	9802      	ldr	r0, [sp, #8]
 8002492:	f7ff feaf 	bl	80021f4 <_free_r>
 8002496:	230c      	movs	r3, #12
 8002498:	2001      	movs	r0, #1
 800249a:	9a02      	ldr	r2, [sp, #8]
 800249c:	4240      	negs	r0, r0
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	89a2      	ldrh	r2, [r4, #12]
 80024a2:	3334      	adds	r3, #52	@ 0x34
 80024a4:	4313      	orrs	r3, r2
 80024a6:	81a3      	strh	r3, [r4, #12]
 80024a8:	e7ea      	b.n	8002480 <__ssputs_r+0x94>
 80024aa:	003e      	movs	r6, r7
 80024ac:	e7dc      	b.n	8002468 <__ssputs_r+0x7c>
 80024ae:	46c0      	nop			@ (mov r8, r8)
 80024b0:	fffffb7f 	.word	0xfffffb7f

080024b4 <_svfiprintf_r>:
 80024b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024b6:	b09f      	sub	sp, #124	@ 0x7c
 80024b8:	9002      	str	r0, [sp, #8]
 80024ba:	001c      	movs	r4, r3
 80024bc:	898b      	ldrh	r3, [r1, #12]
 80024be:	000e      	movs	r6, r1
 80024c0:	0015      	movs	r5, r2
 80024c2:	061b      	lsls	r3, r3, #24
 80024c4:	d511      	bpl.n	80024ea <_svfiprintf_r+0x36>
 80024c6:	690b      	ldr	r3, [r1, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10e      	bne.n	80024ea <_svfiprintf_r+0x36>
 80024cc:	2140      	movs	r1, #64	@ 0x40
 80024ce:	f7ff fefd 	bl	80022cc <_malloc_r>
 80024d2:	6030      	str	r0, [r6, #0]
 80024d4:	6130      	str	r0, [r6, #16]
 80024d6:	2800      	cmp	r0, #0
 80024d8:	d105      	bne.n	80024e6 <_svfiprintf_r+0x32>
 80024da:	230c      	movs	r3, #12
 80024dc:	9a02      	ldr	r2, [sp, #8]
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	2001      	movs	r0, #1
 80024e2:	4240      	negs	r0, r0
 80024e4:	e0d4      	b.n	8002690 <_svfiprintf_r+0x1dc>
 80024e6:	2340      	movs	r3, #64	@ 0x40
 80024e8:	6173      	str	r3, [r6, #20]
 80024ea:	2300      	movs	r3, #0
 80024ec:	2129      	movs	r1, #41	@ 0x29
 80024ee:	aa02      	add	r2, sp, #8
 80024f0:	1852      	adds	r2, r2, r1
 80024f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80024f4:	3320      	adds	r3, #32
 80024f6:	7013      	strb	r3, [r2, #0]
 80024f8:	3101      	adds	r1, #1
 80024fa:	aa02      	add	r2, sp, #8
 80024fc:	3310      	adds	r3, #16
 80024fe:	1852      	adds	r2, r2, r1
 8002500:	7013      	strb	r3, [r2, #0]
 8002502:	9405      	str	r4, [sp, #20]
 8002504:	002c      	movs	r4, r5
 8002506:	7823      	ldrb	r3, [r4, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <_svfiprintf_r+0x5c>
 800250c:	2b25      	cmp	r3, #37	@ 0x25
 800250e:	d148      	bne.n	80025a2 <_svfiprintf_r+0xee>
 8002510:	1b67      	subs	r7, r4, r5
 8002512:	42ac      	cmp	r4, r5
 8002514:	d00b      	beq.n	800252e <_svfiprintf_r+0x7a>
 8002516:	003b      	movs	r3, r7
 8002518:	002a      	movs	r2, r5
 800251a:	0031      	movs	r1, r6
 800251c:	9802      	ldr	r0, [sp, #8]
 800251e:	f7ff ff65 	bl	80023ec <__ssputs_r>
 8002522:	3001      	adds	r0, #1
 8002524:	d100      	bne.n	8002528 <_svfiprintf_r+0x74>
 8002526:	e0ae      	b.n	8002686 <_svfiprintf_r+0x1d2>
 8002528:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800252a:	19db      	adds	r3, r3, r7
 800252c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800252e:	7823      	ldrb	r3, [r4, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d100      	bne.n	8002536 <_svfiprintf_r+0x82>
 8002534:	e0a7      	b.n	8002686 <_svfiprintf_r+0x1d2>
 8002536:	2201      	movs	r2, #1
 8002538:	2153      	movs	r1, #83	@ 0x53
 800253a:	2300      	movs	r3, #0
 800253c:	4252      	negs	r2, r2
 800253e:	9207      	str	r2, [sp, #28]
 8002540:	aa02      	add	r2, sp, #8
 8002542:	1852      	adds	r2, r2, r1
 8002544:	1c65      	adds	r5, r4, #1
 8002546:	9306      	str	r3, [sp, #24]
 8002548:	9309      	str	r3, [sp, #36]	@ 0x24
 800254a:	9308      	str	r3, [sp, #32]
 800254c:	7013      	strb	r3, [r2, #0]
 800254e:	931c      	str	r3, [sp, #112]	@ 0x70
 8002550:	4f55      	ldr	r7, [pc, #340]	@ (80026a8 <_svfiprintf_r+0x1f4>)
 8002552:	7829      	ldrb	r1, [r5, #0]
 8002554:	2205      	movs	r2, #5
 8002556:	0038      	movs	r0, r7
 8002558:	f000 fa50 	bl	80029fc <memchr>
 800255c:	1c6c      	adds	r4, r5, #1
 800255e:	9906      	ldr	r1, [sp, #24]
 8002560:	ab06      	add	r3, sp, #24
 8002562:	2800      	cmp	r0, #0
 8002564:	d11f      	bne.n	80025a6 <_svfiprintf_r+0xf2>
 8002566:	06ca      	lsls	r2, r1, #27
 8002568:	d504      	bpl.n	8002574 <_svfiprintf_r+0xc0>
 800256a:	2753      	movs	r7, #83	@ 0x53
 800256c:	2220      	movs	r2, #32
 800256e:	a802      	add	r0, sp, #8
 8002570:	19c0      	adds	r0, r0, r7
 8002572:	7002      	strb	r2, [r0, #0]
 8002574:	070a      	lsls	r2, r1, #28
 8002576:	d504      	bpl.n	8002582 <_svfiprintf_r+0xce>
 8002578:	2753      	movs	r7, #83	@ 0x53
 800257a:	222b      	movs	r2, #43	@ 0x2b
 800257c:	a802      	add	r0, sp, #8
 800257e:	19c0      	adds	r0, r0, r7
 8002580:	7002      	strb	r2, [r0, #0]
 8002582:	782a      	ldrb	r2, [r5, #0]
 8002584:	2a2a      	cmp	r2, #42	@ 0x2a
 8002586:	d015      	beq.n	80025b4 <_svfiprintf_r+0x100>
 8002588:	002c      	movs	r4, r5
 800258a:	2000      	movs	r0, #0
 800258c:	270a      	movs	r7, #10
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	7821      	ldrb	r1, [r4, #0]
 8002592:	1c65      	adds	r5, r4, #1
 8002594:	3930      	subs	r1, #48	@ 0x30
 8002596:	2909      	cmp	r1, #9
 8002598:	d950      	bls.n	800263c <_svfiprintf_r+0x188>
 800259a:	2800      	cmp	r0, #0
 800259c:	d011      	beq.n	80025c2 <_svfiprintf_r+0x10e>
 800259e:	9209      	str	r2, [sp, #36]	@ 0x24
 80025a0:	e00f      	b.n	80025c2 <_svfiprintf_r+0x10e>
 80025a2:	3401      	adds	r4, #1
 80025a4:	e7af      	b.n	8002506 <_svfiprintf_r+0x52>
 80025a6:	2301      	movs	r3, #1
 80025a8:	1bc0      	subs	r0, r0, r7
 80025aa:	4083      	lsls	r3, r0
 80025ac:	430b      	orrs	r3, r1
 80025ae:	0025      	movs	r5, r4
 80025b0:	9306      	str	r3, [sp, #24]
 80025b2:	e7cd      	b.n	8002550 <_svfiprintf_r+0x9c>
 80025b4:	9a05      	ldr	r2, [sp, #20]
 80025b6:	1d10      	adds	r0, r2, #4
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	9005      	str	r0, [sp, #20]
 80025bc:	2a00      	cmp	r2, #0
 80025be:	db37      	blt.n	8002630 <_svfiprintf_r+0x17c>
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	7822      	ldrb	r2, [r4, #0]
 80025c4:	2a2e      	cmp	r2, #46	@ 0x2e
 80025c6:	d10c      	bne.n	80025e2 <_svfiprintf_r+0x12e>
 80025c8:	7862      	ldrb	r2, [r4, #1]
 80025ca:	2a2a      	cmp	r2, #42	@ 0x2a
 80025cc:	d13b      	bne.n	8002646 <_svfiprintf_r+0x192>
 80025ce:	9a05      	ldr	r2, [sp, #20]
 80025d0:	3402      	adds	r4, #2
 80025d2:	1d11      	adds	r1, r2, #4
 80025d4:	6812      	ldr	r2, [r2, #0]
 80025d6:	9105      	str	r1, [sp, #20]
 80025d8:	2a00      	cmp	r2, #0
 80025da:	da01      	bge.n	80025e0 <_svfiprintf_r+0x12c>
 80025dc:	2201      	movs	r2, #1
 80025de:	4252      	negs	r2, r2
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	4d32      	ldr	r5, [pc, #200]	@ (80026ac <_svfiprintf_r+0x1f8>)
 80025e4:	2203      	movs	r2, #3
 80025e6:	0028      	movs	r0, r5
 80025e8:	7821      	ldrb	r1, [r4, #0]
 80025ea:	f000 fa07 	bl	80029fc <memchr>
 80025ee:	af06      	add	r7, sp, #24
 80025f0:	2800      	cmp	r0, #0
 80025f2:	d006      	beq.n	8002602 <_svfiprintf_r+0x14e>
 80025f4:	2340      	movs	r3, #64	@ 0x40
 80025f6:	1b40      	subs	r0, r0, r5
 80025f8:	4083      	lsls	r3, r0
 80025fa:	9a06      	ldr	r2, [sp, #24]
 80025fc:	3401      	adds	r4, #1
 80025fe:	4313      	orrs	r3, r2
 8002600:	9306      	str	r3, [sp, #24]
 8002602:	7821      	ldrb	r1, [r4, #0]
 8002604:	2206      	movs	r2, #6
 8002606:	482a      	ldr	r0, [pc, #168]	@ (80026b0 <_svfiprintf_r+0x1fc>)
 8002608:	1c65      	adds	r5, r4, #1
 800260a:	7639      	strb	r1, [r7, #24]
 800260c:	f000 f9f6 	bl	80029fc <memchr>
 8002610:	2800      	cmp	r0, #0
 8002612:	d03f      	beq.n	8002694 <_svfiprintf_r+0x1e0>
 8002614:	4b27      	ldr	r3, [pc, #156]	@ (80026b4 <_svfiprintf_r+0x200>)
 8002616:	2b00      	cmp	r3, #0
 8002618:	d129      	bne.n	800266e <_svfiprintf_r+0x1ba>
 800261a:	2207      	movs	r2, #7
 800261c:	9b05      	ldr	r3, [sp, #20]
 800261e:	3307      	adds	r3, #7
 8002620:	4393      	bics	r3, r2
 8002622:	3308      	adds	r3, #8
 8002624:	9305      	str	r3, [sp, #20]
 8002626:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002628:	9903      	ldr	r1, [sp, #12]
 800262a:	185b      	adds	r3, r3, r1
 800262c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800262e:	e769      	b.n	8002504 <_svfiprintf_r+0x50>
 8002630:	4252      	negs	r2, r2
 8002632:	60da      	str	r2, [r3, #12]
 8002634:	2202      	movs	r2, #2
 8002636:	430a      	orrs	r2, r1
 8002638:	9206      	str	r2, [sp, #24]
 800263a:	e7c2      	b.n	80025c2 <_svfiprintf_r+0x10e>
 800263c:	437a      	muls	r2, r7
 800263e:	002c      	movs	r4, r5
 8002640:	2001      	movs	r0, #1
 8002642:	1852      	adds	r2, r2, r1
 8002644:	e7a4      	b.n	8002590 <_svfiprintf_r+0xdc>
 8002646:	2200      	movs	r2, #0
 8002648:	200a      	movs	r0, #10
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	0011      	movs	r1, r2
 800264e:	0013      	movs	r3, r2
 8002650:	3401      	adds	r4, #1
 8002652:	7822      	ldrb	r2, [r4, #0]
 8002654:	1c65      	adds	r5, r4, #1
 8002656:	3a30      	subs	r2, #48	@ 0x30
 8002658:	2a09      	cmp	r2, #9
 800265a:	d903      	bls.n	8002664 <_svfiprintf_r+0x1b0>
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0c0      	beq.n	80025e2 <_svfiprintf_r+0x12e>
 8002660:	9107      	str	r1, [sp, #28]
 8002662:	e7be      	b.n	80025e2 <_svfiprintf_r+0x12e>
 8002664:	4341      	muls	r1, r0
 8002666:	002c      	movs	r4, r5
 8002668:	2301      	movs	r3, #1
 800266a:	1889      	adds	r1, r1, r2
 800266c:	e7f1      	b.n	8002652 <_svfiprintf_r+0x19e>
 800266e:	aa05      	add	r2, sp, #20
 8002670:	9200      	str	r2, [sp, #0]
 8002672:	0039      	movs	r1, r7
 8002674:	0032      	movs	r2, r6
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <_svfiprintf_r+0x204>)
 8002678:	9802      	ldr	r0, [sp, #8]
 800267a:	e000      	b.n	800267e <_svfiprintf_r+0x1ca>
 800267c:	bf00      	nop
 800267e:	9003      	str	r0, [sp, #12]
 8002680:	9b03      	ldr	r3, [sp, #12]
 8002682:	3301      	adds	r3, #1
 8002684:	d1cf      	bne.n	8002626 <_svfiprintf_r+0x172>
 8002686:	89b3      	ldrh	r3, [r6, #12]
 8002688:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800268a:	065b      	lsls	r3, r3, #25
 800268c:	d500      	bpl.n	8002690 <_svfiprintf_r+0x1dc>
 800268e:	e727      	b.n	80024e0 <_svfiprintf_r+0x2c>
 8002690:	b01f      	add	sp, #124	@ 0x7c
 8002692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002694:	aa05      	add	r2, sp, #20
 8002696:	9200      	str	r2, [sp, #0]
 8002698:	0039      	movs	r1, r7
 800269a:	0032      	movs	r2, r6
 800269c:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <_svfiprintf_r+0x204>)
 800269e:	9802      	ldr	r0, [sp, #8]
 80026a0:	f000 f87c 	bl	800279c <_printf_i>
 80026a4:	e7eb      	b.n	800267e <_svfiprintf_r+0x1ca>
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	08002b44 	.word	0x08002b44
 80026ac:	08002b4a 	.word	0x08002b4a
 80026b0:	08002b4e 	.word	0x08002b4e
 80026b4:	00000000 	.word	0x00000000
 80026b8:	080023ed 	.word	0x080023ed

080026bc <_printf_common>:
 80026bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026be:	0016      	movs	r6, r2
 80026c0:	9301      	str	r3, [sp, #4]
 80026c2:	688a      	ldr	r2, [r1, #8]
 80026c4:	690b      	ldr	r3, [r1, #16]
 80026c6:	000c      	movs	r4, r1
 80026c8:	9000      	str	r0, [sp, #0]
 80026ca:	4293      	cmp	r3, r2
 80026cc:	da00      	bge.n	80026d0 <_printf_common+0x14>
 80026ce:	0013      	movs	r3, r2
 80026d0:	0022      	movs	r2, r4
 80026d2:	6033      	str	r3, [r6, #0]
 80026d4:	3243      	adds	r2, #67	@ 0x43
 80026d6:	7812      	ldrb	r2, [r2, #0]
 80026d8:	2a00      	cmp	r2, #0
 80026da:	d001      	beq.n	80026e0 <_printf_common+0x24>
 80026dc:	3301      	adds	r3, #1
 80026de:	6033      	str	r3, [r6, #0]
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	069b      	lsls	r3, r3, #26
 80026e4:	d502      	bpl.n	80026ec <_printf_common+0x30>
 80026e6:	6833      	ldr	r3, [r6, #0]
 80026e8:	3302      	adds	r3, #2
 80026ea:	6033      	str	r3, [r6, #0]
 80026ec:	6822      	ldr	r2, [r4, #0]
 80026ee:	2306      	movs	r3, #6
 80026f0:	0015      	movs	r5, r2
 80026f2:	401d      	ands	r5, r3
 80026f4:	421a      	tst	r2, r3
 80026f6:	d027      	beq.n	8002748 <_printf_common+0x8c>
 80026f8:	0023      	movs	r3, r4
 80026fa:	3343      	adds	r3, #67	@ 0x43
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	1e5a      	subs	r2, r3, #1
 8002700:	4193      	sbcs	r3, r2
 8002702:	6822      	ldr	r2, [r4, #0]
 8002704:	0692      	lsls	r2, r2, #26
 8002706:	d430      	bmi.n	800276a <_printf_common+0xae>
 8002708:	0022      	movs	r2, r4
 800270a:	9901      	ldr	r1, [sp, #4]
 800270c:	9800      	ldr	r0, [sp, #0]
 800270e:	9d08      	ldr	r5, [sp, #32]
 8002710:	3243      	adds	r2, #67	@ 0x43
 8002712:	47a8      	blx	r5
 8002714:	3001      	adds	r0, #1
 8002716:	d025      	beq.n	8002764 <_printf_common+0xa8>
 8002718:	2206      	movs	r2, #6
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	2500      	movs	r5, #0
 800271e:	4013      	ands	r3, r2
 8002720:	2b04      	cmp	r3, #4
 8002722:	d105      	bne.n	8002730 <_printf_common+0x74>
 8002724:	6833      	ldr	r3, [r6, #0]
 8002726:	68e5      	ldr	r5, [r4, #12]
 8002728:	1aed      	subs	r5, r5, r3
 800272a:	43eb      	mvns	r3, r5
 800272c:	17db      	asrs	r3, r3, #31
 800272e:	401d      	ands	r5, r3
 8002730:	68a3      	ldr	r3, [r4, #8]
 8002732:	6922      	ldr	r2, [r4, #16]
 8002734:	4293      	cmp	r3, r2
 8002736:	dd01      	ble.n	800273c <_printf_common+0x80>
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	18ed      	adds	r5, r5, r3
 800273c:	2600      	movs	r6, #0
 800273e:	42b5      	cmp	r5, r6
 8002740:	d120      	bne.n	8002784 <_printf_common+0xc8>
 8002742:	2000      	movs	r0, #0
 8002744:	e010      	b.n	8002768 <_printf_common+0xac>
 8002746:	3501      	adds	r5, #1
 8002748:	68e3      	ldr	r3, [r4, #12]
 800274a:	6832      	ldr	r2, [r6, #0]
 800274c:	1a9b      	subs	r3, r3, r2
 800274e:	42ab      	cmp	r3, r5
 8002750:	ddd2      	ble.n	80026f8 <_printf_common+0x3c>
 8002752:	0022      	movs	r2, r4
 8002754:	2301      	movs	r3, #1
 8002756:	9901      	ldr	r1, [sp, #4]
 8002758:	9800      	ldr	r0, [sp, #0]
 800275a:	9f08      	ldr	r7, [sp, #32]
 800275c:	3219      	adds	r2, #25
 800275e:	47b8      	blx	r7
 8002760:	3001      	adds	r0, #1
 8002762:	d1f0      	bne.n	8002746 <_printf_common+0x8a>
 8002764:	2001      	movs	r0, #1
 8002766:	4240      	negs	r0, r0
 8002768:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800276a:	2030      	movs	r0, #48	@ 0x30
 800276c:	18e1      	adds	r1, r4, r3
 800276e:	3143      	adds	r1, #67	@ 0x43
 8002770:	7008      	strb	r0, [r1, #0]
 8002772:	0021      	movs	r1, r4
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	3145      	adds	r1, #69	@ 0x45
 8002778:	7809      	ldrb	r1, [r1, #0]
 800277a:	18a2      	adds	r2, r4, r2
 800277c:	3243      	adds	r2, #67	@ 0x43
 800277e:	3302      	adds	r3, #2
 8002780:	7011      	strb	r1, [r2, #0]
 8002782:	e7c1      	b.n	8002708 <_printf_common+0x4c>
 8002784:	0022      	movs	r2, r4
 8002786:	2301      	movs	r3, #1
 8002788:	9901      	ldr	r1, [sp, #4]
 800278a:	9800      	ldr	r0, [sp, #0]
 800278c:	9f08      	ldr	r7, [sp, #32]
 800278e:	321a      	adds	r2, #26
 8002790:	47b8      	blx	r7
 8002792:	3001      	adds	r0, #1
 8002794:	d0e6      	beq.n	8002764 <_printf_common+0xa8>
 8002796:	3601      	adds	r6, #1
 8002798:	e7d1      	b.n	800273e <_printf_common+0x82>
	...

0800279c <_printf_i>:
 800279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279e:	b08b      	sub	sp, #44	@ 0x2c
 80027a0:	9206      	str	r2, [sp, #24]
 80027a2:	000a      	movs	r2, r1
 80027a4:	3243      	adds	r2, #67	@ 0x43
 80027a6:	9307      	str	r3, [sp, #28]
 80027a8:	9005      	str	r0, [sp, #20]
 80027aa:	9203      	str	r2, [sp, #12]
 80027ac:	7e0a      	ldrb	r2, [r1, #24]
 80027ae:	000c      	movs	r4, r1
 80027b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80027b2:	2a78      	cmp	r2, #120	@ 0x78
 80027b4:	d809      	bhi.n	80027ca <_printf_i+0x2e>
 80027b6:	2a62      	cmp	r2, #98	@ 0x62
 80027b8:	d80b      	bhi.n	80027d2 <_printf_i+0x36>
 80027ba:	2a00      	cmp	r2, #0
 80027bc:	d100      	bne.n	80027c0 <_printf_i+0x24>
 80027be:	e0ba      	b.n	8002936 <_printf_i+0x19a>
 80027c0:	497a      	ldr	r1, [pc, #488]	@ (80029ac <_printf_i+0x210>)
 80027c2:	9104      	str	r1, [sp, #16]
 80027c4:	2a58      	cmp	r2, #88	@ 0x58
 80027c6:	d100      	bne.n	80027ca <_printf_i+0x2e>
 80027c8:	e08e      	b.n	80028e8 <_printf_i+0x14c>
 80027ca:	0025      	movs	r5, r4
 80027cc:	3542      	adds	r5, #66	@ 0x42
 80027ce:	702a      	strb	r2, [r5, #0]
 80027d0:	e022      	b.n	8002818 <_printf_i+0x7c>
 80027d2:	0010      	movs	r0, r2
 80027d4:	3863      	subs	r0, #99	@ 0x63
 80027d6:	2815      	cmp	r0, #21
 80027d8:	d8f7      	bhi.n	80027ca <_printf_i+0x2e>
 80027da:	f7fd fc79 	bl	80000d0 <__gnu_thumb1_case_shi>
 80027de:	0016      	.short	0x0016
 80027e0:	fff6001f 	.word	0xfff6001f
 80027e4:	fff6fff6 	.word	0xfff6fff6
 80027e8:	001ffff6 	.word	0x001ffff6
 80027ec:	fff6fff6 	.word	0xfff6fff6
 80027f0:	fff6fff6 	.word	0xfff6fff6
 80027f4:	0036009f 	.word	0x0036009f
 80027f8:	fff6007e 	.word	0xfff6007e
 80027fc:	00b0fff6 	.word	0x00b0fff6
 8002800:	0036fff6 	.word	0x0036fff6
 8002804:	fff6fff6 	.word	0xfff6fff6
 8002808:	0082      	.short	0x0082
 800280a:	0025      	movs	r5, r4
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	3542      	adds	r5, #66	@ 0x42
 8002810:	1d11      	adds	r1, r2, #4
 8002812:	6019      	str	r1, [r3, #0]
 8002814:	6813      	ldr	r3, [r2, #0]
 8002816:	702b      	strb	r3, [r5, #0]
 8002818:	2301      	movs	r3, #1
 800281a:	e09e      	b.n	800295a <_printf_i+0x1be>
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	6809      	ldr	r1, [r1, #0]
 8002820:	1d02      	adds	r2, r0, #4
 8002822:	060d      	lsls	r5, r1, #24
 8002824:	d50b      	bpl.n	800283e <_printf_i+0xa2>
 8002826:	6806      	ldr	r6, [r0, #0]
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	2e00      	cmp	r6, #0
 800282c:	da03      	bge.n	8002836 <_printf_i+0x9a>
 800282e:	232d      	movs	r3, #45	@ 0x2d
 8002830:	9a03      	ldr	r2, [sp, #12]
 8002832:	4276      	negs	r6, r6
 8002834:	7013      	strb	r3, [r2, #0]
 8002836:	4b5d      	ldr	r3, [pc, #372]	@ (80029ac <_printf_i+0x210>)
 8002838:	270a      	movs	r7, #10
 800283a:	9304      	str	r3, [sp, #16]
 800283c:	e018      	b.n	8002870 <_printf_i+0xd4>
 800283e:	6806      	ldr	r6, [r0, #0]
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	0649      	lsls	r1, r1, #25
 8002844:	d5f1      	bpl.n	800282a <_printf_i+0x8e>
 8002846:	b236      	sxth	r6, r6
 8002848:	e7ef      	b.n	800282a <_printf_i+0x8e>
 800284a:	6808      	ldr	r0, [r1, #0]
 800284c:	6819      	ldr	r1, [r3, #0]
 800284e:	c940      	ldmia	r1!, {r6}
 8002850:	0605      	lsls	r5, r0, #24
 8002852:	d402      	bmi.n	800285a <_printf_i+0xbe>
 8002854:	0640      	lsls	r0, r0, #25
 8002856:	d500      	bpl.n	800285a <_printf_i+0xbe>
 8002858:	b2b6      	uxth	r6, r6
 800285a:	6019      	str	r1, [r3, #0]
 800285c:	4b53      	ldr	r3, [pc, #332]	@ (80029ac <_printf_i+0x210>)
 800285e:	270a      	movs	r7, #10
 8002860:	9304      	str	r3, [sp, #16]
 8002862:	2a6f      	cmp	r2, #111	@ 0x6f
 8002864:	d100      	bne.n	8002868 <_printf_i+0xcc>
 8002866:	3f02      	subs	r7, #2
 8002868:	0023      	movs	r3, r4
 800286a:	2200      	movs	r2, #0
 800286c:	3343      	adds	r3, #67	@ 0x43
 800286e:	701a      	strb	r2, [r3, #0]
 8002870:	6863      	ldr	r3, [r4, #4]
 8002872:	60a3      	str	r3, [r4, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	db06      	blt.n	8002886 <_printf_i+0xea>
 8002878:	2104      	movs	r1, #4
 800287a:	6822      	ldr	r2, [r4, #0]
 800287c:	9d03      	ldr	r5, [sp, #12]
 800287e:	438a      	bics	r2, r1
 8002880:	6022      	str	r2, [r4, #0]
 8002882:	4333      	orrs	r3, r6
 8002884:	d00c      	beq.n	80028a0 <_printf_i+0x104>
 8002886:	9d03      	ldr	r5, [sp, #12]
 8002888:	0030      	movs	r0, r6
 800288a:	0039      	movs	r1, r7
 800288c:	f7fd fcb0 	bl	80001f0 <__aeabi_uidivmod>
 8002890:	9b04      	ldr	r3, [sp, #16]
 8002892:	3d01      	subs	r5, #1
 8002894:	5c5b      	ldrb	r3, [r3, r1]
 8002896:	702b      	strb	r3, [r5, #0]
 8002898:	0033      	movs	r3, r6
 800289a:	0006      	movs	r6, r0
 800289c:	429f      	cmp	r7, r3
 800289e:	d9f3      	bls.n	8002888 <_printf_i+0xec>
 80028a0:	2f08      	cmp	r7, #8
 80028a2:	d109      	bne.n	80028b8 <_printf_i+0x11c>
 80028a4:	6823      	ldr	r3, [r4, #0]
 80028a6:	07db      	lsls	r3, r3, #31
 80028a8:	d506      	bpl.n	80028b8 <_printf_i+0x11c>
 80028aa:	6862      	ldr	r2, [r4, #4]
 80028ac:	6923      	ldr	r3, [r4, #16]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	dc02      	bgt.n	80028b8 <_printf_i+0x11c>
 80028b2:	2330      	movs	r3, #48	@ 0x30
 80028b4:	3d01      	subs	r5, #1
 80028b6:	702b      	strb	r3, [r5, #0]
 80028b8:	9b03      	ldr	r3, [sp, #12]
 80028ba:	1b5b      	subs	r3, r3, r5
 80028bc:	6123      	str	r3, [r4, #16]
 80028be:	9b07      	ldr	r3, [sp, #28]
 80028c0:	0021      	movs	r1, r4
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	9805      	ldr	r0, [sp, #20]
 80028c6:	9b06      	ldr	r3, [sp, #24]
 80028c8:	aa09      	add	r2, sp, #36	@ 0x24
 80028ca:	f7ff fef7 	bl	80026bc <_printf_common>
 80028ce:	3001      	adds	r0, #1
 80028d0:	d148      	bne.n	8002964 <_printf_i+0x1c8>
 80028d2:	2001      	movs	r0, #1
 80028d4:	4240      	negs	r0, r0
 80028d6:	b00b      	add	sp, #44	@ 0x2c
 80028d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028da:	2220      	movs	r2, #32
 80028dc:	6809      	ldr	r1, [r1, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	6022      	str	r2, [r4, #0]
 80028e2:	2278      	movs	r2, #120	@ 0x78
 80028e4:	4932      	ldr	r1, [pc, #200]	@ (80029b0 <_printf_i+0x214>)
 80028e6:	9104      	str	r1, [sp, #16]
 80028e8:	0021      	movs	r1, r4
 80028ea:	3145      	adds	r1, #69	@ 0x45
 80028ec:	700a      	strb	r2, [r1, #0]
 80028ee:	6819      	ldr	r1, [r3, #0]
 80028f0:	6822      	ldr	r2, [r4, #0]
 80028f2:	c940      	ldmia	r1!, {r6}
 80028f4:	0610      	lsls	r0, r2, #24
 80028f6:	d402      	bmi.n	80028fe <_printf_i+0x162>
 80028f8:	0650      	lsls	r0, r2, #25
 80028fa:	d500      	bpl.n	80028fe <_printf_i+0x162>
 80028fc:	b2b6      	uxth	r6, r6
 80028fe:	6019      	str	r1, [r3, #0]
 8002900:	07d3      	lsls	r3, r2, #31
 8002902:	d502      	bpl.n	800290a <_printf_i+0x16e>
 8002904:	2320      	movs	r3, #32
 8002906:	4313      	orrs	r3, r2
 8002908:	6023      	str	r3, [r4, #0]
 800290a:	2e00      	cmp	r6, #0
 800290c:	d001      	beq.n	8002912 <_printf_i+0x176>
 800290e:	2710      	movs	r7, #16
 8002910:	e7aa      	b.n	8002868 <_printf_i+0xcc>
 8002912:	2220      	movs	r2, #32
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	4393      	bics	r3, r2
 8002918:	6023      	str	r3, [r4, #0]
 800291a:	e7f8      	b.n	800290e <_printf_i+0x172>
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	680d      	ldr	r5, [r1, #0]
 8002920:	1d10      	adds	r0, r2, #4
 8002922:	6949      	ldr	r1, [r1, #20]
 8002924:	6018      	str	r0, [r3, #0]
 8002926:	6813      	ldr	r3, [r2, #0]
 8002928:	062e      	lsls	r6, r5, #24
 800292a:	d501      	bpl.n	8002930 <_printf_i+0x194>
 800292c:	6019      	str	r1, [r3, #0]
 800292e:	e002      	b.n	8002936 <_printf_i+0x19a>
 8002930:	066d      	lsls	r5, r5, #25
 8002932:	d5fb      	bpl.n	800292c <_printf_i+0x190>
 8002934:	8019      	strh	r1, [r3, #0]
 8002936:	2300      	movs	r3, #0
 8002938:	9d03      	ldr	r5, [sp, #12]
 800293a:	6123      	str	r3, [r4, #16]
 800293c:	e7bf      	b.n	80028be <_printf_i+0x122>
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	1d11      	adds	r1, r2, #4
 8002942:	6019      	str	r1, [r3, #0]
 8002944:	6815      	ldr	r5, [r2, #0]
 8002946:	2100      	movs	r1, #0
 8002948:	0028      	movs	r0, r5
 800294a:	6862      	ldr	r2, [r4, #4]
 800294c:	f000 f856 	bl	80029fc <memchr>
 8002950:	2800      	cmp	r0, #0
 8002952:	d001      	beq.n	8002958 <_printf_i+0x1bc>
 8002954:	1b40      	subs	r0, r0, r5
 8002956:	6060      	str	r0, [r4, #4]
 8002958:	6863      	ldr	r3, [r4, #4]
 800295a:	6123      	str	r3, [r4, #16]
 800295c:	2300      	movs	r3, #0
 800295e:	9a03      	ldr	r2, [sp, #12]
 8002960:	7013      	strb	r3, [r2, #0]
 8002962:	e7ac      	b.n	80028be <_printf_i+0x122>
 8002964:	002a      	movs	r2, r5
 8002966:	6923      	ldr	r3, [r4, #16]
 8002968:	9906      	ldr	r1, [sp, #24]
 800296a:	9805      	ldr	r0, [sp, #20]
 800296c:	9d07      	ldr	r5, [sp, #28]
 800296e:	47a8      	blx	r5
 8002970:	3001      	adds	r0, #1
 8002972:	d0ae      	beq.n	80028d2 <_printf_i+0x136>
 8002974:	6823      	ldr	r3, [r4, #0]
 8002976:	079b      	lsls	r3, r3, #30
 8002978:	d415      	bmi.n	80029a6 <_printf_i+0x20a>
 800297a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800297c:	68e0      	ldr	r0, [r4, #12]
 800297e:	4298      	cmp	r0, r3
 8002980:	daa9      	bge.n	80028d6 <_printf_i+0x13a>
 8002982:	0018      	movs	r0, r3
 8002984:	e7a7      	b.n	80028d6 <_printf_i+0x13a>
 8002986:	0022      	movs	r2, r4
 8002988:	2301      	movs	r3, #1
 800298a:	9906      	ldr	r1, [sp, #24]
 800298c:	9805      	ldr	r0, [sp, #20]
 800298e:	9e07      	ldr	r6, [sp, #28]
 8002990:	3219      	adds	r2, #25
 8002992:	47b0      	blx	r6
 8002994:	3001      	adds	r0, #1
 8002996:	d09c      	beq.n	80028d2 <_printf_i+0x136>
 8002998:	3501      	adds	r5, #1
 800299a:	68e3      	ldr	r3, [r4, #12]
 800299c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800299e:	1a9b      	subs	r3, r3, r2
 80029a0:	42ab      	cmp	r3, r5
 80029a2:	dcf0      	bgt.n	8002986 <_printf_i+0x1ea>
 80029a4:	e7e9      	b.n	800297a <_printf_i+0x1de>
 80029a6:	2500      	movs	r5, #0
 80029a8:	e7f7      	b.n	800299a <_printf_i+0x1fe>
 80029aa:	46c0      	nop			@ (mov r8, r8)
 80029ac:	08002b55 	.word	0x08002b55
 80029b0:	08002b66 	.word	0x08002b66

080029b4 <memmove>:
 80029b4:	b510      	push	{r4, lr}
 80029b6:	4288      	cmp	r0, r1
 80029b8:	d902      	bls.n	80029c0 <memmove+0xc>
 80029ba:	188b      	adds	r3, r1, r2
 80029bc:	4298      	cmp	r0, r3
 80029be:	d308      	bcc.n	80029d2 <memmove+0x1e>
 80029c0:	2300      	movs	r3, #0
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d007      	beq.n	80029d6 <memmove+0x22>
 80029c6:	5ccc      	ldrb	r4, [r1, r3]
 80029c8:	54c4      	strb	r4, [r0, r3]
 80029ca:	3301      	adds	r3, #1
 80029cc:	e7f9      	b.n	80029c2 <memmove+0xe>
 80029ce:	5c8b      	ldrb	r3, [r1, r2]
 80029d0:	5483      	strb	r3, [r0, r2]
 80029d2:	3a01      	subs	r2, #1
 80029d4:	d2fb      	bcs.n	80029ce <memmove+0x1a>
 80029d6:	bd10      	pop	{r4, pc}

080029d8 <_sbrk_r>:
 80029d8:	2300      	movs	r3, #0
 80029da:	b570      	push	{r4, r5, r6, lr}
 80029dc:	4d06      	ldr	r5, [pc, #24]	@ (80029f8 <_sbrk_r+0x20>)
 80029de:	0004      	movs	r4, r0
 80029e0:	0008      	movs	r0, r1
 80029e2:	602b      	str	r3, [r5, #0]
 80029e4:	f7ff fb5a 	bl	800209c <_sbrk>
 80029e8:	1c43      	adds	r3, r0, #1
 80029ea:	d103      	bne.n	80029f4 <_sbrk_r+0x1c>
 80029ec:	682b      	ldr	r3, [r5, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d000      	beq.n	80029f4 <_sbrk_r+0x1c>
 80029f2:	6023      	str	r3, [r4, #0]
 80029f4:	bd70      	pop	{r4, r5, r6, pc}
 80029f6:	46c0      	nop			@ (mov r8, r8)
 80029f8:	20000318 	.word	0x20000318

080029fc <memchr>:
 80029fc:	b2c9      	uxtb	r1, r1
 80029fe:	1882      	adds	r2, r0, r2
 8002a00:	4290      	cmp	r0, r2
 8002a02:	d101      	bne.n	8002a08 <memchr+0xc>
 8002a04:	2000      	movs	r0, #0
 8002a06:	4770      	bx	lr
 8002a08:	7803      	ldrb	r3, [r0, #0]
 8002a0a:	428b      	cmp	r3, r1
 8002a0c:	d0fb      	beq.n	8002a06 <memchr+0xa>
 8002a0e:	3001      	adds	r0, #1
 8002a10:	e7f6      	b.n	8002a00 <memchr+0x4>

08002a12 <memcpy>:
 8002a12:	2300      	movs	r3, #0
 8002a14:	b510      	push	{r4, lr}
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d100      	bne.n	8002a1c <memcpy+0xa>
 8002a1a:	bd10      	pop	{r4, pc}
 8002a1c:	5ccc      	ldrb	r4, [r1, r3]
 8002a1e:	54c4      	strb	r4, [r0, r3]
 8002a20:	3301      	adds	r3, #1
 8002a22:	e7f8      	b.n	8002a16 <memcpy+0x4>

08002a24 <_realloc_r>:
 8002a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a26:	0006      	movs	r6, r0
 8002a28:	000c      	movs	r4, r1
 8002a2a:	0015      	movs	r5, r2
 8002a2c:	2900      	cmp	r1, #0
 8002a2e:	d105      	bne.n	8002a3c <_realloc_r+0x18>
 8002a30:	0011      	movs	r1, r2
 8002a32:	f7ff fc4b 	bl	80022cc <_malloc_r>
 8002a36:	0004      	movs	r4, r0
 8002a38:	0020      	movs	r0, r4
 8002a3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002a3c:	2a00      	cmp	r2, #0
 8002a3e:	d103      	bne.n	8002a48 <_realloc_r+0x24>
 8002a40:	f7ff fbd8 	bl	80021f4 <_free_r>
 8002a44:	002c      	movs	r4, r5
 8002a46:	e7f7      	b.n	8002a38 <_realloc_r+0x14>
 8002a48:	f000 f81c 	bl	8002a84 <_malloc_usable_size_r>
 8002a4c:	0007      	movs	r7, r0
 8002a4e:	4285      	cmp	r5, r0
 8002a50:	d802      	bhi.n	8002a58 <_realloc_r+0x34>
 8002a52:	0843      	lsrs	r3, r0, #1
 8002a54:	42ab      	cmp	r3, r5
 8002a56:	d3ef      	bcc.n	8002a38 <_realloc_r+0x14>
 8002a58:	0029      	movs	r1, r5
 8002a5a:	0030      	movs	r0, r6
 8002a5c:	f7ff fc36 	bl	80022cc <_malloc_r>
 8002a60:	9001      	str	r0, [sp, #4]
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d101      	bne.n	8002a6a <_realloc_r+0x46>
 8002a66:	9c01      	ldr	r4, [sp, #4]
 8002a68:	e7e6      	b.n	8002a38 <_realloc_r+0x14>
 8002a6a:	002a      	movs	r2, r5
 8002a6c:	42bd      	cmp	r5, r7
 8002a6e:	d900      	bls.n	8002a72 <_realloc_r+0x4e>
 8002a70:	003a      	movs	r2, r7
 8002a72:	0021      	movs	r1, r4
 8002a74:	9801      	ldr	r0, [sp, #4]
 8002a76:	f7ff ffcc 	bl	8002a12 <memcpy>
 8002a7a:	0021      	movs	r1, r4
 8002a7c:	0030      	movs	r0, r6
 8002a7e:	f7ff fbb9 	bl	80021f4 <_free_r>
 8002a82:	e7f0      	b.n	8002a66 <_realloc_r+0x42>

08002a84 <_malloc_usable_size_r>:
 8002a84:	1f0b      	subs	r3, r1, #4
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	1f18      	subs	r0, r3, #4
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	da01      	bge.n	8002a92 <_malloc_usable_size_r+0xe>
 8002a8e:	580b      	ldr	r3, [r1, r0]
 8002a90:	18c0      	adds	r0, r0, r3
 8002a92:	4770      	bx	lr

08002a94 <_init>:
 8002a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a96:	46c0      	nop			@ (mov r8, r8)
 8002a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a9a:	bc08      	pop	{r3}
 8002a9c:	469e      	mov	lr, r3
 8002a9e:	4770      	bx	lr

08002aa0 <_fini>:
 8002aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aa2:	46c0      	nop			@ (mov r8, r8)
 8002aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aa6:	bc08      	pop	{r3}
 8002aa8:	469e      	mov	lr, r3
 8002aaa:	4770      	bx	lr
