$date
  Wed Oct 14 19:41:55 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_3_b_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ f $end
$scope module exercise $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$var reg 8 ) d[7:0] $end
$scope module decode1 $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$var reg 8 - d[7:0] $end
$var reg 3 . sel[2:0] $end
$upscope $end
$scope module fouror1 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 c $end
$var reg 1 2 d $end
$var reg 1 3 e $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
0$
X%
X&
X'
0(
b00000000 )
X*
X+
X,
b00000000 -
bXXX .
0/
00
01
02
03
#1000000
1!
1"
1#
1%
1&
1'
b10000000 )
1*
1+
1,
b10000000 -
b111 .
#2000000
0#
0'
b01000000 )
0,
b01000000 -
b110 .
#3000000
0"
1#
0&
1'
b00100000 )
0+
1,
b00100000 -
b101 .
#4000000
0#
1$
0'
1(
b00010000 )
0,
b00010000 -
b100 .
12
13
#5000000
0!
1"
1#
0%
1&
1'
b00001000 )
0*
1+
1,
b00001000 -
b011 .
11
02
#6000000
0#
0$
0'
0(
b00000100 )
0,
b00000100 -
b010 .
01
03
#7000000
0"
1#
1$
0&
1'
1(
b00000010 )
0+
1,
b00000010 -
b001 .
10
13
#8000000
0#
0'
b00000001 )
0,
b00000001 -
b000 .
1/
00
#9000000
