--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Apr 05 19:44:40 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            582 items scored, 397 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_14__i3  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_14__i19  (to OSCC_1 +)

   Delay:                   8.394ns  (35.2% logic, 64.8% route), 7 logic levels.

 Constraint Details:

      8.394ns data_path \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i19 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 3.576ns

 Path Details: \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_14__i3 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[3]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_adj_15
Route         1   e 0.620                                  \CNTRL/n6_adj_6
LUT4        ---     0.390              D to Z              \CNTRL/i4_4_lut_adj_16
Route         1   e 0.620                                  \CNTRL/n515
LUT4        ---     0.390              D to Z              \CNTRL/i102_4_lut
Route         1   e 0.620                                  \CNTRL/n16
LUT4        ---     0.390              C to Z              \CNTRL/i70_4_lut
Route         1   e 0.620                                  \CNTRL/n24
LUT4        ---     0.390              A to Z              \CNTRL/i1_4_lut_adj_18
Route         1   e 0.620                                  \CNTRL/n242
LUT4        ---     0.390              A to Z              \CNTRL/i2_4_lut
Route        20   e 1.338                                  \CNTRL/n60
                  --------
                    8.394  (35.2% logic, 64.8% route), 7 logic levels.


Error:  The following path violates requirements by 3.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_14__i3  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_14__i18  (to OSCC_1 +)

   Delay:                   8.394ns  (35.2% logic, 64.8% route), 7 logic levels.

 Constraint Details:

      8.394ns data_path \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i18 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 3.576ns

 Path Details: \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_14__i3 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[3]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_adj_15
Route         1   e 0.620                                  \CNTRL/n6_adj_6
LUT4        ---     0.390              D to Z              \CNTRL/i4_4_lut_adj_16
Route         1   e 0.620                                  \CNTRL/n515
LUT4        ---     0.390              D to Z              \CNTRL/i102_4_lut
Route         1   e 0.620                                  \CNTRL/n16
LUT4        ---     0.390              C to Z              \CNTRL/i70_4_lut
Route         1   e 0.620                                  \CNTRL/n24
LUT4        ---     0.390              A to Z              \CNTRL/i1_4_lut_adj_18
Route         1   e 0.620                                  \CNTRL/n242
LUT4        ---     0.390              A to Z              \CNTRL/i2_4_lut
Route        20   e 1.338                                  \CNTRL/n60
                  --------
                    8.394  (35.2% logic, 64.8% route), 7 logic levels.


Error:  The following path violates requirements by 3.576ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_14__i3  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_14__i17  (to OSCC_1 +)

   Delay:                   8.394ns  (35.2% logic, 64.8% route), 7 logic levels.

 Constraint Details:

      8.394ns data_path \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i17 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 3.576ns

 Path Details: \CNTRL/v_counter_14__i3 to \CNTRL/v_counter_14__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_14__i3 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[3]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_adj_15
Route         1   e 0.620                                  \CNTRL/n6_adj_6
LUT4        ---     0.390              D to Z              \CNTRL/i4_4_lut_adj_16
Route         1   e 0.620                                  \CNTRL/n515
LUT4        ---     0.390              D to Z              \CNTRL/i102_4_lut
Route         1   e 0.620                                  \CNTRL/n16
LUT4        ---     0.390              C to Z              \CNTRL/i70_4_lut
Route         1   e 0.620                                  \CNTRL/n24
LUT4        ---     0.390              A to Z              \CNTRL/i1_4_lut_adj_18
Route         1   e 0.620                                  \CNTRL/n242
LUT4        ---     0.390              A to Z              \CNTRL/i2_4_lut
Route        20   e 1.338                                  \CNTRL/n60
                  --------
                    8.394  (35.2% logic, 64.8% route), 7 logic levels.

Warning: 8.576 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     8.576 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CNTRL/n60                              |      20|     320|     80.60%
                                        |        |        |
\CNTRL/n242                             |       1|     320|     80.60%
                                        |        |        |
\CNTRL/n24                              |       1|     240|     60.45%
                                        |        |        |
\CNTRL/n16                              |       1|     160|     40.30%
                                        |        |        |
\CNTRL/n515                             |       1|     100|     25.19%
                                        |        |        |
\CNTRL/n4_adj_3                         |       1|      77|     19.40%
                                        |        |        |
\CNTRL/n20_adj_4                        |      11|      77|     19.40%
                                        |        |        |
\CNTRL/n577                             |       1|      55|     13.85%
                                        |        |        |
\CNTRL/n576                             |       2|      44|     11.08%
                                        |        |        |
\CNTRL/n6_adj_6                         |       1|      40|     10.08%
                                        |        |        |
\CNTRL/n241                             |       4|      40|     10.08%
                                        |        |        |
\CNTRL/n591                             |       2|      40|     10.08%
                                        |        |        |
\CNTRL/n678                             |       1|      40|     10.08%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 397  Score: 642644

Constraints cover  582 paths, 78 nets, and 168 connections (63.2% coverage)


Peak memory: 57937920 bytes, TRCE: 1929216 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
