
Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'register_N64_0'
  Processing 'carryLookAheadAdder64bit'
  Processing 'sequentialMultiplier'
  Processing 'TopModule'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'sequentialMultiplier_DW01_inc_0'
  Processing 'sequentialMultiplier_DW01_ash_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 5)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:02    2465.8      1.03      16.8     116.2                          
    0:00:03    2286.5      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2286.3      1.04      16.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    2286.3      1.04      16.4       0.0                          
    0:00:03    2519.8      0.62       7.5     417.4 M0/A_reg[63]/D           
    0:00:03    2562.6      0.54       5.7     486.3 M0/A_reg[63]/D           
    0:00:03    2572.5      0.49       4.8     486.3 M0/A_reg[63]/D           
    0:00:03    2573.3      0.48       4.6     486.3 M0/A_reg[63]/D           
    0:00:03    2578.6      0.47       4.4     486.3 M0/A_reg[63]/D           
    0:00:03    2583.4      0.44       4.0     486.3 M0/A_reg[63]/D           
    0:00:03    2586.3      0.43       3.7     486.3 M0/A_reg[63]/D           
    0:00:03    2587.1      0.42       3.6     486.3 M0/A_reg[63]/D           
    0:00:04    2593.2      0.41       3.5     486.3 M0/A_reg[63]/D           
    0:00:04    2595.6      0.41       3.4     486.3 M0/A_reg[63]/D           
    0:00:04    2691.1      0.22       1.4     649.0 M0/A_reg[63]/D           
    0:00:04    2694.3      0.20       1.3     649.0 M0/A_reg[63]/D           
    0:00:04    2695.4      0.20       1.3     649.0 M0/A_reg[63]/D           
    0:00:04    2705.0      0.15       0.8     649.0 M0/A_reg[63]/D           
    0:00:04    2713.2      0.09       0.4     649.0 M0/A_reg[63]/D           
    0:00:04    2790.6      0.00       0.0     788.7                          
    0:00:04    2790.6      0.00       0.0     788.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    2790.6      0.00       0.0     788.7                          
    0:00:04    2664.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    2664.3      0.00       0.0       0.0                          
    0:00:04    2664.3      0.00       0.0       0.0                          
    0:00:04    2664.3      0.00       0.0       0.0                          
    0:00:04    2619.8      0.15       0.7       0.0                          
    0:00:04    2617.2      0.15       0.7       0.0                          
    0:00:04    2615.3      0.15       0.7       0.0                          
    0:00:04    2614.8      0.15       0.7       0.0                          
    0:00:04    2614.2      0.15       0.7       0.0                          
    0:00:04    2614.2      0.15       0.7       0.0                          
    0:00:04    2616.1      0.13       0.6       0.0 M0/A_reg[63]/D           
    0:00:05    2628.1      0.03       0.1       0.0 M0/A_reg[63]/D           
    0:00:05    2632.6      0.00       0.0       0.0 M0/A_reg[63]/D           
    0:00:05    2632.6      0.00       0.0       0.0                          
    0:00:05    2632.6      0.00       0.0       0.0                          
    0:00:05    2632.6      0.00       0.0       0.0                          
    0:00:05    2350.9      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
    0:00:05    2349.8      0.00       0.0       0.0                          
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'

  Optimization Complete
  ---------------------
1
