// Seed: 3862939365
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wire id_7,
    input supply0 id_8
);
  logic id_10;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output logic id_2,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    output supply1 id_11
);
  always id_2 = @(-1) id_9;
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_11,
      id_5,
      id_6,
      id_11,
      id_11,
      id_1,
      id_6
  );
endmodule
