/home/usman/Documents/Xclerium/Design/src/FIR_filter.sv {2 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/FIR_filter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIR_filter
** Warning: /home/usman/Documents/Xclerium/Design/src/FIR_filter.sv(11): (vlog-13314) Defaulting port 'taps' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	FIR_filter

} {} {}} /home/usman/Documents/Xclerium/Design/src/convolution_datapath.sv {2 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/convolution_datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module convolution_datapath
** Warning: /home/usman/Documents/Xclerium/Design/src/convolution_datapath.sv(11): (vlog-13314) Defaulting port 'input_array' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/usman/Documents/Xclerium/Design/src/convolution_datapath.sv(12): (vlog-13314) Defaulting port 'kernel_array' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	convolution_datapath

} {} {}} /home/usman/Documents/Xclerium/Design/src/demux.sv {1 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/demux.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module demux

Top level modules:
	demux

} {} {}} /home/usman/Documents/Xclerium/Design/src/decimator.sv {1 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/decimator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decimator

Top level modules:
	decimator

} {} {}} /home/usman/Documents/Xclerium/Design/src/accumulator.sv {2 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/accumulator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module accumulator
** Warning: /home/usman/Documents/Xclerium/Design/src/accumulator.sv(12): (vlog-13314) Defaulting port 'array1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/usman/Documents/Xclerium/Design/src/accumulator.sv(13): (vlog-13314) Defaulting port 'array2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	accumulator

} {} {}} /home/usman/Documents/Xclerium/Design/src/convolution_stateMachine.sv {1 {vlog -work work -sv -stats=none /home/usman/Documents/Xclerium/Design/src/convolution_stateMachine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module convolution_stateMachine

Top level modules:
	convolution_stateMachine

} {} {}}
