# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE510_Hardware_Project.srcs/sources_1/imports/Lab8/Sev_Seg.vhd" \

# Do not sort compile order
nosort
