\hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y}{}\doxysection{Multimode -\/ Delay between two sampling phases}
\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y}\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaca7fe80515425c835d032e628eaaca9c}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+1\+CYCLE}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+1\+CYCLE\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf4d5d95ed3579ef2bde22d4cb05a2762}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+2\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+2\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga401c606a7ed66341e1c579a702a4d697}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+3\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+3\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gad8df1a57bc07a76a0f797757cfa5b776}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+4\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+4\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf809f893a5fb22f6003d7248e484a991}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+5\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga3d731370a25ed30d8c1dae716d14b8bf}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+6\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga630f7e758937ff7d1705ef4894227f08}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+7\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga4a36c5233614aa76e4d911677c26067b}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+8\+CYCLES)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga504d458d630d8517836cc71e759af58f}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+9\+CYCLES)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaca7fe80515425c835d032e628eaaca9c}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaca7fe80515425c835d032e628eaaca9c}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_1CYCLE@{ADC\_TWOSAMPLINGDELAY\_1CYCLE}}
\index{ADC\_TWOSAMPLINGDELAY\_1CYCLE@{ADC\_TWOSAMPLINGDELAY\_1CYCLE}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_1CYCLE}{ADC\_TWOSAMPLINGDELAY\_1CYCLE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+1\+CYCLE~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+1\+CYCLE\+\_\+5)}

ADC multimode delay between two sampling phases\+: 1 ADC clock cycle 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf4d5d95ed3579ef2bde22d4cb05a2762}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf4d5d95ed3579ef2bde22d4cb05a2762}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_2CYCLES@{ADC\_TWOSAMPLINGDELAY\_2CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_2CYCLES@{ADC\_TWOSAMPLINGDELAY\_2CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_2CYCLES}{ADC\_TWOSAMPLINGDELAY\_2CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+2\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+2\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 2 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga401c606a7ed66341e1c579a702a4d697}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga401c606a7ed66341e1c579a702a4d697}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_3CYCLES@{ADC\_TWOSAMPLINGDELAY\_3CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_3CYCLES@{ADC\_TWOSAMPLINGDELAY\_3CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_3CYCLES}{ADC\_TWOSAMPLINGDELAY\_3CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+3\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+3\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 3 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gad8df1a57bc07a76a0f797757cfa5b776}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gad8df1a57bc07a76a0f797757cfa5b776}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_4CYCLES@{ADC\_TWOSAMPLINGDELAY\_4CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_4CYCLES@{ADC\_TWOSAMPLINGDELAY\_4CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_4CYCLES}{ADC\_TWOSAMPLINGDELAY\_4CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+4\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+4\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 4 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf809f893a5fb22f6003d7248e484a991}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf809f893a5fb22f6003d7248e484a991}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_5CYCLES@{ADC\_TWOSAMPLINGDELAY\_5CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_5CYCLES@{ADC\_TWOSAMPLINGDELAY\_5CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_5CYCLES}{ADC\_TWOSAMPLINGDELAY\_5CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+5\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 5 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00345}{345}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga3d731370a25ed30d8c1dae716d14b8bf}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga3d731370a25ed30d8c1dae716d14b8bf}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_6CYCLES@{ADC\_TWOSAMPLINGDELAY\_6CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_6CYCLES@{ADC\_TWOSAMPLINGDELAY\_6CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_6CYCLES}{ADC\_TWOSAMPLINGDELAY\_6CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+6\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 6 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00346}{346}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga630f7e758937ff7d1705ef4894227f08}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga630f7e758937ff7d1705ef4894227f08}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_7CYCLES@{ADC\_TWOSAMPLINGDELAY\_7CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_7CYCLES@{ADC\_TWOSAMPLINGDELAY\_7CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_7CYCLES}{ADC\_TWOSAMPLINGDELAY\_7CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+7\+CYCLES\+\_\+5)}

ADC multimode delay between two sampling phases\+: 7 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00347}{347}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga4a36c5233614aa76e4d911677c26067b}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga4a36c5233614aa76e4d911677c26067b}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_8CYCLES@{ADC\_TWOSAMPLINGDELAY\_8CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_8CYCLES@{ADC\_TWOSAMPLINGDELAY\_8CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_8CYCLES}{ADC\_TWOSAMPLINGDELAY\_8CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+8\+CYCLES)}

ADC multimode delay between two sampling phases\+: 8 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00348}{348}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga504d458d630d8517836cc71e759af58f}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga504d458d630d8517836cc71e759af58f}} 
\index{Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}!ADC\_TWOSAMPLINGDELAY\_9CYCLES@{ADC\_TWOSAMPLINGDELAY\_9CYCLES}}
\index{ADC\_TWOSAMPLINGDELAY\_9CYCLES@{ADC\_TWOSAMPLINGDELAY\_9CYCLES}!Multimode -\/ Delay between two sampling phases@{Multimode -\/ Delay between two sampling phases}}
\doxysubsubsection{\texorpdfstring{ADC\_TWOSAMPLINGDELAY\_9CYCLES}{ADC\_TWOSAMPLINGDELAY\_9CYCLES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+9\+CYCLES)}

ADC multimode delay between two sampling phases\+: 9 ADC clock cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00349}{349}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

