// Seed: 305757143
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  parameter id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3,
    output tri   id_4
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
  assign module_0.id_1 = 0;
  logic id_5 = 1;
endmodule
