@W: MT529 :"c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd":19:0:19:1|Found inferred clock andOr|cz_inferred_clock which controls 8 sequential elements including ff0.tmp_cl. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
