library (example_tt_0.3_25) {
  /* Models written by Liberate dev from Cadence Design Systems, Inc. on Sat May 22 18:55:51 IST 2021 */
  comment : "";
  date : "$Date: Sat May 22 18:55:44 2021 $";
  revision : "1.0";
  delay_model : table_lookup;
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  voltage_map (vdd, 0.3);
  voltage_map (gnd, 0);
  voltage_map (VSS, 0);
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 1000;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 0.3;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 20;
  slew_lower_threshold_pct_rise : 20;
  slew_upper_threshold_pct_fall : 80;
  slew_upper_threshold_pct_rise : 80;
  operating_conditions (tt_0.3_25) {
    process : 1;
    temperature : 25;
    voltage : 0.3;
  }
  default_operating_conditions : tt_0.3_25;
  lu_table_template (waveform_template_name) {
    variable_1 : input_net_transition;
    variable_2 : normalized_voltage;
    index_1 ("0, 1, 2, 3, 4");
    index_2 ("0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16");
  }
  normalized_driver_waveform (waveform_template_name) {
    driver_waveform_name : "PreDriver20.5:rise";
    index_1 ("1000");
    index_2 ("0, 0.05, 0.0543201, 0.126015, 0.2, 0.28178, 0.362839, 0.442588, 0.515655, 0.587655, 0.658428, 0.727955, 0.8, 0.849933, 0.897636, 0.949849, 1");
    values ( \
      "0, 166.667, 175, 250, 333.333, 433.333, 541.667, 658.333, 775, 900, 1033.33, 1175, 1333.33, 1450, 1566.67, 1700, 1833.33" \
    );
  }
  normalized_driver_waveform (waveform_template_name) {
    driver_waveform_name : "PreDriver20.5:fall";
    index_1 ("1000");
    index_2 ("0, 0.05, 0.0543201, 0.126015, 0.2, 0.28178, 0.362839, 0.442588, 0.515655, 0.587655, 0.658428, 0.727955, 0.8, 0.849933, 0.897636, 0.949849, 1");
    values ( \
      "0, 166.667, 175, 250, 333.333, 433.333, 541.667, 658.333, 775, 900, 1033.33, 1175, 1333.33, 1450, 1566.67, 1700, 1833.33" \
    );
  }
  normalized_driver_waveform (waveform_template_name) {
    index_1 ("1000");
    index_2 ("0, 0.05, 0.0543201, 0.126015, 0.2, 0.28178, 0.362839, 0.442588, 0.515655, 0.587655, 0.658428, 0.727955, 0.8, 0.849933, 0.897636, 0.949849, 1");
    values ( \
      "0, 166.667, 175, 250, 333.333, 433.333, 541.667, 658.333, 775, 900, 1033.33, 1175, 1333.33, 1450, 1566.67, 1700, 1833.33" \
    );
  }
  cell (AND2X1) {
    area : 0;
    cell_leakage_power : 0.00564628;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (gnd) {
      pg_type : primary_ground;
      voltage_name : "gnd";
    }
    leakage_power () {
      value : 0.0100791;
      when : "(a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00443662;
      when : "(a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00452635;
      when : "(!a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00354309;
      when : "(!a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00564628;
      related_pg_pin : vdd;
    }
    pin (y) {
      direction : output;
      function : "(a * b)";
      power_down_function : "(!vdd) + (gnd)";
      related_power_pin : vdd;
    }
    pin (a) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00728023;
      rise_capacitance : 0.00728023;
      rise_capacitance_range (0.00728023, 0.00728023);
      fall_capacitance : 0.00716565;
      fall_capacitance_range (0.00716565, 0.00716565);
    }
    pin (b) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00783747;
      rise_capacitance : 0.00783747;
      rise_capacitance_range (0.00783747, 0.00783747);
      fall_capacitance : 0.00761828;
      fall_capacitance_range (0.00761828, 0.00761828);
    }
  }
  cell (INVX1) {
    area : 0;
    cell_leakage_power : 0.00359927;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (gnd) {
      pg_type : primary_ground;
      voltage_name : "gnd";
    }
    leakage_power () {
      value : 0.00286424;
      when : "a";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00433431;
      when : "!a";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00359927;
      related_pg_pin : vdd;
    }
    pin (y) {
      direction : output;
      function : "!a";
      power_down_function : "(!vdd) + (gnd)";
      related_power_pin : vdd;
    }
    pin (a) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00663514;
      rise_capacitance : 0.00663514;
      rise_capacitance_range (0.00663514, 0.00663514);
      fall_capacitance : 0.00662719;
      fall_capacitance_range (0.00662719, 0.00662719);
    }
  }
  cell (NAND2X1) {
    area : 0;
    cell_leakage_power : 0.00240783;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (gnd) {
      pg_type : primary_ground;
      voltage_name : "gnd";
    }
    leakage_power () {
      value : 0.00572827;
      when : "(a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00156876;
      when : "(a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00165843;
      when : "(!a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.000675847;
      when : "(!a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00240783;
      related_pg_pin : vdd;
    }
    pin (y) {
      direction : output;
      function : "(!a) + (!b)";
      power_down_function : "(!vdd) + (gnd)";
      related_power_pin : vdd;
    }
    pin (a) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.0080655;
      rise_capacitance : 0.0080655;
      rise_capacitance_range (0.0080655, 0.0080655);
      fall_capacitance : 0.00804425;
      fall_capacitance_range (0.00804425, 0.00804425);
    }
    pin (b) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00809862;
      rise_capacitance : 0.00809862;
      rise_capacitance_range (0.00809862, 0.00809862);
      fall_capacitance : 0.00794492;
      fall_capacitance_range (0.00794492, 0.00794492);
    }
  }
  cell (NOR2X1) {
    area : 0;
    cell_leakage_power : 0.00558541;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (gnd) {
      pg_type : primary_ground;
      voltage_name : "gnd";
    }
    leakage_power () {
      value : 0.00254415;
      when : "(a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00538479;
      when : "(a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00572432;
      when : "(!a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00868838;
      when : "(!a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00558541;
      related_pg_pin : vdd;
    }
    pin (y) {
      direction : output;
      function : "(!a * !b)";
      power_down_function : "(!vdd) + (gnd)";
      related_power_pin : vdd;
    }
    pin (a) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.010154;
      rise_capacitance : 0.00971851;
      rise_capacitance_range (0.00971851, 0.00971851);
      fall_capacitance : 0.010154;
      fall_capacitance_range (0.010154, 0.010154);
    }
    pin (b) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00990435;
      rise_capacitance : 0.00990435;
      rise_capacitance_range (0.00990435, 0.00990435);
      fall_capacitance : 0.00958447;
      fall_capacitance_range (0.00958447, 0.00958447);
    }
  }
  cell (OR2X1) {
    area : 0;
    cell_leakage_power : 0.00956205;
    pg_pin (vdd) {
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (gnd) {
      pg_type : primary_ground;
      voltage_name : "gnd";
    }
    leakage_power () {
      value : 0.006889;
      when : "(a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00973124;
      when : "(a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.0100709;
      when : "(!a * b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.011557;
      when : "(!a * !b)";
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0.00956205;
      related_pg_pin : vdd;
    }
    pin (y) {
      direction : output;
      function : "(a) + (b)";
      power_down_function : "(!vdd) + (gnd)";
      related_power_pin : vdd;
    }
    pin (a) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.0100319;
      rise_capacitance : 0.0095912;
      rise_capacitance_range (0.0095912, 0.0095912);
      fall_capacitance : 0.0100319;
      fall_capacitance_range (0.0100319, 0.0100319);
    }
    pin (b) {
      driver_waveform_fall : "PreDriver20.5:fall";
      driver_waveform_rise : "PreDriver20.5:rise";
      direction : input;
      related_power_pin : vdd;
      capacitance : 0.00963679;
      rise_capacitance : 0.00963679;
      rise_capacitance_range (0.00963679, 0.00963679);
      fall_capacitance : 0.00932172;
      fall_capacitance_range (0.00932172, 0.00932172);
    }
  }
}
