// Seed: 3517353980
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri id_9,
    input wand id_10,
    input wor id_11,
    input tri1 id_12,
    output supply1 id_13,
    output uwire id_14,
    input wand id_15,
    input tri0 id_16,
    output uwire id_17,
    output tri0 id_18,
    input supply1 id_19,
    input wor id_20,
    input tri id_21,
    output tri0 id_22,
    input wand id_23,
    input tri id_24
);
  wire id_26;
  assign module_1.id_3 = 0;
  wire id_27;
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_8 = 32'd52
) (
    input tri id_0,
    input wor _id_1,
    input supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand _id_8,
    output tri0 id_9
);
  logic [id_1 : ~  id_8] id_11;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_9,
      id_4,
      id_3,
      id_9,
      id_6,
      id_4,
      id_2,
      id_6,
      id_0,
      id_5,
      id_4,
      id_9,
      id_0,
      id_2,
      id_4,
      id_9,
      id_5,
      id_2,
      id_2,
      id_4,
      id_5,
      id_2
  );
  assign id_8 = id_5;
endmodule
