<dec f='include/llvm-6.0/llvm/ADT/Triple.h' l='69' type='21'/>
<doc f='include/llvm-6.0/llvm/ADT/Triple.h' l='69'>// RISC-V (32-bit): riscv32</doc>
