// Seed: 997075618
module module_0;
  tri1 id_1;
  module_2();
  assign id_1 = 1 - id_1 | id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output supply0 id_2
);
  wire id_4;
  supply0 id_5;
  always @(*) begin
    if (id_0) id_1 = 1;
    id_5 = 1;
  end
  module_0();
  wire id_6;
endmodule
module module_2;
  wor id_1 = "" & 1;
endmodule
module module_3 (
    output tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    output wand id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    output wire id_12,
    input wor id_13
    , id_17, id_18,
    output wire id_14,
    output wire id_15
);
  tri1 id_19 = 1;
  module_2();
endmodule
