transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}

vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb

add wave sim:/finalproj_tb/clk sim:/finalproj_tb/test_vector_sram sim:/finalproj_tb/temp sim:/finalproj_tb/error_count sim:/finalproj_tb/toplevel/gray/valid_png_idxB sim:/finalproj_tb/toplevel/gray/valid_png_idxA sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_b sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_b sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_a sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_a sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/control0/store_sram sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/control0/png_counter_en sim:/finalproj_tb/toplevel/gray/control0/pixel_traversal_rst sim:/finalproj_tb/toplevel/gray/control0/load_sram_logic sim:/finalproj_tb/toplevel/gray/control0/load_sram sim:/finalproj_tb/toplevel/gray/control0/full_png_idx sim:/finalproj_tb/toplevel/gray/control0/dither_rst sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/next_state sim:/finalproj_tb/toplevel/gray/png_quant_div_16 sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/toplevel/gray/external_SPI_data sim:/finalproj_tb/toplevel/gray/sram_out_test sim:/finalproj_tb/toplevel/gray/sram_out_stream sim:/finalproj_tb/toplevel/gray/count 

run 60000 ns

radix -hexadecimal

configure wave -signalnamewidth 1

