# FIR-Implementation-in-FPGA---Verilog--Vivado
This repository contains Verilog, Vivado, and FPGA files that implement the Finite Impulse Response Filter (FIR Filter) in Verilog and Vivado.
