--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 11.267 ns
From           : reset
To             : div:DIV|high[26]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.220 ns
From           : control:ctrl|iord[1]
To             : mem_adress_in[15]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.553 ns
From           : reset
To             : div:DIV|divisor[48]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 45.87 MHz ( period = 21.802 ns )
From           : control:ctrl|alusrcb[1]
To             : control:ctrl|nextState[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:ctrl|state[4]
To             : control:ctrl|nextState[2]
From Clock     : clk
To Clock       : clk
Failed Paths   : 517

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 517

--------------------------------------------------------------------------------------

