

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Oct  2 00:14:05 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 10" [fir.c:73]   --->   Operation 9 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:73]   --->   Operation 10 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 11 [1/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:73]   --->   Operation 11 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i32 %c, i64 0, i64 9" [fir.c:73]   --->   Operation 12 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.73ns)   --->   "%c_load_1 = load i4 %c_addr_1" [fir.c:73]   --->   Operation 13 'load' 'c_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr i32 %c, i64 0, i64 8" [fir.c:73]   --->   Operation 14 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.73ns)   --->   "%c_load_2 = load i4 %c_addr_2" [fir.c:73]   --->   Operation 15 'load' 'c_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%data = load i32 %shift_reg_9" [fir.c:70]   --->   Operation 16 'load' 'data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (3.90ns)   --->   "%acc = mul i32 %c_load, i32 %data" [fir.c:73]   --->   Operation 17 'mul' 'acc' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%data_1 = load i32 %shift_reg_8" [fir.c:70]   --->   Operation 18 'load' 'data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_1, i32 %shift_reg_9" [fir.c:70]   --->   Operation 19 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.73ns)   --->   "%c_load_1 = load i4 %c_addr_1" [fir.c:73]   --->   Operation 20 'load' 'c_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 21 [1/1] (3.90ns)   --->   "%mul_ln73 = mul i32 %c_load_1, i32 %data_1" [fir.c:73]   --->   Operation 21 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/2] (0.73ns)   --->   "%c_load_2 = load i4 %c_addr_2" [fir.c:73]   --->   Operation 22 'load' 'c_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i32 %c, i64 0, i64 7" [fir.c:73]   --->   Operation 23 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.73ns)   --->   "%c_load_3 = load i4 %c_addr_3" [fir.c:73]   --->   Operation 24 'load' 'c_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr i32 %c, i64 0, i64 6" [fir.c:73]   --->   Operation 25 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.73ns)   --->   "%c_load_4 = load i4 %c_addr_4" [fir.c:73]   --->   Operation 26 'load' 'c_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%add_ln73 = add i32 %mul_ln73, i32 %acc" [fir.c:73]   --->   Operation 27 'add' 'add_ln73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%data_2 = load i32 %shift_reg_7" [fir.c:70]   --->   Operation 28 'load' 'data_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_2, i32 %shift_reg_8" [fir.c:70]   --->   Operation 29 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.90ns)   --->   "%mul_ln73_1 = mul i32 %c_load_2, i32 %data_2" [fir.c:73]   --->   Operation 30 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%data_3 = load i32 %shift_reg_6" [fir.c:70]   --->   Operation 31 'load' 'data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_3, i32 %shift_reg_7" [fir.c:70]   --->   Operation 32 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.73ns)   --->   "%c_load_3 = load i4 %c_addr_3" [fir.c:73]   --->   Operation 33 'load' 'c_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 34 [1/1] (3.90ns)   --->   "%mul_ln73_2 = mul i32 %c_load_3, i32 %data_3" [fir.c:73]   --->   Operation 34 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%data_4 = load i32 %shift_reg_5" [fir.c:70]   --->   Operation 35 'load' 'data_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_4, i32 %shift_reg_6" [fir.c:70]   --->   Operation 36 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.73ns)   --->   "%c_load_4 = load i4 %c_addr_4" [fir.c:73]   --->   Operation 37 'load' 'c_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 38 [1/1] (3.90ns)   --->   "%mul_ln73_3 = mul i32 %c_load_4, i32 %data_4" [fir.c:73]   --->   Operation 38 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr i32 %c, i64 0, i64 5" [fir.c:73]   --->   Operation 39 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.73ns)   --->   "%c_load_5 = load i4 %c_addr_5" [fir.c:73]   --->   Operation 40 'load' 'c_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr i32 %c, i64 0, i64 4" [fir.c:73]   --->   Operation 41 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.73ns)   --->   "%c_load_6 = load i4 %c_addr_6" [fir.c:73]   --->   Operation 42 'load' 'c_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_1 = add i32 %mul_ln73_2, i32 %mul_ln73_3" [fir.c:73]   --->   Operation 43 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_2 = add i32 %add_ln73_1, i32 %mul_ln73_1" [fir.c:73]   --->   Operation 44 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 45 [1/2] (0.73ns)   --->   "%c_load_5 = load i4 %c_addr_5" [fir.c:73]   --->   Operation 45 'load' 'c_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 46 [1/2] (0.73ns)   --->   "%c_load_6 = load i4 %c_addr_6" [fir.c:73]   --->   Operation 46 'load' 'c_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr i32 %c, i64 0, i64 3" [fir.c:73]   --->   Operation 47 'getelementptr' 'c_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (0.73ns)   --->   "%c_load_7 = load i4 %c_addr_7" [fir.c:73]   --->   Operation 48 'load' 'c_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr i32 %c, i64 0, i64 2" [fir.c:73]   --->   Operation 49 'getelementptr' 'c_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.73ns)   --->   "%c_load_8 = load i4 %c_addr_8" [fir.c:73]   --->   Operation 50 'load' 'c_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%data_5 = load i32 %shift_reg_4" [fir.c:70]   --->   Operation 51 'load' 'data_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_5, i32 %shift_reg_5" [fir.c:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (3.90ns)   --->   "%mul_ln73_4 = mul i32 %c_load_5, i32 %data_5" [fir.c:73]   --->   Operation 53 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%data_6 = load i32 %shift_reg_3" [fir.c:70]   --->   Operation 54 'load' 'data_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_6, i32 %shift_reg_4" [fir.c:70]   --->   Operation 55 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.90ns)   --->   "%mul_ln73_5 = mul i32 %c_load_6, i32 %data_6" [fir.c:73]   --->   Operation 56 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%data_7 = load i32 %shift_reg_2" [fir.c:70]   --->   Operation 57 'load' 'data_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_7, i32 %shift_reg_3" [fir.c:70]   --->   Operation 58 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.73ns)   --->   "%c_load_7 = load i4 %c_addr_7" [fir.c:73]   --->   Operation 59 'load' 'c_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 60 [1/1] (3.90ns)   --->   "%mul_ln73_6 = mul i32 %c_load_7, i32 %data_7" [fir.c:73]   --->   Operation 60 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (0.73ns)   --->   "%c_load_8 = load i4 %c_addr_8" [fir.c:73]   --->   Operation 61 'load' 'c_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr i32 %c, i64 0, i64 1" [fir.c:73]   --->   Operation 62 'getelementptr' 'c_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (0.73ns)   --->   "%c_load_9 = load i4 %c_addr_9" [fir.c:73]   --->   Operation 63 'load' 'c_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr i32 %c, i64 0, i64 0" [fir.c:73]   --->   Operation 64 'getelementptr' 'c_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.73ns)   --->   "%c_load_10 = load i4 %c_addr_10" [fir.c:73]   --->   Operation 65 'load' 'c_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln73_4 = add i32 %mul_ln73_5, i32 %mul_ln73_6" [fir.c:73]   --->   Operation 66 'add' 'add_ln73_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %x" [fir.c:49]   --->   Operation 67 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%data_8 = load i32 %shift_reg_1" [fir.c:70]   --->   Operation 68 'load' 'data_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_8, i32 %shift_reg_2" [fir.c:70]   --->   Operation 69 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (3.90ns)   --->   "%mul_ln73_7 = mul i32 %c_load_8, i32 %data_8" [fir.c:73]   --->   Operation 70 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_9 = load i32 %shift_reg_0" [fir.c:70]   --->   Operation 71 'load' 'data_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_9, i32 %shift_reg_1" [fir.c:70]   --->   Operation 72 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/2] (0.73ns)   --->   "%c_load_9 = load i4 %c_addr_9" [fir.c:73]   --->   Operation 73 'load' 'c_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 74 [1/1] (3.90ns)   --->   "%mul_ln73_8 = mul i32 %c_load_9, i32 %data_9" [fir.c:73]   --->   Operation 74 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln67 = store i32 %x_read, i32 %shift_reg_0" [fir.c:67]   --->   Operation 75 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/2] (0.73ns)   --->   "%c_load_10 = load i4 %c_addr_10" [fir.c:73]   --->   Operation 76 'load' 'c_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 77 [1/1] (3.90ns)   --->   "%mul_ln73_9 = mul i32 %c_load_10, i32 %x_read" [fir.c:73]   --->   Operation 77 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_5 = add i32 %add_ln73_4, i32 %mul_ln73_4" [fir.c:73]   --->   Operation 78 'add' 'add_ln73_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_6 = add i32 %mul_ln73_8, i32 %mul_ln73_9" [fir.c:73]   --->   Operation 79 'add' 'add_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_7 = add i32 %add_ln73_6, i32 %mul_ln73_7" [fir.c:73]   --->   Operation 80 'add' 'add_ln73_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_8 = add i32 %add_ln73_7, i32 %add_ln73_5" [fir.c:73]   --->   Operation 81 'add' 'add_ln73_8' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.90>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_3 = add i32 %add_ln73_2, i32 %add_ln73" [fir.c:73]   --->   Operation 89 'add' 'add_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%acc_1 = add i32 %add_ln73_8, i32 %add_ln73_3" [fir.c:73]   --->   Operation 90 'add' 'acc_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %y, i32 %acc_1" [fir.c:75]   --->   Operation 91 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [fir.c:76]   --->   Operation 92 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('c_addr', fir.c:73) [23]  (0 ns)
	'load' operation ('c_load', fir.c:73) on array 'c' [24]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('c_load', fir.c:73) on array 'c' [24]  (0.73 ns)

 <State 3>: 5.77ns
The critical path consists of the following:
	'load' operation ('c_load_1', fir.c:73) on array 'c' [29]  (0.73 ns)
	'mul' operation ('mul_ln73', fir.c:73) [30]  (3.9 ns)
	'add' operation ('add_ln73', fir.c:73) [75]  (1.14 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('c_load_3', fir.c:73) on array 'c' [39]  (0.73 ns)
	'mul' operation ('mul_ln73_2', fir.c:73) [40]  (3.9 ns)
	'add' operation ('add_ln73_1', fir.c:73) [76]  (0 ns)
	'add' operation ('add_ln73_2', fir.c:73) [77]  (0.907 ns)

 <State 5>: 0.73ns
The critical path consists of the following:
	'load' operation ('c_load_5', fir.c:73) on array 'c' [49]  (0.73 ns)

 <State 6>: 5.77ns
The critical path consists of the following:
	'load' operation ('c_load_7', fir.c:73) on array 'c' [59]  (0.73 ns)
	'mul' operation ('mul_ln73_6', fir.c:73) [60]  (3.9 ns)
	'add' operation ('add_ln73_4', fir.c:73) [79]  (1.14 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'load' operation ('c_load_9', fir.c:73) on array 'c' [69]  (0.73 ns)
	'mul' operation ('mul_ln73_8', fir.c:73) [70]  (3.9 ns)
	'add' operation ('add_ln73_6', fir.c:73) [81]  (0 ns)
	'add' operation ('add_ln73_7', fir.c:73) [82]  (0.907 ns)
	'add' operation ('add_ln73_8', fir.c:73) [83]  (0.907 ns)

 <State 8>: 0.907ns
The critical path consists of the following:
	'add' operation ('add_ln73_3', fir.c:73) [78]  (0 ns)
	'add' operation ('acc', fir.c:73) [84]  (0.907 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
