Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Aug  8 19:01:01 2020
| Host             : DESKTOP-LDUC694 running 64-bit major release  (build 9200)
| Command          : report_power -file aes_wrapper_power_routed.rpt -pb aes_wrapper_power_summary_routed.pb -rpx aes_wrapper_power_routed.rpx
| Design           : aes_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.429        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.319        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.1         |
| Junction Temperature (C) | 29.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.197 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |    26799 |       --- |             --- |
|   LUT as Logic          |    <0.001 |    14805 |     53200 |           27.83 |
|   Register              |    <0.001 |     8581 |    106400 |            8.06 |
|   Others                |     0.000 |       64 |       --- |             --- |
|   LUT as Shift Register |     0.000 |     1158 |     17400 |            6.66 |
|   F7/F8 Muxes           |     0.000 |     1280 |     53200 |            2.41 |
| Signals                 |    <0.001 |    19423 |       --- |             --- |
| MMCM                    |     0.122 |        1 |         4 |           25.00 |
| I/O                     |    <0.001 |        3 |       200 |            1.50 |
| Static Power            |     0.109 |          |           |                 |
| Total                   |     0.429 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.206 |       0.198 |      0.009 |
| Vccaux    |       1.800 |     0.079 |       0.067 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------+----------------------------+-----------------+
| Clock            | Domain                     | Constraint (ns) |
+------------------+----------------------------+-----------------+
| clk              | clk                        |            10.0 |
| clk_out1_clk_wiz | cw_i/inst/clk_out1_clk_wiz |             3.1 |
| clkfbout_clk_wiz | cw_i/inst/clkfbout_clk_wiz |            40.0 |
+------------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| aes_wrapper    |     0.319 |
|   aes_engine_i |     0.191 |
|     bd1        |     0.010 |
|     bd10       |     0.009 |
|     bd2        |     0.010 |
|     bd3        |     0.010 |
|     bd4        |     0.010 |
|     bd5        |     0.010 |
|     bd6        |     0.010 |
|     bd7        |     0.010 |
|     bd8        |     0.010 |
|     bd9        |     0.010 |
|     sak1       |     0.003 |
|     sak2       |     0.003 |
|     sak3       |     0.003 |
|     sak4       |     0.003 |
|     sak5       |     0.003 |
|     sak6       |     0.003 |
|     sak7       |     0.003 |
|     sak8       |     0.003 |
|     sak9       |     0.003 |
|     sk1        |     0.007 |
|     sk10       |     0.001 |
|     sk2        |     0.007 |
|     sk3        |     0.007 |
|     sk4        |     0.007 |
|     sk5        |     0.007 |
|     sk6        |     0.007 |
|     sk7        |     0.007 |
|     sk8        |     0.007 |
|     sk9        |     0.007 |
|     tait10     |     0.005 |
|   cw_i         |     0.122 |
|     inst       |     0.122 |
+----------------+-----------+


