;R3存放待测数，R2记录连续1的个数，同时作为输出端,R1存放-3，R4作为加法存放寄存器
	;initialization
0011 0000 0000 0000;orig
0101 010 010 100000;R2<-0
0101 001 001 100000;R1<-0
0001 001 001 111101;R1<--3
0010 011 011111100;R3<-X3100
	;check R3, check module
0001 011 011 100000;R3 = R3 + 0, to set nzp.
0000 010 000001001;if R3 is 0, jump to end and set R2 to 0.
0000 001 000000101;if R3 is positive,jump to R3 > 0.
	;R3 < 0
0001 011 011 000011;R3 = R3 + R3, shift left one bit
0001 010 010 100001;R2<- R2 + 1
0001 100 001 000010;R4 = R2 + R1
0000 010 000000110;if R4 = 0,end and set R2 to 1
0000 111 111111000;loop
	;R3 > 0
0101 010 010 100000;R2<-0
0001 011 011 000011;R3 = R3 + R3, shift left one bit
0000 111 111110101;loop
	;set R2 to 0
0101 010 010 100000;R2<-0
1111 0000 00100101;halt
	;set R2 to 1
0101 010 010 100000;R2<-0
0001 010 010 100001;R2<-1
1111 0000 00100101;halt