

================================================================
== Vivado HLS Report for 'weight_load'
================================================================
* Date:           Thu Nov  5 03:54:02 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.514|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_weight_load_conv_wei_fu_522  |weight_load_conv_wei  |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_bias_wri_fu_531  |weight_load_bias_wri  |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_bias_wri_fu_542  |weight_load_bias_wri  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+
        |                                                     |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1                                             |    ?|     ?|         ?|          -|          -|         ?|    no    |
        | + Loop 1.1                                          |    4|     4|         1|          1|          1|         4|    yes   |
        | + memcpy.beta_conv_burst_buf.V.addr.global_bias.V   |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.beta_conv_burst_buf.V.addr.global_bias.V   |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.gamma_conv_burst_buf.V.addr.global_bias.V  |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.weight_burst_buf2.V.addr.global_weight.V   |    ?|     ?|         3|          1|          1|         ?|    yes   |
        | + memcpy.weight_burst_buf2.V.addr.global_weight.V   |    ?|     ?|         3|          1|          1|         ?|    yes   |
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 111
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 36 37 38 }
  Pipeline-1 : II = 1, D = 3, States = { 48 49 50 }
  Pipeline-2 : II = 1, D = 1, States = { 53 }
  Pipeline-3 : II = 1, D = 3, States = { 62 63 64 }
  Pipeline-4 : II = 1, D = 3, States = { 90 91 92 }
  Pipeline-5 : II = 1, D = 3, States = { 104 105 106 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!done_i_i & layer_start_i_i)
	15  / (!done_i_i & !layer_start_i_i)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	52  / (bias_en)
	27  / (!bias_en & norm_conv_en)
	51  / (!bias_en & !norm_conv_en)
27 --> 
	28  / (!tmp_25_i_i)
	51  / (tmp_25_i_i)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	39  / (exitcond1_i_i)
	37  / (!exitcond1_i_i)
37 --> 
	38  / true
38 --> 
	36  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	51  / (exitcond3_i_i)
	49  / (!exitcond3_i_i)
49 --> 
	50  / true
50 --> 
	48  / true
51 --> 
	66  / (tmp)
	107  / (!tmp)
52 --> 
	65  / (tmp_23_i_i)
	53  / (!tmp_23_i_i)
53 --> 
	54  / (exitcond_i_i)
	53  / (!exitcond_i_i)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	65  / (exitcond2_i_i)
	63  / (!exitcond2_i_i)
63 --> 
	64  / true
64 --> 
	62  / true
65 --> 
	51  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	94  / (tmp_40_i_i)
	81  / (!tmp_40_i_i & tmp_47_i_i)
	93  / (!tmp_40_i_i & !tmp_47_i_i)
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	93  / (exitcond5_i_i)
	91  / (!exitcond5_i_i)
91 --> 
	92  / true
92 --> 
	90  / true
93 --> 
	107  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	107  / (exitcond4_i_i)
	105  / (!exitcond4_i_i)
105 --> 
	106  / true
106 --> 
	104  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V = alloca i192"   --->   Operation 112 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i192"   --->   Operation 113 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_2 = alloca i192"   --->   Operation 114 'alloca' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V_3 = alloca i192"   --->   Operation 115 'alloca' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (2.26ns)   --->   "%weight_burst_buf2_V = alloca [2304 x i512], align 8" [kernel.cpp:1682->kernel.cpp:5713]   --->   Operation 116 'alloca' 'weight_burst_buf2_V' <Predicate = true> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_1 : Operation 117 [1/1] (2.26ns)   --->   "%beta_conv_burst_buf_s = alloca [4 x i512], align 8" [kernel.cpp:1686->kernel.cpp:5713]   --->   Operation 117 'alloca' 'beta_conv_burst_buf_s' <Predicate = true> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_1 : Operation 118 [1/1] (2.26ns)   --->   "%gamma_conv_burst_buf = alloca [4 x i512], align 8" [kernel.cpp:1687->kernel.cpp:5713]   --->   Operation 118 'alloca' 'gamma_conv_burst_buf' <Predicate = true> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_1 : Operation 119 [1/1] (1.31ns)   --->   "%global_weight_V_offs = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_weight_V_offset)"   --->   Operation 119 'read' 'global_weight_V_offs' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 120 [1/1] (1.31ns)   --->   "%global_bias_V_offset_1 = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_bias_V_offset)"   --->   Operation 120 'read' 'global_bias_V_offset_1' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 121 [1/1] (1.31ns)   --->   "%tmp_V_4 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1704->kernel.cpp:5713]   --->   Operation 121 'read' 'tmp_V_4' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 122 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_4)" [kernel.cpp:1705->kernel.cpp:5713]   --->   Operation 122 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 123 [1/1] (0.85ns)   --->   "store i192 %tmp_V_4, i192* %tmp_V_3" [kernel.cpp:1704->kernel.cpp:5713]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 124 [1/1] (1.31ns)   --->   "%tmp_V_5 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1706->kernel.cpp:5713]   --->   Operation 124 'read' 'tmp_V_5' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 125 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_5)" [kernel.cpp:1707->kernel.cpp:5713]   --->   Operation 125 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 126 [1/1] (0.85ns)   --->   "store i192 %tmp_V_5, i192* %tmp_V_2" [kernel.cpp:1706->kernel.cpp:5713]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 127 [1/1] (1.31ns)   --->   "%tmp_V_6 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1708->kernel.cpp:5713]   --->   Operation 127 'read' 'tmp_V_6' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 128 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_6)" [kernel.cpp:1709->kernel.cpp:5713]   --->   Operation 128 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 129 [1/1] (0.85ns)   --->   "store i192 %tmp_V_6, i192* %tmp_V_1" [kernel.cpp:1708->kernel.cpp:5713]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 130 [1/1] (1.31ns)   --->   "%tmp_V_9 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1710->kernel.cpp:5713]   --->   Operation 130 'read' 'tmp_V_9' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 131 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_9)" [kernel.cpp:1711->kernel.cpp:5713]   --->   Operation 131 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_9, i32 160, i32 191)" [kernel.cpp:1715->kernel.cpp:5713]   --->   Operation 132 'partselect' 'LAYER_BATCH_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.85ns)   --->   "store i192 %tmp_V_9, i192* %tmp_V" [kernel.cpp:1710->kernel.cpp:5713]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 134 [1/1] (1.31ns)   --->   "%tmp_V_8 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1712->kernel.cpp:5713]   --->   Operation 134 'read' 'tmp_V_8' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 135 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_8)" [kernel.cpp:1713->kernel.cpp:5713]   --->   Operation 135 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 1.31>
ST_6 : Operation 136 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_4)" [kernel.cpp:1719->kernel.cpp:5713]   --->   Operation 136 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 1.31>
ST_7 : Operation 137 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_5)" [kernel.cpp:1720->kernel.cpp:5713]   --->   Operation 137 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 1.31>
ST_8 : Operation 138 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_6)" [kernel.cpp:1721->kernel.cpp:5713]   --->   Operation 138 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 1.31>
ST_9 : Operation 139 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_9)" [kernel.cpp:1722->kernel.cpp:5713]   --->   Operation 139 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 10 <SV = 9> <Delay = 1.31>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 34234, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 1026, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_gamma_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_beta_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_bias_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_weight_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_beta_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_gamma_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 34234, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 1026, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2304 x i512]* %weight_burst_buf2_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)" [kernel.cpp:1689->kernel.cpp:5713]   --->   Operation 156 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i512]* %beta_conv_burst_buf_s, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)" [kernel.cpp:1693->kernel.cpp:5713]   --->   Operation 157 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i512]* %gamma_conv_burst_buf, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)" [kernel.cpp:1694->kernel.cpp:5713]   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_8)" [kernel.cpp:1723->kernel.cpp:5713]   --->   Operation 159 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "br label %.backedge.i.i" [kernel.cpp:1728->kernel.cpp:5713]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.85>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%op_assign_i_i = phi i32 [ 0, %entry ], [ %newSel1_i_i, %_ifconv.i.i ]" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 161 'phi' 'op_assign_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%i_op_assign_i_i = phi i32 [ 0, %entry ], [ %newSel4_i_i, %_ifconv.i.i ]" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 162 'phi' 'i_op_assign_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%in_h_iter_i_i = phi i32 [ 0, %entry ], [ %newSel7_i_i, %_ifconv.i.i ]" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 163 'phi' 'in_h_iter_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%in_w_iter_i_i = phi i32 [ 0, %entry ], [ %newSel10_i_i, %_ifconv.i.i ]" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 164 'phi' 'in_w_iter_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%layer_iter_i_i = phi i32 [ 0, %entry ], [ %newSel12_i_i, %_ifconv.i.i ]" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 165 'phi' 'layer_iter_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%layer_start_i_i = phi i1 [ false, %entry ], [ %layer_start_be_i_i, %_ifconv.i.i ]" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 166 'phi' 'layer_start_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%done_i_i = phi i1 [ false, %entry ], [ %done_be_i_i, %_ifconv.i.i ]" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 167 'phi' 'done_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %done_i_i, label %.exit, label %0" [kernel.cpp:1728->kernel.cpp:5713]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.85ns)   --->   "br i1 %layer_start_i_i, label %1, label %._crit_edge_ifconv.i.i" [kernel.cpp:1729->kernel.cpp:5713]   --->   Operation 169 'br' <Predicate = (!done_i_i)> <Delay = 0.85>
ST_11 : Operation 170 [1/1] (1.31ns)   --->   "%tmp_V_10 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1730->kernel.cpp:5713]   --->   Operation 170 'read' 'tmp_V_10' <Predicate = (!done_i_i & layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_11 : Operation 171 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_10)" [kernel.cpp:1731->kernel.cpp:5713]   --->   Operation 171 'write' <Predicate = (!done_i_i & layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_11 : Operation 172 [1/1] (0.85ns)   --->   "store i192 %tmp_V_10, i192* %tmp_V_3" [kernel.cpp:1730->kernel.cpp:5713]   --->   Operation 172 'store' <Predicate = (!done_i_i & layer_start_i_i)> <Delay = 0.85>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 173 'ret' <Predicate = (done_i_i)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 174 [1/1] (1.31ns)   --->   "%tmp_V_11 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1732->kernel.cpp:5713]   --->   Operation 174 'read' 'tmp_V_11' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_12 : Operation 175 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_11)" [kernel.cpp:1733->kernel.cpp:5713]   --->   Operation 175 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_12 : Operation 176 [1/1] (0.85ns)   --->   "store i192 %tmp_V_11, i192* %tmp_V_2" [kernel.cpp:1732->kernel.cpp:5713]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.85>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 177 [1/1] (1.31ns)   --->   "%tmp_V_12 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1734->kernel.cpp:5713]   --->   Operation 177 'read' 'tmp_V_12' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_13 : Operation 178 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_12)" [kernel.cpp:1735->kernel.cpp:5713]   --->   Operation 178 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_13 : Operation 179 [1/1] (0.85ns)   --->   "store i192 %tmp_V_12, i192* %tmp_V_1" [kernel.cpp:1734->kernel.cpp:5713]   --->   Operation 179 'store' <Predicate = true> <Delay = 0.85>

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 180 [1/1] (1.31ns)   --->   "%tmp_V_13 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1736->kernel.cpp:5713]   --->   Operation 180 'read' 'tmp_V_13' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_14 : Operation 181 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_13)" [kernel.cpp:1737->kernel.cpp:5713]   --->   Operation 181 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_14 : Operation 182 [1/1] (0.85ns)   --->   "store i192 %tmp_V_13, i192* %tmp_V" [kernel.cpp:1736->kernel.cpp:5713]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.85>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 183 [1/1] (1.31ns)   --->   "%tmp_V_14 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:1738->kernel.cpp:5713]   --->   Operation 183 'read' 'tmp_V_14' <Predicate = (layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_15 : Operation 184 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_14)" [kernel.cpp:1739->kernel.cpp:5713]   --->   Operation 184 'write' <Predicate = (layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_15 : Operation 185 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv.i.i" [kernel.cpp:1741->kernel.cpp:5713]   --->   Operation 185 'br' <Predicate = (layer_start_i_i)> <Delay = 0.85>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i192* %tmp_V" [kernel.cpp:1767->kernel.cpp:5713]   --->   Operation 186 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_3, i32 64, i32 79)" [kernel.cpp:1769->kernel.cpp:5713]   --->   Operation 187 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_3, i32 80, i32 95)" [kernel.cpp:1770->kernel.cpp:5713]   --->   Operation 188 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_3, i32 96, i32 127)" [kernel.cpp:1771->kernel.cpp:5713]   --->   Operation 189 'partselect' 'LAYER_IN_H_T_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_3, i32 128, i32 159)" [kernel.cpp:1772->kernel.cpp:5713]   --->   Operation 190 'partselect' 'LAYER_IN_W_T_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 2)" [kernel.cpp:1793->kernel.cpp:5713]   --->   Operation 191 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 7)" [kernel.cpp:1793->kernel.cpp:5713]   --->   Operation 192 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 1)" [kernel.cpp:1794->kernel.cpp:5713]   --->   Operation 193 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 12)" [kernel.cpp:1794->kernel.cpp:5713]   --->   Operation 194 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_3, i32 10)" [kernel.cpp:1795->kernel.cpp:5713]   --->   Operation 195 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.94>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i192* %tmp_V_1"   --->   Operation 196 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%weight_offset2_2 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_2, i32 32, i32 63)" [kernel.cpp:1760->kernel.cpp:5713]   --->   Operation 197 'partselect' 'weight_offset2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%beta_depth_offset = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_2, i32 64, i32 95)" [kernel.cpp:1761->kernel.cpp:5713]   --->   Operation 198 'partselect' 'beta_depth_offset' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%FILTER_S1_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_2, i32 128, i32 143)" [kernel.cpp:1763->kernel.cpp:5713]   --->   Operation 199 'partselect' 'FILTER_S1_V' <Predicate = (tmp_18)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%FILTER_S2_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_2, i32 144, i32 159)" [kernel.cpp:1764->kernel.cpp:5713]   --->   Operation 200 'partselect' 'FILTER_S2_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_21_i_i = zext i16 %FILTER_S1_V to i32" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 201 'zext' 'tmp_21_i_i' <Predicate = (tmp_18)> <Delay = 0.00>
ST_16 : Operation 202 [3/3] (2.94ns) (root node of the DSP)   --->   "%tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 202 'mul' 'tmp3_i_i' <Predicate = (tmp_18)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.94>
ST_17 : Operation 203 [2/3] (2.94ns) (root node of the DSP)   --->   "%tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 203 'mul' 'tmp3_i_i' <Predicate = (tmp_18)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 204 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp3_i_i = mul i32 %tmp_21_i_i, %tmp_21_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 204 'mul' 'tmp3_i_i' <Predicate = (tmp_18)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%p_Val2_s = load i192* %tmp_V_3"   --->   Operation 205 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_HW_V = trunc i192 %p_Val2_s to i32" [kernel.cpp:1745->kernel.cpp:5713]   --->   Operation 206 'trunc' 'LAYER_IN_NUM_HW_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_s, i32 32, i32 63)" [kernel.cpp:1746->kernel.cpp:5713]   --->   Operation 207 'partselect' 'LAYER_OUT_NUM_HW_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i192 %p_Val2_s to i31"   --->   Operation 208 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [7/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 209 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 210 [6/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 210 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 211 [5/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 211 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 212 [4/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 212 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 213 [3/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 213 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 214 [2/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 214 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.51>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%factor_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_21, i1 false)"   --->   Operation 215 'bitconcatenate' 'factor_i_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (1.51ns)   --->   "%beta_conv_offset = add i32 %factor_i_i, %beta_depth_offset" [kernel.cpp:1811->kernel.cpp:5713]   --->   Operation 216 'add' 'beta_conv_offset' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 217 [1/7] (1.49ns)   --->   "%p_1_i_i = mul i32 %LAYER_IN_NUM_HW_V, %tmp3_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 217 'mul' 'p_1_i_i' <Predicate = (tmp_18)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.38>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%layer_start_1_i_i = phi i1 [ false, %1 ], [ %layer_start_i_i, %0 ]" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 218 'phi' 'layer_start_1_i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i192* %tmp_V_2" [kernel.cpp:1752->kernel.cpp:5713]   --->   Operation 219 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %p_Val2_1 to i32" [kernel.cpp:1752->kernel.cpp:5713]   --->   Operation 220 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 32, i32 63)" [kernel.cpp:1753->kernel.cpp:5713]   --->   Operation 221 'partselect' 'LAYER_OUT_NUM_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 64, i32 95)" [kernel.cpp:1754->kernel.cpp:5713]   --->   Operation 222 'partselect' 'LAYER_IN_H_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_1, i32 96, i32 127)" [kernel.cpp:1755->kernel.cpp:5713]   --->   Operation 223 'partselect' 'LAYER_IN_W_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.48ns)   --->   "%bias_en = and i1 %tmp_17, %tmp" [kernel.cpp:1793->kernel.cpp:5713]   --->   Operation 224 'and' 'bias_en' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (0.48ns)   --->   "%norm_depth_en = and i1 %tmp_19, %tmp_18" [kernel.cpp:1794->kernel.cpp:5713]   --->   Operation 225 'and' 'norm_depth_en' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.48ns)   --->   "%norm_conv_en = and i1 %tmp_20, %tmp" [kernel.cpp:1795->kernel.cpp:5713]   --->   Operation 226 'and' 'norm_conv_en' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (1.51ns)   --->   "%gamma_conv_offset = add i32 %LAYER_OUT_NUM_HW_V, %beta_conv_offset" [kernel.cpp:1812->kernel.cpp:5713]   --->   Operation 227 'add' 'gamma_conv_offset' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (1.51ns)   --->   "%gamma_conv_offset_1 = add i32 %LAYER_OUT_NUM_HW_V, %beta_depth_offset" [kernel.cpp:1815->kernel.cpp:5713]   --->   Operation 228 'add' 'gamma_conv_offset_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node beta_conv_offset_1_i)   --->   "%p_0575_0_i_i = select i1 %norm_conv_en, i32 %beta_depth_offset, i32 0" [kernel.cpp:1813->kernel.cpp:5713]   --->   Operation 229 'select' 'p_0575_0_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node gamma_conv_offset_1_s)   --->   "%p_i_i = select i1 %norm_conv_en, i32 %gamma_conv_offset_1, i32 0" [kernel.cpp:1813->kernel.cpp:5713]   --->   Operation 230 'select' 'p_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 231 [1/1] (0.87ns) (out node of the LUT)   --->   "%beta_conv_offset_1_i = select i1 %norm_depth_en, i32 %beta_conv_offset, i32 %p_0575_0_i_i" [kernel.cpp:1813->kernel.cpp:5713]   --->   Operation 231 'select' 'beta_conv_offset_1_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.87ns) (out node of the LUT)   --->   "%gamma_conv_offset_1_s = select i1 %norm_depth_en, i32 %gamma_conv_offset, i32 %p_i_i" [kernel.cpp:1813->kernel.cpp:5713]   --->   Operation 232 'select' 'gamma_conv_offset_1_s' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (1.51ns)   --->   "%weight_offset2 = add i32 %weight_offset2_2, %p_1_i_i" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 233 'add' 'weight_offset2' <Predicate = (tmp_18)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.87ns)   --->   "%weight_offset2_1 = select i1 %tmp_18, i32 %weight_offset2, i32 %weight_offset2_2" [kernel.cpp:1824->kernel.cpp:5713]   --->   Operation 234 'select' 'weight_offset2_1' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %bias_en, label %2, label %7" [kernel.cpp:1830->kernel.cpp:5713]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %norm_conv_en, label %8, label %._crit_edge2270.i.i" [kernel.cpp:1853->kernel.cpp:5713]   --->   Operation 236 'br' <Predicate = (!bias_en)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i32 %op_assign_i_i to i33" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 237 'zext' 'lhs_V_1' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 238 'zext' 'rhs_V_1' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (1.51ns)   --->   "%ret_V_1 = add i33 %lhs_V_1, %rhs_V_1" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 239 'add' 'ret_V_1' <Predicate = (!bias_en & norm_conv_en)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %op_assign_i_i to i33" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 240 'zext' 'lhs_V' <Predicate = (bias_en)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 241 'zext' 'rhs_V' <Predicate = (bias_en)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (1.51ns)   --->   "%ret_V = add i33 %lhs_V, %rhs_V" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 242 'add' 'ret_V' <Predicate = (bias_en)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.75>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_24_i_i = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 243 'zext' 'tmp_24_i_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (1.26ns)   --->   "%tmp_25_i_i = icmp ult i33 %ret_V_1, %tmp_24_i_i" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 244 'icmp' 'tmp_25_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %tmp_25_i_i, label %._crit_edge2272.i.i, label %._crit_edge2271.i.i" [kernel.cpp:1854->kernel.cpp:5713]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (1.51ns)   --->   "%global_bias_offset_1 = add i32 %i_op_assign_i_i, %beta_conv_offset_1_i" [kernel.cpp:1855->kernel.cpp:5713]   --->   Operation 246 'add' 'global_bias_offset_1' <Predicate = (!tmp_25_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset_1, i32 4, i32 31)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 247 'partselect' 'tmp_22' <Predicate = (!tmp_25_i_i)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.72>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_27_cast_i_i = zext i28 %tmp_22 to i59" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 248 'zext' 'tmp_27_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%global_bias_V_offset_3 = zext i58 %global_bias_V_offset_1 to i59" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 249 'zext' 'global_bias_V_offset_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (1.72ns)   --->   "%sum1_i_i = add i59 %global_bias_V_offset_3, %tmp_27_cast_i_i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 250 'add' 'sum1_i_i' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_29_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_OUT_NUM_T_V, i2 0)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 251 'bitconcatenate' 'tmp_29_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_34_cast_i_i = zext i18 %tmp_29_i_i to i19" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 252 'zext' 'tmp_34_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (1.33ns)   --->   "%tmp_34_add_i_i_i = add i19 %tmp_34_cast_i_i, 63" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 253 'add' 'tmp_34_add_i_i_i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_34_add_i32_shr_i = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %tmp_34_add_i_i_i, i32 6, i32 18)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 254 'partselect' 'tmp_34_add_i32_shr_i' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.62>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%sum1_cast_i_i = zext i59 %sum1_i_i to i64" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 255 'zext' 'sum1_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%global_bias_V_addr = getelementptr i512* %global_weight_V, i64 %sum1_cast_i_i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 256 'getelementptr' 'global_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_34_add_i32_shr_c = zext i13 %tmp_34_add_i32_shr_i to i32" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 257 'zext' 'tmp_34_add_i32_shr_c' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [7/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 258 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.62>
ST_30 : Operation 259 [6/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 259 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.62>
ST_31 : Operation 260 [5/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 260 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.62>
ST_32 : Operation 261 [4/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 261 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.62>
ST_33 : Operation 262 [3/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 262 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.62>
ST_34 : Operation 263 [2/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 263 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.62>
ST_35 : Operation 264 [1/7] (2.62ns)   --->   "%global_bias_V_addr_i = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 264 'readreq' 'global_bias_V_addr_i' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 265 [1/1] (0.85ns)   --->   "br label %burst.rd.header26.i.i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.85>

State 36 <SV = 35> <Delay = 1.32>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%indvar1_i_i = phi i13 [ 0, %._crit_edge2271.i.i ], [ %indvar_next1_i_i, %burst.rd.body27.i.i ]" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 266 'phi' 'indvar1_i_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (1.06ns)   --->   "%exitcond1_i_i = icmp eq i13 %indvar1_i_i, %tmp_34_add_i32_shr_i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 267 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)"   --->   Operation 268 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (1.32ns)   --->   "%indvar_next1_i_i = add i13 %indvar1_i_i, 1" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 269 'add' 'indvar_next1_i_i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %burst.rd.end25.i.i, label %burst.rd.body27.i.i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.62>
ST_37 : Operation 271 [1/1] (2.62ns)   --->   "%global_bias_V_addr_r = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 271 'read' 'global_bias_V_addr_r' <Predicate = (!exitcond1_i_i)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.26>
ST_38 : Operation 272 [1/1] (0.00ns)   --->   "%burstread_rbegin1_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 272 'specregionbegin' 'burstread_rbegin1_i_s' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 273 'specpipeline' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_beta_conv_s)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 274 'specloopname' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%indvar2_i_i = zext i13 %indvar1_i_i to i64" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 275 'zext' 'indvar2_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 276 [1/1] (0.00ns)   --->   "%beta_conv_burst_buf_2 = getelementptr [4 x i512]* %beta_conv_burst_buf_s, i64 0, i64 %indvar2_i_i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 276 'getelementptr' 'beta_conv_burst_buf_2' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 277 [1/1] (2.26ns)   --->   "store i512 %global_bias_V_addr_r, i512* %beta_conv_burst_buf_2, align 8" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 277 'store' <Predicate = (!exitcond1_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%burstread_rend38_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1_i_s)" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 278 'specregionend' 'burstread_rend38_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "br label %burst.rd.header26.i.i" [kernel.cpp:1859->kernel.cpp:5713]   --->   Operation 279 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 39 <SV = 36> <Delay = 1.51>
ST_39 : Operation 280 [1/1] (1.51ns)   --->   "%global_bias_offset_2 = add i32 %i_op_assign_i_i, %gamma_conv_offset_1_s" [kernel.cpp:1863->kernel.cpp:5713]   --->   Operation 280 'add' 'global_bias_offset_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_24 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset_2, i32 4, i32 31)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 281 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 40 <SV = 37> <Delay = 1.72>
ST_40 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_35_cast_i_i = zext i28 %tmp_24 to i59" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 282 'zext' 'tmp_35_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 283 [1/1] (1.72ns)   --->   "%sum3_i_i = add i59 %global_bias_V_offset_3, %tmp_35_cast_i_i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 283 'add' 'sum3_i_i' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 2.62>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%sum3_cast_i_i = zext i59 %sum3_i_i to i64" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 284 'zext' 'sum3_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%global_bias_V_addr_2 = getelementptr i512* %global_weight_V, i64 %sum3_cast_i_i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 285 'getelementptr' 'global_bias_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 286 [7/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 286 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 39> <Delay = 2.62>
ST_42 : Operation 287 [6/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 287 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 40> <Delay = 2.62>
ST_43 : Operation 288 [5/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 288 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 41> <Delay = 2.62>
ST_44 : Operation 289 [4/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 289 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 42> <Delay = 2.62>
ST_45 : Operation 290 [3/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 290 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 43> <Delay = 2.62>
ST_46 : Operation 291 [2/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 291 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 44> <Delay = 2.62>
ST_47 : Operation 292 [1/7] (2.62ns)   --->   "%global_bias_V_addr_2_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_2, i32 %tmp_34_add_i32_shr_c)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 292 'readreq' 'global_bias_V_addr_2_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 293 [1/1] (0.85ns)   --->   "br label %burst.rd.header41.i.i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.85>

State 48 <SV = 45> <Delay = 1.32>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%indvar4_i_i = phi i13 [ 0, %burst.rd.end25.i.i ], [ %indvar_next2_i_i, %burst.rd.body42.i.i ]" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 294 'phi' 'indvar4_i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (1.06ns)   --->   "%exitcond3_i_i = icmp eq i13 %indvar4_i_i, %tmp_34_add_i32_shr_i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 295 'icmp' 'exitcond3_i_i' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)"   --->   Operation 296 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 297 [1/1] (1.32ns)   --->   "%indvar_next2_i_i = add i13 %indvar4_i_i, 1" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 297 'add' 'indvar_next2_i_i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i_i, label %._crit_edge2272.i.i.loopexit, label %burst.rd.body42.i.i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 46> <Delay = 2.62>
ST_49 : Operation 299 [1/1] (2.62ns)   --->   "%global_bias_V_addr_2_2 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_2)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 299 'read' 'global_bias_V_addr_2_2' <Predicate = (!exitcond3_i_i)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 47> <Delay = 2.26>
ST_50 : Operation 300 [1/1] (0.00ns)   --->   "%burstread_rbegin2_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 300 'specregionbegin' 'burstread_rbegin2_i_s' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 301 'specpipeline' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([49 x i8]* @memcpy_OC_gamma_conv)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 302 'specloopname' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%indvar5_i_i = zext i13 %indvar4_i_i to i64" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 303 'zext' 'indvar5_i_i' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (0.00ns)   --->   "%gamma_conv_burst_buf_2 = getelementptr [4 x i512]* %gamma_conv_burst_buf, i64 0, i64 %indvar5_i_i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 304 'getelementptr' 'gamma_conv_burst_buf_2' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 305 [1/1] (2.26ns)   --->   "store i512 %global_bias_V_addr_2_2, i512* %gamma_conv_burst_buf_2, align 8" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 305 'store' <Predicate = (!exitcond3_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_50 : Operation 306 [1/1] (0.00ns)   --->   "%burstread_rend52_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2_i_s)" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 306 'specregionend' 'burstread_rend52_i_i' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "br label %burst.rd.header41.i.i" [kernel.cpp:1867->kernel.cpp:5713]   --->   Operation 307 'br' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>

State 51 <SV = 46> <Delay = 1.49>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "br label %._crit_edge2272.i.i"   --->   Operation 308 'br' <Predicate = (!bias_en & norm_conv_en & !tmp_25_i_i)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (0.00ns)   --->   "br label %._crit_edge2270.i.i" [kernel.cpp:1869->kernel.cpp:5713]   --->   Operation 309 'br' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 310 'br' <Predicate = (!bias_en)> <Delay = 0.00>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %tmp, label %10, label %._crit_edge2273.i.i" [kernel.cpp:1887->kernel.cpp:5713]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 312 [7/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 312 'mul' 'tmp_37_i_i' <Predicate = (tmp)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_38_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 313 'zext' 'tmp_38_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_51 : Operation 314 [7/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 314 'mul' 'tmp_39_i_i' <Predicate = (tmp)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 26> <Delay = 1.75>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_22_i_i = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 315 'zext' 'tmp_22_i_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (1.26ns)   --->   "%tmp_23_i_i = icmp ult i33 %ret_V, %tmp_22_i_i" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 316 'icmp' 'tmp_23_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %tmp_23_i_i, label %._crit_edge2269.i.i, label %3" [kernel.cpp:1832->kernel.cpp:5713]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 318 [1/1] (1.51ns)   --->   "%global_bias_offset = add i32 %beta_depth_offset, %i_op_assign_i_i" [kernel.cpp:1833->kernel.cpp:5713]   --->   Operation 318 'add' 'global_bias_offset' <Predicate = (!tmp_23_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 319 [1/1] (0.85ns)   --->   "br label %4" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 319 'br' <Predicate = (!tmp_23_i_i)> <Delay = 0.85>

State 53 <SV = 27> <Delay = 2.26>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%i_i_i = phi i3 [ 0, %3 ], [ %i, %5 ]"   --->   Operation 320 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.67ns)   --->   "%exitcond_i_i = icmp eq i3 %i_i_i, -4" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 321 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 322 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 323 [1/1] (0.93ns)   --->   "%i = add i3 %i_i_i, 1" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 323 'add' 'i' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %6, label %5" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_17_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str920)" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 325 'specregionbegin' 'tmp_17_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_53 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:1835->kernel.cpp:5713]   --->   Operation 326 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_53 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_33_i_i = zext i3 %i_i_i to i64" [kernel.cpp:1836->kernel.cpp:5713]   --->   Operation 327 'zext' 'tmp_33_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_53 : Operation 328 [1/1] (0.00ns)   --->   "%gamma_conv_burst_buf_1 = getelementptr [4 x i512]* %gamma_conv_burst_buf, i64 0, i64 %tmp_33_i_i" [kernel.cpp:1836->kernel.cpp:5713]   --->   Operation 328 'getelementptr' 'gamma_conv_burst_buf_1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_53 : Operation 329 [1/1] (2.26ns)   --->   "store i512 0, i512* %gamma_conv_burst_buf_1, align 64" [kernel.cpp:1836->kernel.cpp:5713]   --->   Operation 329 'store' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str920, i32 %tmp_17_i_i)" [kernel.cpp:1837->kernel.cpp:5713]   --->   Operation 330 'specregionend' 'empty_32' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:1834->kernel.cpp:5713]   --->   Operation 331 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 54 <SV = 28> <Delay = 1.72>
ST_54 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_bias_offset, i32 4, i32 31)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 332 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_31_cast_i_i = zext i28 %tmp_23 to i59" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 333 'zext' 'tmp_31_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 334 [1/1] (0.00ns)   --->   "%global_bias_V_offset_2 = zext i58 %global_bias_V_offset_1 to i59" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 334 'zext' 'global_bias_V_offset_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 335 [1/1] (1.72ns)   --->   "%sum9_i_i = add i59 %global_bias_V_offset_2, %tmp_31_cast_i_i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 335 'add' 'sum9_i_i' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_32_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_OUT_NUM_T_V, i2 0)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 336 'bitconcatenate' 'tmp_32_i_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_40_cast_i_i = zext i18 %tmp_32_i_i to i19" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 337 'zext' 'tmp_40_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 338 [1/1] (1.33ns)   --->   "%tmp_40_add_i_i = add i19 %tmp_40_cast_i_i, 63" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 338 'add' 'tmp_40_add_i_i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_40_add_i32_shr_i = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %tmp_40_add_i_i, i32 6, i32 18)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 339 'partselect' 'tmp_40_add_i32_shr_i' <Predicate = true> <Delay = 0.00>

State 55 <SV = 29> <Delay = 2.62>
ST_55 : Operation 340 [1/1] (0.00ns)   --->   "%sum9_cast_i_i = zext i59 %sum9_i_i to i64" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 340 'zext' 'sum9_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 341 [1/1] (0.00ns)   --->   "%global_bias_V_addr_1 = getelementptr i512* %global_weight_V, i64 %sum9_cast_i_i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 341 'getelementptr' 'global_bias_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_40_add_i32_shr_c = zext i13 %tmp_40_add_i32_shr_i to i32" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 342 'zext' 'tmp_40_add_i32_shr_c' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 343 [7/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 343 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 30> <Delay = 2.62>
ST_56 : Operation 344 [6/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 344 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 31> <Delay = 2.62>
ST_57 : Operation 345 [5/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 345 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 32> <Delay = 2.62>
ST_58 : Operation 346 [4/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 346 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 33> <Delay = 2.62>
ST_59 : Operation 347 [3/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 347 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 34> <Delay = 2.62>
ST_60 : Operation 348 [2/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 348 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 35> <Delay = 2.62>
ST_61 : Operation 349 [1/7] (2.62ns)   --->   "%global_bias_V_addr_1_1 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_1, i32 %tmp_40_add_i32_shr_c)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 349 'readreq' 'global_bias_V_addr_1_1' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 350 [1/1] (0.85ns)   --->   "br label %burst.rd.header.i.i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.85>

State 62 <SV = 36> <Delay = 1.32>
ST_62 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_i_i = phi i13 [ 0, %6 ], [ %indvar_next_i_i, %burst.rd.body.i.i ]" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 351 'phi' 'indvar_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 352 [1/1] (1.06ns)   --->   "%exitcond2_i_i = icmp eq i13 %indvar_i_i, %tmp_40_add_i32_shr_i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 352 'icmp' 'exitcond2_i_i' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 353 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4096, i64 0)"   --->   Operation 353 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 354 [1/1] (1.32ns)   --->   "%indvar_next_i_i = add i13 %indvar_i_i, 1" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 354 'add' 'indvar_next_i_i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 355 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i_i, label %._crit_edge2269.i.i.loopexit, label %burst.rd.body.i.i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 37> <Delay = 2.62>
ST_63 : Operation 356 [1/1] (2.62ns)   --->   "%global_bias_V_addr_1_2 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_1)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 356 'read' 'global_bias_V_addr_1_2' <Predicate = (!exitcond2_i_i)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 38> <Delay = 2.26>
ST_64 : Operation 357 [1/1] (0.00ns)   --->   "%burstread_rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 357 'specregionbegin' 'burstread_rbegin_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 358 'specpipeline' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_beta_conv_s)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 359 'specloopname' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 360 [1/1] (0.00ns)   --->   "%indvar3_i_i = zext i13 %indvar_i_i to i64" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 360 'zext' 'indvar3_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 361 [1/1] (0.00ns)   --->   "%beta_conv_burst_buf_1 = getelementptr [4 x i512]* %beta_conv_burst_buf_s, i64 0, i64 %indvar3_i_i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 361 'getelementptr' 'beta_conv_burst_buf_1' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 362 [1/1] (2.26ns)   --->   "store i512 %global_bias_V_addr_1_2, i512* %beta_conv_burst_buf_1, align 8" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 362 'store' <Predicate = (!exitcond2_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_64 : Operation 363 [1/1] (0.00ns)   --->   "%burstread_rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_i_i)" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 363 'specregionend' 'burstread_rend_i_i' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>
ST_64 : Operation 364 [1/1] (0.00ns)   --->   "br label %burst.rd.header.i.i" [kernel.cpp:1838->kernel.cpp:5713]   --->   Operation 364 'br' <Predicate = (!exitcond2_i_i)> <Delay = 0.00>

State 65 <SV = 37> <Delay = 0.00>
ST_65 : Operation 365 [1/1] (0.00ns)   --->   "br label %._crit_edge2269.i.i"   --->   Operation 365 'br' <Predicate = (!tmp_23_i_i)> <Delay = 0.00>
ST_65 : Operation 366 [1/1] (0.00ns)   --->   "br label %9" [kernel.cpp:1840->kernel.cpp:5713]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 47> <Delay = 1.49>
ST_66 : Operation 367 [6/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 367 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 368 [6/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 368 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 48> <Delay = 1.49>
ST_67 : Operation 369 [5/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 369 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 370 [5/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 370 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 49> <Delay = 1.49>
ST_68 : Operation 371 [4/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 371 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 372 [4/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 372 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 50> <Delay = 1.49>
ST_69 : Operation 373 [3/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 373 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 374 [3/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 374 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 51> <Delay = 2.94>
ST_70 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_36_i_i = zext i16 %FILTER_S2_V to i32" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 375 'zext' 'tmp_36_i_i' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 376 [2/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 376 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 377 [2/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 377 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 378 [3/3] (2.94ns) (root node of the DSP)   --->   "%tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 378 'mul' 'tmp4_i_i' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 52> <Delay = 2.94>
ST_71 : Operation 379 [1/7] (1.49ns)   --->   "%tmp_37_i_i = mul i32 %i_op_assign_i_i, %LAYER_IN_NUM_HW_V" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 379 'mul' 'tmp_37_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 380 [1/7] (1.49ns)   --->   "%tmp_39_i_i = mul i32 %op_assign_i_i, %tmp_38_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 380 'mul' 'tmp_39_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 381 [2/3] (2.94ns) (root node of the DSP)   --->   "%tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 381 'mul' 'tmp4_i_i' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 53> <Delay = 1.51>
ST_72 : Operation 382 [1/1] (1.51ns)   --->   "%tmp_i_i = add i32 %tmp_39_i_i, %tmp_37_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 382 'add' 'tmp_i_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 383 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp4_i_i = mul i32 %tmp_36_i_i, %tmp_36_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 383 'mul' 'tmp4_i_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 54> <Delay = 1.49>
ST_73 : Operation 384 [7/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 384 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 55> <Delay = 1.49>
ST_74 : Operation 385 [6/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 385 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 56> <Delay = 1.49>
ST_75 : Operation 386 [5/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 386 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 57> <Delay = 1.49>
ST_76 : Operation 387 [4/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 387 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 58> <Delay = 1.49>
ST_77 : Operation 388 [3/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 388 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 59> <Delay = 1.49>
ST_78 : Operation 389 [2/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 389 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 60> <Delay = 1.49>
ST_79 : Operation 390 [1/7] (1.49ns)   --->   "%tmp2_i_i = mul i32 %tmp4_i_i, %tmp_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 390 'mul' 'tmp2_i_i' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 61> <Delay = 2.94>
ST_80 : Operation 391 [1/1] (1.51ns)   --->   "%global_weight_offset = add i32 %weight_offset2_1, %tmp2_i_i" [kernel.cpp:1888->kernel.cpp:5713]   --->   Operation 391 'add' 'global_weight_offset' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 392 [1/1] (1.18ns)   --->   "%tmp_40_i_i = icmp eq i16 %FILTER_S2_V, 1" [kernel.cpp:1889->kernel.cpp:5713]   --->   Operation 392 'icmp' 'tmp_40_i_i' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %tmp_40_i_i, label %11, label %12" [kernel.cpp:1889->kernel.cpp:5713]   --->   Operation 393 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 394 [1/1] (1.18ns)   --->   "%tmp_47_i_i = icmp eq i16 %FILTER_S2_V, 3" [kernel.cpp:1891->kernel.cpp:5713]   --->   Operation 394 'icmp' 'tmp_47_i_i' <Predicate = (!tmp_40_i_i)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %tmp_47_i_i, label %13, label %._crit_edge2274.i.i" [kernel.cpp:1891->kernel.cpp:5713]   --->   Operation 395 'br' <Predicate = (!tmp_40_i_i)> <Delay = 0.00>
ST_80 : Operation 396 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %LAYER_IN_NUM_T_V, i5 0)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 396 'bitconcatenate' 'p_shl_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.00>
ST_80 : Operation 397 [1/1] (0.00ns)   --->   "%p_shl_cast_i_i = zext i21 %p_shl_i_i to i22" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 397 'zext' 'p_shl_cast_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.00>
ST_80 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl1_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %LAYER_IN_NUM_T_V, i2 0)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 398 'bitconcatenate' 'p_shl1_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.00>
ST_80 : Operation 399 [1/1] (0.00ns)   --->   "%p_shl1_cast_i_i = zext i18 %p_shl1_i_i to i22" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 399 'zext' 'p_shl1_cast_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.00>
ST_80 : Operation 400 [1/1] (1.52ns) (grouped into DSP with root node tmp_59_add_i_i)   --->   "%tmp_50_i_i = add i22 %p_shl1_cast_i_i, %p_shl_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 400 'add' 'tmp_50_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 1.52> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 401 [1/1] (0.00ns) (grouped into DSP with root node tmp_59_add_i_i)   --->   "%tmp_57_cast_i_i = zext i22 %tmp_50_i_i to i32" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 401 'zext' 'tmp_57_cast_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.00>
ST_80 : Operation 402 [3/3] (0.92ns) (grouped into DSP with root node tmp_59_add_i_i)   --->   "%tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 402 'mul' 'tmp_51_i_i' <Predicate = (!tmp_40_i_i & tmp_47_i_i)> <Delay = 0.92> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_18_i_i = zext i16 %LAYER_IN_NUM_T_V to i30" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 403 'zext' 'tmp_18_i_i' <Predicate = (tmp_40_i_i)> <Delay = 0.00>
ST_80 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_43_i_i = zext i16 %LAYER_OUT_NUM_T_V to i30" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 404 'zext' 'tmp_43_i_i' <Predicate = (tmp_40_i_i)> <Delay = 0.00>
ST_80 : Operation 405 [3/3] (2.94ns) (root node of the DSP)   --->   "%tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 405 'mul' 'tmp_44_i_i' <Predicate = (tmp_40_i_i)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 62> <Delay = 0.92>
ST_81 : Operation 406 [2/3] (0.92ns) (grouped into DSP with root node tmp_59_add_i_i)   --->   "%tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 406 'mul' 'tmp_51_i_i' <Predicate = true> <Delay = 0.92> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 63> <Delay = 2.50>
ST_82 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_26 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_weight_offset, i32 4, i32 31)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 407 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_49_cast_i_i = zext i28 %tmp_26 to i59" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 408 'zext' 'tmp_49_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 409 [1/1] (0.00ns)   --->   "%global_weight_V_offs_2 = zext i58 %global_weight_V_offs to i59" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 409 'zext' 'global_weight_V_offs_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 410 [1/1] (1.72ns)   --->   "%sum4_i_i = add i59 %global_weight_V_offs_2, %tmp_49_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 410 'add' 'sum4_i_i' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 411 [1/3] (0.00ns) (grouped into DSP with root node tmp_59_add_i_i)   --->   "%tmp_51_i_i = mul i32 %tmp_38_i_i, %tmp_57_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 411 'mul' 'tmp_51_i_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 412 [1/1] (2.50ns) (root node of the DSP)   --->   "%tmp_59_add_i_i = add i32 %tmp_51_i_i, 63" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 412 'add' 'tmp_59_add_i_i' <Predicate = true> <Delay = 2.50> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 64> <Delay = 2.62>
ST_83 : Operation 413 [1/1] (0.00ns)   --->   "%sum4_cast_i_i = zext i59 %sum4_i_i to i64" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 413 'zext' 'sum4_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 414 [1/1] (0.00ns)   --->   "%global_bias_V_addr_4 = getelementptr i512* %global_weight_V, i64 %sum4_cast_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 414 'getelementptr' 'global_bias_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_59_add_i32_shr_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_59_add_i_i, i32 6, i32 31)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 415 'partselect' 'tmp_59_add_i32_shr_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_69_i_i = zext i26 %tmp_59_add_i32_shr_i to i32" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 416 'zext' 'tmp_69_i_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 417 [7/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 417 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 65> <Delay = 2.62>
ST_84 : Operation 418 [6/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 418 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 66> <Delay = 2.62>
ST_85 : Operation 419 [5/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 419 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 67> <Delay = 2.62>
ST_86 : Operation 420 [4/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 420 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 68> <Delay = 2.62>
ST_87 : Operation 421 [3/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 421 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 69> <Delay = 2.62>
ST_88 : Operation 422 [2/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 422 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 70> <Delay = 2.62>
ST_89 : Operation 423 [1/7] (2.62ns)   --->   "%global_bias_V_addr_7 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_4, i32 %tmp_69_i_i)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 423 'readreq' 'global_bias_V_addr_7' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 424 [1/1] (0.85ns)   --->   "br label %burst.rd.header66.i.i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.85>

State 90 <SV = 71> <Delay = 1.43>
ST_90 : Operation 425 [1/1] (0.00ns)   --->   "%indvar8_i_i = phi i26 [ 0, %13 ], [ %indvar_next4_i_i, %burst.rd.body67.i.i ]" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 425 'phi' 'indvar8_i_i' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 426 [1/1] (1.23ns)   --->   "%exitcond5_i_i = icmp eq i26 %indvar8_i_i, %tmp_59_add_i32_shr_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 426 'icmp' 'exitcond5_i_i' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 427 [1/1] (1.43ns)   --->   "%indvar_next4_i_i = add i26 %indvar8_i_i, 1" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 427 'add' 'indvar_next4_i_i' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 428 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i_i, label %._crit_edge2274.i.i.loopexit, label %burst.rd.body67.i.i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 428 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 72> <Delay = 2.62>
ST_91 : Operation 429 [1/1] (2.62ns)   --->   "%global_bias_V_addr_4_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_4)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 429 'read' 'global_bias_V_addr_4_1' <Predicate = (!exitcond5_i_i)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 73> <Delay = 2.26>
ST_92 : Operation 430 [1/1] (0.00ns)   --->   "%burstread_rbegin4_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 430 'specregionbegin' 'burstread_rbegin4_i_s' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 431 'specpipeline' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_weight_bur)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 432 'specloopname' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 433 [1/1] (0.00ns)   --->   "%indvar9_i_i = zext i26 %indvar8_i_i to i64" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 433 'zext' 'indvar9_i_i' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 434 [1/1] (0.00ns)   --->   "%weight_burst_buf2_V_1 = getelementptr [2304 x i512]* %weight_burst_buf2_V, i64 0, i64 %indvar9_i_i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 434 'getelementptr' 'weight_burst_buf2_V_1' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 435 [1/1] (2.26ns)   --->   "store i512 %global_bias_V_addr_4_1, i512* %weight_burst_buf2_V_1, align 8" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 435 'store' <Predicate = (!exitcond5_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_92 : Operation 436 [1/1] (0.00ns)   --->   "%burstread_rend78_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4_i_s)" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 436 'specregionend' 'burstread_rend78_i_i' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>
ST_92 : Operation 437 [1/1] (0.00ns)   --->   "br label %burst.rd.header66.i.i" [kernel.cpp:1892->kernel.cpp:5713]   --->   Operation 437 'br' <Predicate = (!exitcond5_i_i)> <Delay = 0.00>

State 93 <SV = 72> <Delay = 0.00>
ST_93 : Operation 438 [1/1] (0.00ns)   --->   "br label %._crit_edge2274.i.i"   --->   Operation 438 'br' <Predicate = (tmp_47_i_i)> <Delay = 0.00>
ST_93 : Operation 439 [1/1] (0.00ns)   --->   "br label %burst.rd.end53.i.i"   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 62> <Delay = 2.94>
ST_94 : Operation 440 [2/3] (2.94ns) (root node of the DSP)   --->   "%tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 440 'mul' 'tmp_44_i_i' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 63> <Delay = 1.72>
ST_95 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_25 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_weight_offset, i32 4, i32 31)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 441 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_42_cast_i_i = zext i28 %tmp_25 to i59" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 442 'zext' 'tmp_42_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 443 [1/1] (0.00ns)   --->   "%global_weight_V_offs_1 = zext i58 %global_weight_V_offs to i59" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 443 'zext' 'global_weight_V_offs_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 444 [1/1] (1.72ns)   --->   "%sum_i_i = add i59 %global_weight_V_offs_1, %tmp_42_cast_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 444 'add' 'sum_i_i' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 445 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_44_i_i = mul i30 %tmp_18_i_i, %tmp_43_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 445 'mul' 'tmp_44_i_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 64> <Delay = 1.51>
ST_96 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_46_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_44_i_i, i2 0)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 446 'bitconcatenate' 'tmp_46_i_i' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 447 [1/1] (1.51ns)   --->   "%tmp_52_add_i_i = add i32 %tmp_46_i_i, 63" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 447 'add' 'tmp_52_add_i_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_52_add_i32_shr_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_52_add_i_i, i32 6, i32 31)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 448 'partselect' 'tmp_52_add_i32_shr_i' <Predicate = true> <Delay = 0.00>

State 97 <SV = 65> <Delay = 2.62>
ST_97 : Operation 449 [1/1] (0.00ns)   --->   "%sum_cast_i_i = zext i59 %sum_i_i to i64" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 449 'zext' 'sum_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 450 [1/1] (0.00ns)   --->   "%global_bias_V_addr_3 = getelementptr i512* %global_weight_V, i64 %sum_cast_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 450 'getelementptr' 'global_bias_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_64_i_i = zext i26 %tmp_52_add_i32_shr_i to i32" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 451 'zext' 'tmp_64_i_i' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 452 [7/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 452 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 66> <Delay = 2.62>
ST_98 : Operation 453 [6/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 453 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 67> <Delay = 2.62>
ST_99 : Operation 454 [5/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 454 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 68> <Delay = 2.62>
ST_100 : Operation 455 [4/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 455 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 69> <Delay = 2.62>
ST_101 : Operation 456 [3/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 456 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 70> <Delay = 2.62>
ST_102 : Operation 457 [2/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 457 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 71> <Delay = 2.62>
ST_103 : Operation 458 [1/7] (2.62ns)   --->   "%global_bias_V_addr_6 = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_bias_V_addr_3, i32 %tmp_64_i_i)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 458 'readreq' 'global_bias_V_addr_6' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 459 [1/1] (0.85ns)   --->   "br label %burst.rd.header54.i.i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.85>

State 104 <SV = 72> <Delay = 1.43>
ST_104 : Operation 460 [1/1] (0.00ns)   --->   "%indvar6_i_i = phi i26 [ 0, %11 ], [ %indvar_next3_i_i, %burst.rd.body55.i.i ]" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 460 'phi' 'indvar6_i_i' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 461 [1/1] (1.23ns)   --->   "%exitcond4_i_i = icmp eq i26 %indvar6_i_i, %tmp_52_add_i32_shr_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 461 'icmp' 'exitcond4_i_i' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 462 [1/1] (1.43ns)   --->   "%indvar_next3_i_i = add i26 %indvar6_i_i, 1" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 462 'add' 'indvar_next3_i_i' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i_i, label %burst.rd.end53.i.i.loopexit, label %burst.rd.body55.i.i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 73> <Delay = 2.62>
ST_105 : Operation 464 [1/1] (2.62ns)   --->   "%global_bias_V_addr_3_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_bias_V_addr_3)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 464 'read' 'global_bias_V_addr_3_1' <Predicate = (!exitcond4_i_i)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 74> <Delay = 2.26>
ST_106 : Operation 465 [1/1] (0.00ns)   --->   "%burstread_rbegin3_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 465 'specregionbegin' 'burstread_rbegin3_i_s' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 466 'specpipeline' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @memcpy_OC_weight_bur)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 467 'specloopname' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 468 [1/1] (0.00ns)   --->   "%indvar7_i_i = zext i26 %indvar6_i_i to i64" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 468 'zext' 'indvar7_i_i' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 469 [1/1] (0.00ns)   --->   "%weight_burst_buf2_V_s = getelementptr [2304 x i512]* %weight_burst_buf2_V, i64 0, i64 %indvar7_i_i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 469 'getelementptr' 'weight_burst_buf2_V_s' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 470 [1/1] (2.26ns)   --->   "store i512 %global_bias_V_addr_3_1, i512* %weight_burst_buf2_V_s, align 8" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 470 'store' <Predicate = (!exitcond4_i_i)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_106 : Operation 471 [1/1] (0.00ns)   --->   "%burstread_rend64_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3_i_s)" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 471 'specregionend' 'burstread_rend64_i_i' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_106 : Operation 472 [1/1] (0.00ns)   --->   "br label %burst.rd.header54.i.i" [kernel.cpp:1890->kernel.cpp:5713]   --->   Operation 472 'br' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>

State 107 <SV = 73> <Delay = 0.00>
ST_107 : Operation 473 [1/1] (0.00ns)   --->   "br label %burst.rd.end53.i.i"   --->   Operation 473 'br' <Predicate = (tmp & tmp_40_i_i)> <Delay = 0.00>
ST_107 : Operation 474 [1/1] (0.00ns)   --->   "br label %._crit_edge2273.i.i" [kernel.cpp:1894->kernel.cpp:5713]   --->   Operation 474 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_107 : Operation 475 [2/2] (0.00ns)   --->   "call fastcc void @weight_load_conv_wei([2304 x i512]* %weight_burst_buf2_V, i256* %fifo_conv_weight_V_V, i192 %p_Val2_2, i192 %p_Val2_3)" [kernel.cpp:1906->kernel.cpp:5713]   --->   Operation 475 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 74> <Delay = 2.51>
ST_108 : Operation 476 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_conv_wei([2304 x i512]* %weight_burst_buf2_V, i256* %fifo_conv_weight_V_V, i192 %p_Val2_2, i192 %p_Val2_3)" [kernel.cpp:1906->kernel.cpp:5713]   --->   Operation 476 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %bias_en, label %14, label %15" [kernel.cpp:1915->kernel.cpp:5713]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %norm_conv_en, label %16, label %._crit_edge2275.i.i" [kernel.cpp:1919->kernel.cpp:5713]   --->   Operation 478 'br' <Predicate = (!bias_en)> <Delay = 0.00>
ST_108 : Operation 479 [2/2] (2.51ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1920->kernel.cpp:5713]   --->   Operation 479 'call' <Predicate = (!bias_en & norm_conv_en)> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 480 [2/2] (2.51ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1921->kernel.cpp:5713]   --->   Operation 480 'call' <Predicate = (!bias_en & norm_conv_en)> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 481 [2/2] (2.51ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1916->kernel.cpp:5713]   --->   Operation 481 'call' <Predicate = (bias_en)> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 482 [2/2] (2.51ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1917->kernel.cpp:5713]   --->   Operation 482 'call' <Predicate = (bias_en)> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 75> <Delay = 1.51>
ST_109 : Operation 483 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1920->kernel.cpp:5713]   --->   Operation 483 'call' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 484 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1921->kernel.cpp:5713]   --->   Operation 484 'call' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 485 [1/1] (0.00ns)   --->   "br label %._crit_edge2275.i.i" [kernel.cpp:1922->kernel.cpp:5713]   --->   Operation 485 'br' <Predicate = (!bias_en & norm_conv_en)> <Delay = 0.00>
ST_109 : Operation 486 [1/1] (0.00ns)   --->   "br label %_ifconv.i.i"   --->   Operation 486 'br' <Predicate = (!bias_en)> <Delay = 0.00>
ST_109 : Operation 487 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %beta_conv_burst_buf_s, i256* %fifo_beta_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1916->kernel.cpp:5713]   --->   Operation 487 'call' <Predicate = (bias_en)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 488 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_bias_wri([4 x i512]* %gamma_conv_burst_buf, i256* %fifo_gamma_conv_V_V, i192 %p_Val2_1, i192 %p_Val2_3, i32 %op_assign_i_i)" [kernel.cpp:1917->kernel.cpp:5713]   --->   Operation 488 'call' <Predicate = (bias_en)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 489 [1/1] (0.00ns)   --->   "br label %_ifconv.i.i" [kernel.cpp:1918->kernel.cpp:5713]   --->   Operation 489 'br' <Predicate = (bias_en)> <Delay = 0.00>
ST_109 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_52_i_i = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:1931->kernel.cpp:5713]   --->   Operation 490 'zext' 'tmp_52_i_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 491 [1/1] (1.51ns)   --->   "%in_num_iter = add i32 %tmp_52_i_i, %op_assign_i_i" [kernel.cpp:1931->kernel.cpp:5713]   --->   Operation 491 'add' 'in_num_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 492 [1/1] (1.51ns)   --->   "%in_h_iter = add i32 %in_h_iter_i_i, %LAYER_IN_H_T_V" [kernel.cpp:1934->kernel.cpp:5713]   --->   Operation 492 'add' 'in_h_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 493 [1/1] (1.51ns)   --->   "%in_w_iter = add i32 %in_w_iter_i_i, %LAYER_IN_W_T_V" [kernel.cpp:1937->kernel.cpp:5713]   --->   Operation 493 'add' 'in_w_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_56_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:1940->kernel.cpp:5713]   --->   Operation 494 'zext' 'tmp_56_i_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 495 [1/1] (1.51ns)   --->   "%out_num_iter = add i32 %tmp_56_i_i, %i_op_assign_i_i" [kernel.cpp:1940->kernel.cpp:5713]   --->   Operation 495 'add' 'out_num_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 76> <Delay = 2.23>
ST_110 : Operation 496 [1/1] (1.26ns)   --->   "%tmp_53_i_i = icmp ult i32 %in_num_iter, %LAYER_IN_NUM_V" [kernel.cpp:1932->kernel.cpp:5713]   --->   Operation 496 'icmp' 'tmp_53_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 497 [1/1] (1.26ns)   --->   "%tmp_54_i_i = icmp ult i32 %in_h_iter, %LAYER_IN_H_V" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 497 'icmp' 'tmp_54_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 498 [1/1] (1.26ns)   --->   "%tmp_55_i_i = icmp ult i32 %in_w_iter, %LAYER_IN_W_V" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 498 'icmp' 'tmp_55_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 499 [1/1] (1.26ns)   --->   "%tmp_57_i_i = icmp ult i32 %out_num_iter, %LAYER_OUT_NUM_V" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 499 'icmp' 'tmp_57_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 500 [1/1] (1.51ns)   --->   "%layer_iter = add i32 %layer_iter_i_i, 1" [kernel.cpp:1943->kernel.cpp:5713]   --->   Operation 500 'add' 'layer_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 501 [1/1] (0.48ns)   --->   "%sel_tmp6_demorgan_i_s = or i1 %tmp_53_i_i, %tmp_54_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 501 'or' 'sel_tmp6_demorgan_i_s' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 502 [1/1] (0.48ns)   --->   "%sel_tmp13_demorgan_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_55_i_i" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 502 'or' 'sel_tmp13_demorgan_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 77> <Delay = 2.32>
ST_111 : Operation 503 [1/1] (1.26ns)   --->   "%tmp_58_i_i = icmp eq i32 %layer_iter, %LAYER_BATCH_V" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 503 'icmp' 'tmp_58_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 504 [1/1] (0.48ns)   --->   "%sel_tmp1_i_i = xor i1 %tmp_53_i_i, true" [kernel.cpp:1932->kernel.cpp:5713]   --->   Operation 504 'xor' 'sel_tmp1_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 505 [1/1] (0.48ns)   --->   "%sel_tmp2_i_i = and i1 %tmp_54_i_i, %sel_tmp1_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 505 'and' 'sel_tmp2_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%sel_tmp6_i_i = xor i1 %sel_tmp6_demorgan_i_s, true" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 506 'xor' 'sel_tmp6_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%sel_tmp7_i_i = and i1 %tmp_55_i_i, %sel_tmp6_i_i" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 507 'and' 'sel_tmp7_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8_i_i)   --->   "%sel_tmp_i_i = xor i1 %sel_tmp13_demorgan_i, true" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 508 'xor' 'sel_tmp_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 509 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp8_i_i = and i1 %tmp_57_i_i, %sel_tmp_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 509 'and' 'sel_tmp8_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 510 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond_i_i = or i1 %sel_tmp8_i_i, %sel_tmp7_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 510 'or' 'or_cond_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_i_i)   --->   "%or_cond1_i_i = or i1 %sel_tmp2_i_i, %tmp_53_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 511 'or' 'or_cond1_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node newSel1_i_i)   --->   "%tmp_5_i_i = or i1 %or_cond_i_i, %sel_tmp2_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 512 'or' 'tmp_5_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node newSel1_i_i)   --->   "%newSel_i_i = select i1 %tmp_5_i_i, i32 0, i32 %in_num_iter" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 513 'select' 'newSel_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 514 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond2_i_i = or i1 %or_cond_i_i, %or_cond1_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 514 'or' 'or_cond2_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 515 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel1_i_i = select i1 %or_cond2_i_i, i32 %newSel_i_i, i32 0" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 515 'select' 'newSel1_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node newSel4_i_i)   --->   "%newSel2_i_i = select i1 %sel_tmp8_i_i, i32 %out_num_iter, i32 %i_op_assign_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 516 'select' 'newSel2_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node newSel4_i_i)   --->   "%newSel3_i_i = select i1 %or_cond_i_i, i32 %newSel2_i_i, i32 %i_op_assign_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 517 'select' 'newSel3_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 518 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel4_i_i = select i1 %or_cond2_i_i, i32 %newSel3_i_i, i32 0" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 518 'select' 'newSel4_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node newSel7_i_i)   --->   "%newSel5_i_i = select i1 %sel_tmp2_i_i, i32 %in_h_iter, i32 %in_h_iter_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 519 'select' 'newSel5_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node newSel7_i_i)   --->   "%newSel6_i_i = select i1 %or_cond_i_i, i32 0, i32 %newSel5_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 520 'select' 'newSel6_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 521 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel7_i_i = select i1 %or_cond2_i_i, i32 %newSel6_i_i, i32 0" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 521 'select' 'newSel7_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node newSel10_i_i)   --->   "%newSel8_i_i = select i1 %sel_tmp8_i_i, i32 0, i32 %in_w_iter" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 522 'select' 'newSel8_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node newSel10_i_i)   --->   "%newSel9_i_i = select i1 %or_cond_i_i, i32 %newSel8_i_i, i32 %in_w_iter_i_i" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 523 'select' 'newSel9_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 524 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel10_i_i = select i1 %or_cond2_i_i, i32 %newSel9_i_i, i32 0" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 524 'select' 'newSel10_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node newSel12_i_i)   --->   "%newSel11_i_i = select i1 %tmp_58_i_i, i32 0, i32 %layer_iter" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 525 'select' 'newSel11_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 526 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel12_i_i = select i1 %or_cond2_i_i, i32 %layer_iter_i_i, i32 %newSel11_i_i" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 526 'select' 'newSel12_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be_i_i)   --->   "%sel_tmp9_i_i = xor i1 %sel_tmp2_i_i, %sel_tmp1_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 527 'xor' 'sel_tmp9_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node tmp6_i_i)   --->   "%tmp_56_not_i_i = xor i1 %tmp_55_i_i, true" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 528 'xor' 'tmp_56_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node tmp6_i_i)   --->   "%not_sel_tmp_i_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_56_not_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 529 'or' 'not_sel_tmp_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node tmp6_i_i)   --->   "%tmp_58_not_i_i = xor i1 %tmp_57_i_i, true" [kernel.cpp:1941->kernel.cpp:5713]   --->   Operation 530 'xor' 'tmp_58_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node tmp6_i_i)   --->   "%not_sel_tmp1_i_i = or i1 %sel_tmp13_demorgan_i, %tmp_58_not_i_i" [kernel.cpp:1938->kernel.cpp:5713]   --->   Operation 531 'or' 'not_sel_tmp1_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 532 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp6_i_i = and i1 %not_sel_tmp_i_i, %not_sel_tmp1_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 532 'and' 'tmp6_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be_i_i)   --->   "%sel_tmp3_i_i = and i1 %tmp6_i_i, %sel_tmp9_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 533 'and' 'sel_tmp3_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 534 [1/1] (0.48ns) (out node of the LUT)   --->   "%layer_start_be_i_i = or i1 %layer_start_1_i_i, %sel_tmp3_i_i" [kernel.cpp:1935->kernel.cpp:5713]   --->   Operation 534 'or' 'layer_start_be_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node done_be_i_i)   --->   "%tmp_55_not_i_i = xor i1 %tmp_54_i_i, true" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 535 'xor' 'tmp_55_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node done_be_i_i)   --->   "%not_sel_tmp2_i_i = or i1 %tmp_53_i_i, %tmp_55_not_i_i" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 536 'or' 'not_sel_tmp2_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node done_be_i_i)   --->   "%tmp7_i_i = and i1 %tmp_58_i_i, %sel_tmp1_i_i" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 537 'and' 'tmp7_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node done_be_i_i)   --->   "%tmp9_i_i = and i1 %tmp6_i_i, %not_sel_tmp2_i_i" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 538 'and' 'tmp9_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 539 [1/1] (0.48ns) (out node of the LUT)   --->   "%done_be_i_i = and i1 %tmp9_i_i, %tmp7_i_i" [kernel.cpp:1945->kernel.cpp:5713]   --->   Operation 539 'and' 'done_be_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 540 [1/1] (0.00ns)   --->   "br label %.backedge.i.i"   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_weight_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ global_bias_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_config_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_weight_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_gamma_conv_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_beta_conv_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_config_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                  (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V_1                (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V_2                (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V_3                (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
weight_burst_buf2_V    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
beta_conv_burst_buf_s  (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gamma_conv_burst_buf   (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
global_weight_V_offs   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
global_bias_V_offset_1 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V_4                (read             ) [ 0011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_5                (read             ) [ 0001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_6                (read             ) [ 0000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_9                (read             ) [ 0000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
LAYER_BATCH_V          (partselect       ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_133           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_8                (read             ) [ 0000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_139           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_145           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_149           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_153           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_154           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_155           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156           (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_157           (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_158           (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_160           (br               ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
op_assign_i_i          (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
i_op_assign_i_i        (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in_h_iter_i_i          (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in_w_iter_i_i          (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_iter_i_i         (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_start_i_i        (phi              ) [ 0000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
done_i_i               (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_168           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_169           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_V_10               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_173           (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_11               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_175           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_12               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_179           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_13               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_182           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_14               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184           (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_185           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_3               (load             ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
LAYER_IN_NUM_T_V       (partselect       ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
LAYER_OUT_NUM_T_V      (partselect       ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
LAYER_IN_H_T_V         (partselect       ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
LAYER_IN_W_T_V         (partselect       ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp                    (bitselect        ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
tmp_17                 (bitselect        ) [ 0000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                 (bitselect        ) [ 0000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                 (bitselect        ) [ 0000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                 (bitselect        ) [ 0000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_2               (load             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
weight_offset2_2       (partselect       ) [ 0000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_depth_offset      (partselect       ) [ 0000000000000000011111111110000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
FILTER_S1_V            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FILTER_S2_V            (partselect       ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
tmp_21_i_i             (zext             ) [ 0000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3_i_i               (mul              ) [ 0000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_NUM_HW_V      (trunc            ) [ 0000000000000000000011111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000]
LAYER_OUT_NUM_HW_V     (partselect       ) [ 0000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                 (trunc            ) [ 0000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
factor_i_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_conv_offset       (add              ) [ 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1_i_i                (mul              ) [ 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
layer_start_1_i_i      (phi              ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_1               (load             ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
LAYER_IN_NUM_V         (trunc            ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
LAYER_OUT_NUM_V        (partselect       ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
LAYER_IN_H_V           (partselect       ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
LAYER_IN_W_V           (partselect       ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
bias_en                (and              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
norm_depth_en          (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_conv_en           (and              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gamma_conv_offset      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_conv_offset_1    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0575_0_i_i           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i_i                  (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_conv_offset_1_i   (select           ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_conv_offset_1_s  (select           ) [ 0000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
weight_offset2         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_offset2_1       (select           ) [ 0000000000000000000000000001111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
StgValue_235           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_236           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_V_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                (add              ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_V                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                  (add              ) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_24_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_i_i             (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_245           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_offset_1   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                 (partselect       ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_offset_3 (zext             ) [ 0000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000]
sum1_i_i               (add              ) [ 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_i_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_add_i_i_i       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_add_i32_shr_i   (partselect       ) [ 0000000000000000000000000000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
sum1_cast_i_i          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr     (getelementptr    ) [ 0000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_add_i32_shr_c   (zext             ) [ 0000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_i   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_265           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar1_i_i            (phi              ) [ 0000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1_i_i          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_34               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next1_i_i       (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_270           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_r   (read             ) [ 0000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin1_i_s  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_273           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_274           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar2_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_conv_burst_buf_2  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_277           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend38_i_i   (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_279           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
global_bias_offset_2   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                 (partselect       ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum3_i_i               (add              ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
sum3_cast_i_i          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_2   (getelementptr    ) [ 0000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_2_1 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_293           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar4_i_i            (phi              ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
exitcond3_i_i          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_35               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next2_i_i       (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_298           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_2_2 (read             ) [ 0000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin2_i_s  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_301           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_302           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar5_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_conv_burst_buf_2 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_305           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend52_i_i   (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_307           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_308           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_310           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_311           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000]
tmp_22_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i_i             (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_317           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_offset     (add              ) [ 0000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000]
StgValue_319           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_i_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
exitcond_i_i           (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_324           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_i_i             (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_326           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_conv_burst_buf_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_329           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_331           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_23                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_offset_2 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum9_i_i               (add              ) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_32_i_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_add_i_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_add_i32_shr_i   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000]
sum9_cast_i_i          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000]
tmp_40_add_i32_shr_c   (zext             ) [ 0000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000]
global_bias_V_addr_1_1 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_350           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_i_i             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000]
exitcond2_i_i          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_33               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next_i_i        (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_355           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_1_2 (read             ) [ 0000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
burstread_rbegin_i_i   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_358           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_359           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar3_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_conv_burst_buf_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_362           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend_i_i     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_364           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_365           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_366           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
tmp_37_i_i             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_39_i_i             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_i_i                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
tmp4_i_i               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
tmp2_i_i               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
global_weight_offset   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000110000000000000000]
tmp_40_i_i             (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_393           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47_i_i             (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_395           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_i_i              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast_i_i         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_i_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50_i_i             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
tmp_18_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
tmp_43_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
tmp_26                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_weight_V_offs_2 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum4_i_i               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_51_i_i             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_add_i_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
sum4_cast_i_i          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_4   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
tmp_59_add_i32_shr_i   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
tmp_69_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000]
global_bias_V_addr_7   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_424           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar8_i_i            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000]
exitcond5_i_i          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next4_i_i       (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_428           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_4_1 (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000]
burstread_rbegin4_i_s  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_431           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_432           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar9_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_burst_buf2_V_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_435           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend78_i_i   (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_437           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_438           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_439           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_cast_i_i        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_weight_V_offs_1 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_i_i                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
tmp_44_i_i             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
tmp_46_i_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52_add_i_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52_add_i32_shr_i   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000]
sum_cast_i_i           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_3   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000]
tmp_64_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000]
global_bias_V_addr_6   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_459           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar6_i_i            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
exitcond4_i_i          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next3_i_i       (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_463           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_bias_V_addr_3_1 (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
burstread_rbegin3_i_s  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_466           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_467           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar7_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_burst_buf2_V_s  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_470           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend64_i_i   (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_472           (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_473           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_474           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_476           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_477           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_478           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_483           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_484           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_485           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_486           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_487           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_488           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_489           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_num_iter            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
in_h_iter              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
in_w_iter              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_56_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_num_iter           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_53_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_54_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_55_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_57_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
layer_iter             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
sel_tmp6_demorgan_i_s  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
sel_tmp13_demorgan_i   (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_58_i_i             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i_i           (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i_i           (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i_i           (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i_i           (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i_i            (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i_i           (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i_i            (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond1_i_i           (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i_i              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel_i_i             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond2_i_i           (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel1_i_i            (select           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
newSel2_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel3_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel4_i_i            (select           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
newSel5_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel6_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel7_i_i            (select           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
newSel8_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel9_i_i            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel10_i_i           (select           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
newSel11_i_i           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newSel12_i_i           (select           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sel_tmp9_i_i           (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56_not_i_i         (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_sel_tmp_i_i        (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58_not_i_i         (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_sel_tmp1_i_i       (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp6_i_i               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i_i           (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
layer_start_be_i_i     (or               ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_55_not_i_i         (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_sel_tmp2_i_i       (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp7_i_i               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp9_i_i               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
done_be_i_i            (and              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_540           (br               ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="global_weight_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="global_bias_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_bias_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_config_in_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_config_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_conv_weight_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_weight_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_gamma_conv_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_gamma_conv_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_beta_conv_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_beta_conv_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_config_out_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_config_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i58P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_beta_conv_s"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_gamma_conv"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str920"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_weight_bur"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_load_conv_wei"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_load_bias_wri"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="192" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="weight_burst_buf2_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_burst_buf2_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="beta_conv_burst_buf_s_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_conv_burst_buf_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gamma_conv_burst_buf_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gamma_conv_burst_buf/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="global_weight_V_offs_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="58" slack="0"/>
<pin id="218" dir="0" index="1" bw="58" slack="0"/>
<pin id="219" dir="1" index="2" bw="58" slack="63"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_weight_V_offs/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="global_bias_V_offset_1_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="58" slack="0"/>
<pin id="224" dir="0" index="1" bw="58" slack="0"/>
<pin id="225" dir="1" index="2" bw="58" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_offset_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="192" slack="0"/>
<pin id="230" dir="0" index="1" bw="192" slack="0"/>
<pin id="231" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/1 tmp_V_5/2 tmp_V_6/3 tmp_V_9/4 tmp_V_8/5 tmp_V_10/11 tmp_V_11/12 tmp_V_12/13 tmp_V_13/14 tmp_V_14/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="192" slack="0"/>
<pin id="237" dir="0" index="2" bw="192" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/1 StgValue_125/2 StgValue_128/3 StgValue_131/4 StgValue_135/5 StgValue_136/6 StgValue_137/7 StgValue_138/8 StgValue_139/9 StgValue_159/10 StgValue_171/11 StgValue_175/12 StgValue_178/13 StgValue_181/14 StgValue_184/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_readreq_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="512" slack="0"/>
<pin id="245" dir="0" index="2" bw="13" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_bias_V_addr_i/29 "/>
</bind>
</comp>

<comp id="248" class="1004" name="global_bias_V_addr_r_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="512" slack="0"/>
<pin id="250" dir="0" index="1" bw="512" slack="8"/>
<pin id="251" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_addr_r/37 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_readreq_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="512" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="10"/>
<pin id="257" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_bias_V_addr_2_1/41 "/>
</bind>
</comp>

<comp id="259" class="1004" name="global_bias_V_addr_2_2_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="0" index="1" bw="512" slack="8"/>
<pin id="262" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_addr_2_2/49 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="512" slack="0"/>
<pin id="267" dir="0" index="2" bw="13" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_bias_V_addr_1_1/55 "/>
</bind>
</comp>

<comp id="270" class="1004" name="global_bias_V_addr_1_2_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="0"/>
<pin id="272" dir="0" index="1" bw="512" slack="8"/>
<pin id="273" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_addr_1_2/63 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_readreq_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="512" slack="0"/>
<pin id="278" dir="0" index="2" bw="26" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_bias_V_addr_7/83 "/>
</bind>
</comp>

<comp id="281" class="1004" name="global_bias_V_addr_4_1_read_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="512" slack="0"/>
<pin id="283" dir="0" index="1" bw="512" slack="8"/>
<pin id="284" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_addr_4_1/91 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_readreq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="512" slack="0"/>
<pin id="289" dir="0" index="2" bw="26" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_bias_V_addr_6/97 "/>
</bind>
</comp>

<comp id="292" class="1004" name="global_bias_V_addr_3_1_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="512" slack="0"/>
<pin id="294" dir="0" index="1" bw="512" slack="8"/>
<pin id="295" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_addr_3_1/105 "/>
</bind>
</comp>

<comp id="297" class="1004" name="beta_conv_burst_buf_2_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="13" slack="0"/>
<pin id="301" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_conv_burst_buf_2/38 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="512" slack="1"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/38 StgValue_362/64 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gamma_conv_burst_buf_2_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="13" slack="0"/>
<pin id="313" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_conv_burst_buf_2/50 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="512" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_305/50 StgValue_329/53 "/>
</bind>
</comp>

<comp id="321" class="1004" name="gamma_conv_burst_buf_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="3" slack="0"/>
<pin id="325" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_conv_burst_buf_1/53 "/>
</bind>
</comp>

<comp id="329" class="1004" name="beta_conv_burst_buf_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="13" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_conv_burst_buf_1/64 "/>
</bind>
</comp>

<comp id="336" class="1004" name="weight_burst_buf2_V_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="26" slack="0"/>
<pin id="340" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_burst_buf2_V_1/92 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="512" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_435/92 StgValue_470/106 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weight_burst_buf2_V_s_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="26" slack="0"/>
<pin id="352" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_burst_buf2_V_s/106 "/>
</bind>
</comp>

<comp id="355" class="1005" name="op_assign_i_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op_assign_i_i (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="op_assign_i_i_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op_assign_i_i/11 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_op_assign_i_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_i_i (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_op_assign_i_i_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_i_i/11 "/>
</bind>
</comp>

<comp id="379" class="1005" name="in_h_iter_i_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter_i_i (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="in_h_iter_i_i_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="32" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="32" slack="65"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h_iter_i_i/11 "/>
</bind>
</comp>

<comp id="391" class="1005" name="in_w_iter_i_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter_i_i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="in_w_iter_i_i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="32" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="32" slack="65"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w_iter_i_i/11 "/>
</bind>
</comp>

<comp id="403" class="1005" name="layer_iter_i_i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_iter_i_i (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="layer_iter_i_i_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="32" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="32" slack="66"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_iter_i_i/11 "/>
</bind>
</comp>

<comp id="415" class="1005" name="layer_start_i_i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer_start_i_i (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="layer_start_i_i_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_start_i_i/11 "/>
</bind>
</comp>

<comp id="427" class="1005" name="done_i_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_i_i (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="done_i_i_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_i_i/11 "/>
</bind>
</comp>

<comp id="438" class="1005" name="layer_start_1_i_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="11"/>
<pin id="440" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="layer_start_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="layer_start_1_i_i_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="11"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="15"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="1" slack="52"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_start_1_i_i/26 "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar1_i_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="1"/>
<pin id="453" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar1_i_i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar1_i_i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="13" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1_i_i/36 "/>
</bind>
</comp>

<comp id="463" class="1005" name="indvar4_i_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="1"/>
<pin id="465" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar4_i_i (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="indvar4_i_i_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="13" slack="0"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4_i_i/48 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_i_i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="1"/>
<pin id="477" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_i_i_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/53 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_i_i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="1"/>
<pin id="488" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_i_i (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvar_i_i_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="13" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_i_i/62 "/>
</bind>
</comp>

<comp id="498" class="1005" name="indvar8_i_i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="26" slack="1"/>
<pin id="500" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar8_i_i (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="indvar8_i_i_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="26" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8_i_i/90 "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar6_i_i_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="26" slack="1"/>
<pin id="512" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar6_i_i (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar6_i_i_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="26" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar6_i_i/104 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_weight_load_conv_wei_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="256" slack="0"/>
<pin id="526" dir="0" index="3" bw="192" slack="58"/>
<pin id="527" dir="0" index="4" bw="192" slack="59"/>
<pin id="528" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_475/107 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_weight_load_bias_wri_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="0" slack="0"/>
<pin id="533" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="256" slack="0"/>
<pin id="535" dir="0" index="3" bw="192" slack="49"/>
<pin id="536" dir="0" index="4" bw="192" slack="60"/>
<pin id="537" dir="0" index="5" bw="32" slack="64"/>
<pin id="538" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_479/108 StgValue_481/108 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_weight_load_bias_wri_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="0" slack="0"/>
<pin id="544" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="256" slack="0"/>
<pin id="546" dir="0" index="3" bw="192" slack="49"/>
<pin id="547" dir="0" index="4" bw="192" slack="60"/>
<pin id="548" dir="0" index="5" bw="32" slack="64"/>
<pin id="549" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_480/108 StgValue_482/108 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="192" slack="0"/>
<pin id="555" dir="0" index="1" bw="192" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/1 StgValue_172/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="192" slack="0"/>
<pin id="560" dir="0" index="1" bw="192" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/2 StgValue_176/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="192" slack="0"/>
<pin id="565" dir="0" index="1" bw="192" slack="2"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/3 StgValue_179/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="192" slack="0"/>
<pin id="570" dir="0" index="1" bw="192" slack="3"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/4 StgValue_182/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="28" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="2"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/82 tmp_25/95 "/>
</bind>
</comp>

<comp id="582" class="1004" name="LAYER_BATCH_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="192" slack="0"/>
<pin id="585" dir="0" index="2" bw="9" slack="0"/>
<pin id="586" dir="0" index="3" bw="9" slack="0"/>
<pin id="587" dir="1" index="4" bw="32" slack="74"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_BATCH_V/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Val2_3_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="192" slack="14"/>
<pin id="594" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/15 "/>
</bind>
</comp>

<comp id="595" class="1004" name="LAYER_IN_NUM_T_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="192" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="8" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_NUM_T_V/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="LAYER_OUT_NUM_T_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="192" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="0" index="3" bw="8" slack="0"/>
<pin id="610" dir="1" index="4" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_T_V/15 "/>
</bind>
</comp>

<comp id="615" class="1004" name="LAYER_IN_H_T_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="192" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="0" index="3" bw="8" slack="0"/>
<pin id="620" dir="1" index="4" bw="32" slack="61"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_H_T_V/15 "/>
</bind>
</comp>

<comp id="625" class="1004" name="LAYER_IN_W_T_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="192" slack="0"/>
<pin id="628" dir="0" index="2" bw="9" slack="0"/>
<pin id="629" dir="0" index="3" bw="9" slack="0"/>
<pin id="630" dir="1" index="4" bw="32" slack="61"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_T_V/15 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="192" slack="0"/>
<pin id="638" dir="0" index="2" bw="3" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_17_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="192" slack="0"/>
<pin id="646" dir="0" index="2" bw="4" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_18_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="192" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_19_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="192" slack="0"/>
<pin id="662" dir="0" index="2" bw="5" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_20_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="192" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Val2_2_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="192" slack="15"/>
<pin id="677" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/16 "/>
</bind>
</comp>

<comp id="678" class="1004" name="weight_offset2_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="192" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="0" index="3" bw="7" slack="0"/>
<pin id="683" dir="1" index="4" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_offset2_2/16 "/>
</bind>
</comp>

<comp id="688" class="1004" name="beta_depth_offset_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="192" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="0" index="3" bw="8" slack="0"/>
<pin id="693" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="beta_depth_offset/16 "/>
</bind>
</comp>

<comp id="698" class="1004" name="FILTER_S1_V_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="192" slack="0"/>
<pin id="701" dir="0" index="2" bw="9" slack="0"/>
<pin id="702" dir="0" index="3" bw="9" slack="0"/>
<pin id="703" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FILTER_S1_V/16 "/>
</bind>
</comp>

<comp id="708" class="1004" name="FILTER_S2_V_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="192" slack="0"/>
<pin id="711" dir="0" index="2" bw="9" slack="0"/>
<pin id="712" dir="0" index="3" bw="9" slack="0"/>
<pin id="713" dir="1" index="4" bw="16" slack="36"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FILTER_S2_V/16 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_21_i_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_i/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Val2_s_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="192" slack="18"/>
<pin id="724" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/19 "/>
</bind>
</comp>

<comp id="725" class="1004" name="LAYER_IN_NUM_HW_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="192" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LAYER_IN_NUM_HW_V/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="LAYER_OUT_NUM_HW_V_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="192" slack="0"/>
<pin id="732" dir="0" index="2" bw="7" slack="0"/>
<pin id="733" dir="0" index="3" bw="7" slack="0"/>
<pin id="734" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_HW_V/19 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_21_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="192" slack="0"/>
<pin id="741" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="1"/>
<pin id="746" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_i_i/19 "/>
</bind>
</comp>

<comp id="748" class="1004" name="factor_i_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="31" slack="6"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="factor_i_i/25 "/>
</bind>
</comp>

<comp id="755" class="1004" name="beta_conv_offset_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="9"/>
<pin id="758" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="beta_conv_offset/25 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Val2_1_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="192" slack="25"/>
<pin id="762" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/26 "/>
</bind>
</comp>

<comp id="763" class="1004" name="LAYER_IN_NUM_V_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="192" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LAYER_IN_NUM_V/26 "/>
</bind>
</comp>

<comp id="767" class="1004" name="LAYER_OUT_NUM_V_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="192" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="32" slack="51"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_V/26 "/>
</bind>
</comp>

<comp id="777" class="1004" name="LAYER_IN_H_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="192" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="0"/>
<pin id="781" dir="0" index="3" bw="8" slack="0"/>
<pin id="782" dir="1" index="4" bw="32" slack="51"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_H_V/26 "/>
</bind>
</comp>

<comp id="787" class="1004" name="LAYER_IN_W_V_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="192" slack="0"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="0" index="3" bw="8" slack="0"/>
<pin id="792" dir="1" index="4" bw="32" slack="51"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_V/26 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bias_en_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="11"/>
<pin id="799" dir="0" index="1" bw="1" slack="11"/>
<pin id="800" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bias_en/26 "/>
</bind>
</comp>

<comp id="801" class="1004" name="norm_depth_en_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="11"/>
<pin id="803" dir="0" index="1" bw="1" slack="11"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="norm_depth_en/26 "/>
</bind>
</comp>

<comp id="805" class="1004" name="norm_conv_en_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="11"/>
<pin id="807" dir="0" index="1" bw="1" slack="11"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="norm_conv_en/26 "/>
</bind>
</comp>

<comp id="809" class="1004" name="gamma_conv_offset_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="7"/>
<pin id="811" dir="0" index="1" bw="32" slack="1"/>
<pin id="812" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gamma_conv_offset/26 "/>
</bind>
</comp>

<comp id="813" class="1004" name="gamma_conv_offset_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="7"/>
<pin id="815" dir="0" index="1" bw="32" slack="10"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gamma_conv_offset_1/26 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_0575_0_i_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="10"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0575_0_i_i/26 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_i_i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/26 "/>
</bind>
</comp>

<comp id="832" class="1004" name="beta_conv_offset_1_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="1"/>
<pin id="835" dir="0" index="2" bw="32" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="beta_conv_offset_1_i/26 "/>
</bind>
</comp>

<comp id="839" class="1004" name="gamma_conv_offset_1_s_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gamma_conv_offset_1_s/26 "/>
</bind>
</comp>

<comp id="847" class="1004" name="weight_offset2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="10"/>
<pin id="849" dir="0" index="1" bw="32" slack="1"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weight_offset2/26 "/>
</bind>
</comp>

<comp id="851" class="1004" name="weight_offset2_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="11"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="0" index="2" bw="32" slack="10"/>
<pin id="855" dir="1" index="3" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="weight_offset2_1/26 "/>
</bind>
</comp>

<comp id="857" class="1004" name="lhs_V_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="15"/>
<pin id="859" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/26 "/>
</bind>
</comp>

<comp id="861" class="1004" name="rhs_V_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="11"/>
<pin id="863" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/26 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ret_V_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="16" slack="0"/>
<pin id="867" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/26 "/>
</bind>
</comp>

<comp id="870" class="1004" name="lhs_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="15"/>
<pin id="872" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/26 "/>
</bind>
</comp>

<comp id="874" class="1004" name="rhs_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="11"/>
<pin id="876" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/26 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="0"/>
<pin id="880" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/26 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_24_i_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i_i/27 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_25_i_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="33" slack="1"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i_i/27 "/>
</bind>
</comp>

<comp id="891" class="1004" name="global_bias_offset_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="16"/>
<pin id="893" dir="0" index="1" bw="32" slack="1"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_bias_offset_1/27 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_22_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="28" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="4" slack="0"/>
<pin id="900" dir="0" index="3" bw="6" slack="0"/>
<pin id="901" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/27 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_27_cast_i_i_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="28" slack="1"/>
<pin id="908" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast_i_i/28 "/>
</bind>
</comp>

<comp id="909" class="1004" name="global_bias_V_offset_3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="58" slack="27"/>
<pin id="911" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_bias_V_offset_3/28 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sum1_i_i_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="58" slack="0"/>
<pin id="914" dir="0" index="1" bw="28" slack="0"/>
<pin id="915" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1_i_i/28 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_29_i_i_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="18" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="13"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_i_i/28 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_34_cast_i_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="18" slack="0"/>
<pin id="927" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast_i_i/28 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_34_add_i_i_i_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="18" slack="0"/>
<pin id="931" dir="0" index="1" bw="7" slack="0"/>
<pin id="932" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_add_i_i_i/28 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_34_add_i32_shr_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="13" slack="0"/>
<pin id="937" dir="0" index="1" bw="19" slack="0"/>
<pin id="938" dir="0" index="2" bw="4" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34_add_i32_shr_i/28 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sum1_cast_i_i_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="59" slack="1"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast_i_i/29 "/>
</bind>
</comp>

<comp id="948" class="1004" name="global_bias_V_addr_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="512" slack="0"/>
<pin id="950" dir="0" index="1" bw="59" slack="0"/>
<pin id="951" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_bias_V_addr/29 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_34_add_i32_shr_c_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="13" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_add_i32_shr_c/29 "/>
</bind>
</comp>

<comp id="959" class="1004" name="exitcond1_i_i_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="13" slack="0"/>
<pin id="961" dir="0" index="1" bw="13" slack="8"/>
<pin id="962" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/36 "/>
</bind>
</comp>

<comp id="964" class="1004" name="indvar_next1_i_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="13" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1_i_i/36 "/>
</bind>
</comp>

<comp id="970" class="1004" name="indvar2_i_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="13" slack="2"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar2_i_i/38 "/>
</bind>
</comp>

<comp id="975" class="1004" name="global_bias_offset_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="26"/>
<pin id="977" dir="0" index="1" bw="32" slack="11"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_bias_offset_2/39 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_24_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="28" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="0" index="2" bw="4" slack="0"/>
<pin id="984" dir="0" index="3" bw="6" slack="0"/>
<pin id="985" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/39 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_35_cast_i_i_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="28" slack="1"/>
<pin id="992" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast_i_i/40 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sum3_i_i_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="58" slack="10"/>
<pin id="995" dir="0" index="1" bw="28" slack="0"/>
<pin id="996" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i_i/40 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sum3_cast_i_i_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="59" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast_i_i/41 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="global_bias_V_addr_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="512" slack="0"/>
<pin id="1003" dir="0" index="1" bw="59" slack="0"/>
<pin id="1004" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_bias_V_addr_2/41 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="exitcond3_i_i_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="13" slack="0"/>
<pin id="1010" dir="0" index="1" bw="13" slack="18"/>
<pin id="1011" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i_i/48 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="indvar_next2_i_i_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2_i_i/48 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="indvar5_i_i_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="13" slack="2"/>
<pin id="1021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar5_i_i/50 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="grp_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="36"/>
<pin id="1026" dir="0" index="1" bw="32" slack="28"/>
<pin id="1027" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37_i_i/51 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_38_i_i_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="32"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_i_i/51 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="grp_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="36"/>
<pin id="1034" dir="0" index="1" bw="16" slack="0"/>
<pin id="1035" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_39_i_i/51 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_22_i_i_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_i_i/52 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_23_i_i_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="33" slack="1"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i_i/52 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="global_bias_offset_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="11"/>
<pin id="1048" dir="0" index="1" bw="32" slack="16"/>
<pin id="1049" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_bias_offset/52 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="exitcond_i_i_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="3" slack="0"/>
<pin id="1053" dir="0" index="1" bw="3" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/53 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="i_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/53 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_33_i_i_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="3" slack="0"/>
<pin id="1065" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_i_i/53 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_23_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="28" slack="0"/>
<pin id="1070" dir="0" index="1" bw="32" slack="2"/>
<pin id="1071" dir="0" index="2" bw="4" slack="0"/>
<pin id="1072" dir="0" index="3" bw="6" slack="0"/>
<pin id="1073" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/54 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_31_cast_i_i_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="28" slack="0"/>
<pin id="1079" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast_i_i/54 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="global_bias_V_offset_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="58" slack="28"/>
<pin id="1083" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_bias_V_offset_2/54 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sum9_i_i_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="58" slack="0"/>
<pin id="1086" dir="0" index="1" bw="28" slack="0"/>
<pin id="1087" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9_i_i/54 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_32_i_i_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="18" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="14"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32_i_i/54 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_40_cast_i_i_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="18" slack="0"/>
<pin id="1099" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast_i_i/54 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_40_add_i_i_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="18" slack="0"/>
<pin id="1103" dir="0" index="1" bw="7" slack="0"/>
<pin id="1104" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40_add_i_i/54 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_40_add_i32_shr_i_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="13" slack="0"/>
<pin id="1109" dir="0" index="1" bw="19" slack="0"/>
<pin id="1110" dir="0" index="2" bw="4" slack="0"/>
<pin id="1111" dir="0" index="3" bw="6" slack="0"/>
<pin id="1112" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40_add_i32_shr_i/54 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sum9_cast_i_i_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="59" slack="1"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast_i_i/55 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="global_bias_V_addr_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="512" slack="0"/>
<pin id="1122" dir="0" index="1" bw="59" slack="0"/>
<pin id="1123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_bias_V_addr_1/55 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_40_add_i32_shr_c_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="13" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_add_i32_shr_c/55 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="exitcond2_i_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="13" slack="0"/>
<pin id="1133" dir="0" index="1" bw="13" slack="8"/>
<pin id="1134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i/62 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="indvar_next_i_i_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="13" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_i_i/62 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="indvar3_i_i_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="13" slack="2"/>
<pin id="1144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar3_i_i/64 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_36_i_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="36"/>
<pin id="1149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_i_i/70 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_i_i_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="0" index="1" bw="32" slack="1"/>
<pin id="1153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i/72 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="0" index="1" bw="32" slack="1"/>
<pin id="1157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2_i_i/73 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="global_weight_offset_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="36"/>
<pin id="1160" dir="0" index="1" bw="32" slack="1"/>
<pin id="1161" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_weight_offset/80 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_40_i_i_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="46"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40_i_i/80 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_47_i_i_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="46"/>
<pin id="1169" dir="0" index="1" bw="3" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47_i_i/80 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="p_shl_i_i_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="21" slack="0"/>
<pin id="1174" dir="0" index="1" bw="16" slack="47"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/80 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_shl_cast_i_i_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="21" slack="0"/>
<pin id="1181" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i_i/80 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="p_shl1_i_i_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="18" slack="0"/>
<pin id="1185" dir="0" index="1" bw="16" slack="47"/>
<pin id="1186" dir="0" index="2" bw="1" slack="0"/>
<pin id="1187" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i_i/80 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="p_shl1_cast_i_i_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="18" slack="0"/>
<pin id="1192" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i_i/80 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_18_i_i_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="47"/>
<pin id="1196" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_i_i/80 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_43_i_i_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="47"/>
<pin id="1199" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i_i/80 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="tmp_49_cast_i_i_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="28" slack="0"/>
<pin id="1202" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast_i_i/82 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="global_weight_V_offs_2_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="58" slack="63"/>
<pin id="1206" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_weight_V_offs_2/82 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sum4_i_i_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="58" slack="0"/>
<pin id="1209" dir="0" index="1" bw="28" slack="0"/>
<pin id="1210" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_i_i/82 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sum4_cast_i_i_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="59" slack="1"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast_i_i/83 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="global_bias_V_addr_4_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="512" slack="0"/>
<pin id="1218" dir="0" index="1" bw="59" slack="0"/>
<pin id="1219" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_bias_V_addr_4/83 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_59_add_i32_shr_i_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="26" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="1"/>
<pin id="1226" dir="0" index="2" bw="4" slack="0"/>
<pin id="1227" dir="0" index="3" bw="6" slack="0"/>
<pin id="1228" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59_add_i32_shr_i/83 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_69_i_i_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="26" slack="0"/>
<pin id="1234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_i_i/83 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="exitcond5_i_i_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="26" slack="0"/>
<pin id="1239" dir="0" index="1" bw="26" slack="7"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i_i/90 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="indvar_next4_i_i_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="26" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next4_i_i/90 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="indvar9_i_i_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="26" slack="2"/>
<pin id="1250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar9_i_i/92 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_42_cast_i_i_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="28" slack="0"/>
<pin id="1255" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast_i_i/95 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="global_weight_V_offs_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="58" slack="63"/>
<pin id="1259" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_weight_V_offs_1/95 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sum_i_i_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="58" slack="0"/>
<pin id="1262" dir="0" index="1" bw="28" slack="0"/>
<pin id="1263" dir="1" index="2" bw="59" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/95 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_46_i_i_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="0"/>
<pin id="1268" dir="0" index="1" bw="30" slack="1"/>
<pin id="1269" dir="0" index="2" bw="1" slack="0"/>
<pin id="1270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_i_i/96 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_52_add_i_i_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="7" slack="0"/>
<pin id="1276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52_add_i_i/96 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_52_add_i32_shr_i_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="26" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="0"/>
<pin id="1282" dir="0" index="2" bw="4" slack="0"/>
<pin id="1283" dir="0" index="3" bw="6" slack="0"/>
<pin id="1284" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52_add_i32_shr_i/96 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sum_cast_i_i_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="59" slack="2"/>
<pin id="1291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_i_i/97 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="global_bias_V_addr_3_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="512" slack="0"/>
<pin id="1294" dir="0" index="1" bw="59" slack="0"/>
<pin id="1295" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_bias_V_addr_3/97 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="tmp_64_i_i_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="26" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_i_i/97 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="exitcond4_i_i_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="26" slack="0"/>
<pin id="1305" dir="0" index="1" bw="26" slack="8"/>
<pin id="1306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i_i/104 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="indvar_next3_i_i_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="26" slack="0"/>
<pin id="1310" dir="0" index="1" bw="1" slack="0"/>
<pin id="1311" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3_i_i/104 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="indvar7_i_i_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="26" slack="2"/>
<pin id="1316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar7_i_i/106 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_52_i_i_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="16" slack="61"/>
<pin id="1321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_i_i/109 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="in_num_iter_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="65"/>
<pin id="1325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_num_iter/109 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="in_h_iter_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="65"/>
<pin id="1330" dir="0" index="1" bw="32" slack="61"/>
<pin id="1331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_iter/109 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="in_w_iter_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="65"/>
<pin id="1335" dir="0" index="1" bw="32" slack="61"/>
<pin id="1336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_iter/109 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_56_i_i_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="61"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_i_i/109 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="out_num_iter_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="0"/>
<pin id="1343" dir="0" index="1" bw="32" slack="65"/>
<pin id="1344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_num_iter/109 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_53_i_i_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="0" index="1" bw="32" slack="51"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i_i/110 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_54_i_i_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="0" index="1" bw="32" slack="51"/>
<pin id="1354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54_i_i/110 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_55_i_i_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="0" index="1" bw="32" slack="51"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55_i_i/110 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_57_i_i_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="0" index="1" bw="32" slack="51"/>
<pin id="1362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57_i_i/110 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="layer_iter_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="66"/>
<pin id="1365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_iter/110 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sel_tmp6_demorgan_i_s_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan_i_s/110 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sel_tmp13_demorgan_i_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan_i/110 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_58_i_i_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="0" index="1" bw="32" slack="74"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58_i_i/111 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="sel_tmp1_i_i_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1_i_i/111 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="sel_tmp2_i_i_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="0" index="1" bw="1" slack="0"/>
<pin id="1393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2_i_i/111 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="sel_tmp6_i_i_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6_i_i/111 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="sel_tmp7_i_i_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="0" index="1" bw="1" slack="0"/>
<pin id="1403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i_i/111 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="sel_tmp_i_i_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="0" index="1" bw="1" slack="0"/>
<pin id="1408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp_i_i/111 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="sel_tmp8_i_i_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="0" index="1" bw="1" slack="0"/>
<pin id="1413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i_i/111 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="or_cond_i_i_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="0"/>
<pin id="1417" dir="0" index="1" bw="1" slack="0"/>
<pin id="1418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i_i/111 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="or_cond1_i_i_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="0"/>
<pin id="1423" dir="0" index="1" bw="1" slack="1"/>
<pin id="1424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i_i/111 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp_5_i_i_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5_i_i/111 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="newSel_i_i_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="0" index="2" bw="32" slack="2"/>
<pin id="1436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_i_i/111 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="or_cond2_i_i_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2_i_i/111 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="newSel1_i_i_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1447" dir="0" index="1" bw="32" slack="0"/>
<pin id="1448" dir="0" index="2" bw="1" slack="0"/>
<pin id="1449" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1_i_i/111 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="newSel2_i_i_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="32" slack="2"/>
<pin id="1456" dir="0" index="2" bw="32" slack="67"/>
<pin id="1457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2_i_i/111 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="newSel3_i_i_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="0"/>
<pin id="1462" dir="0" index="1" bw="32" slack="0"/>
<pin id="1463" dir="0" index="2" bw="32" slack="67"/>
<pin id="1464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3_i_i/111 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="newSel4_i_i_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="0"/>
<pin id="1470" dir="0" index="1" bw="32" slack="0"/>
<pin id="1471" dir="0" index="2" bw="1" slack="0"/>
<pin id="1472" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4_i_i/111 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="newSel5_i_i_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="0"/>
<pin id="1478" dir="0" index="1" bw="32" slack="2"/>
<pin id="1479" dir="0" index="2" bw="32" slack="67"/>
<pin id="1480" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5_i_i/111 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="newSel6_i_i_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="0" index="2" bw="32" slack="0"/>
<pin id="1487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6_i_i/111 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="newSel7_i_i_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="0" index="2" bw="1" slack="0"/>
<pin id="1495" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7_i_i/111 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="newSel8_i_i_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="0"/>
<pin id="1501" dir="0" index="1" bw="1" slack="0"/>
<pin id="1502" dir="0" index="2" bw="32" slack="2"/>
<pin id="1503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8_i_i/111 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="newSel9_i_i_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="0"/>
<pin id="1509" dir="0" index="2" bw="32" slack="67"/>
<pin id="1510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9_i_i/111 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="newSel10_i_i_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="32" slack="0"/>
<pin id="1517" dir="0" index="2" bw="1" slack="0"/>
<pin id="1518" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel10_i_i/111 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="newSel11_i_i_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="0" index="2" bw="32" slack="1"/>
<pin id="1526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel11_i_i/111 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="newSel12_i_i_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="67"/>
<pin id="1532" dir="0" index="2" bw="32" slack="0"/>
<pin id="1533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel12_i_i/111 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="sel_tmp9_i_i_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="0"/>
<pin id="1539" dir="0" index="1" bw="1" slack="0"/>
<pin id="1540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9_i_i/111 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="tmp_56_not_i_i_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="1"/>
<pin id="1545" dir="0" index="1" bw="1" slack="0"/>
<pin id="1546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_56_not_i_i/111 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="not_sel_tmp_i_i_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="0" index="1" bw="1" slack="0"/>
<pin id="1551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp_i_i/111 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="tmp_58_not_i_i_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="1"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_58_not_i_i/111 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="not_sel_tmp1_i_i_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="0" index="1" bw="1" slack="0"/>
<pin id="1561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp1_i_i/111 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="tmp6_i_i_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="0"/>
<pin id="1565" dir="0" index="1" bw="1" slack="0"/>
<pin id="1566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6_i_i/111 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="sel_tmp3_i_i_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="0"/>
<pin id="1571" dir="0" index="1" bw="1" slack="0"/>
<pin id="1572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i_i/111 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="layer_start_be_i_i_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="52"/>
<pin id="1577" dir="0" index="1" bw="1" slack="0"/>
<pin id="1578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="layer_start_be_i_i/111 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="tmp_55_not_i_i_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="1" slack="1"/>
<pin id="1583" dir="0" index="1" bw="1" slack="0"/>
<pin id="1584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_55_not_i_i/111 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="not_sel_tmp2_i_i_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="1"/>
<pin id="1588" dir="0" index="1" bw="1" slack="0"/>
<pin id="1589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp2_i_i/111 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="tmp7_i_i_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7_i_i/111 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="tmp9_i_i_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9_i_i/111 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="done_be_i_i_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="0"/>
<pin id="1605" dir="0" index="1" bw="1" slack="0"/>
<pin id="1606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done_be_i_i/111 "/>
</bind>
</comp>

<comp id="1609" class="1007" name="grp_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="16" slack="0"/>
<pin id="1611" dir="0" index="1" bw="16" slack="0"/>
<pin id="1612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3_i_i/16 "/>
</bind>
</comp>

<comp id="1615" class="1007" name="grp_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="0"/>
<pin id="1617" dir="0" index="1" bw="16" slack="0"/>
<pin id="1618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4_i_i/70 "/>
</bind>
</comp>

<comp id="1621" class="1007" name="grp_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="18" slack="0"/>
<pin id="1623" dir="0" index="1" bw="21" slack="0"/>
<pin id="1624" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1625" dir="0" index="3" bw="32" slack="0"/>
<pin id="1626" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp_50_i_i/80 tmp_57_cast_i_i/80 tmp_51_i_i/80 tmp_59_add_i_i/82 "/>
</bind>
</comp>

<comp id="1630" class="1007" name="grp_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="0"/>
<pin id="1632" dir="0" index="1" bw="16" slack="0"/>
<pin id="1633" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_44_i_i/80 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="tmp_V_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="192" slack="3"/>
<pin id="1638" dir="1" index="1" bw="192" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_V_1_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="192" slack="2"/>
<pin id="1644" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="tmp_V_2_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="192" slack="1"/>
<pin id="1650" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="tmp_V_3_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="192" slack="0"/>
<pin id="1656" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="global_weight_V_offs_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="58" slack="63"/>
<pin id="1662" dir="1" index="1" bw="58" slack="63"/>
</pin_list>
<bind>
<opset="global_weight_V_offs "/>
</bind>
</comp>

<comp id="1666" class="1005" name="global_bias_V_offset_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="58" slack="27"/>
<pin id="1668" dir="1" index="1" bw="58" slack="27"/>
</pin_list>
<bind>
<opset="global_bias_V_offset_1 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="tmp_V_4_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="192" slack="5"/>
<pin id="1674" dir="1" index="1" bw="192" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="tmp_V_5_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="192" slack="5"/>
<pin id="1679" dir="1" index="1" bw="192" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="tmp_V_6_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="192" slack="5"/>
<pin id="1684" dir="1" index="1" bw="192" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="tmp_V_9_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="192" slack="5"/>
<pin id="1689" dir="1" index="1" bw="192" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="LAYER_BATCH_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="74"/>
<pin id="1694" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="LAYER_BATCH_V "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_V_8_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="192" slack="5"/>
<pin id="1699" dir="1" index="1" bw="192" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="p_Val2_3_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="192" slack="59"/>
<pin id="1704" dir="1" index="1" bw="192" slack="59"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="LAYER_IN_NUM_T_V_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="16" slack="11"/>
<pin id="1711" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_V "/>
</bind>
</comp>

<comp id="1719" class="1005" name="LAYER_OUT_NUM_T_V_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="13"/>
<pin id="1721" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_V "/>
</bind>
</comp>

<comp id="1728" class="1005" name="LAYER_IN_H_T_V_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="61"/>
<pin id="1730" dir="1" index="1" bw="32" slack="61"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_V "/>
</bind>
</comp>

<comp id="1733" class="1005" name="LAYER_IN_W_T_V_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="61"/>
<pin id="1735" dir="1" index="1" bw="32" slack="61"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_V "/>
</bind>
</comp>

<comp id="1738" class="1005" name="tmp_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="11"/>
<pin id="1740" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1744" class="1005" name="tmp_17_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="11"/>
<pin id="1746" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="tmp_18_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="1"/>
<pin id="1751" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="tmp_19_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="11"/>
<pin id="1757" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="tmp_20_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="11"/>
<pin id="1762" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="p_Val2_2_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="192" slack="58"/>
<pin id="1767" dir="1" index="1" bw="192" slack="58"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="weight_offset2_2_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="10"/>
<pin id="1772" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weight_offset2_2 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="beta_depth_offset_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="32" slack="9"/>
<pin id="1778" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="beta_depth_offset "/>
</bind>
</comp>

<comp id="1784" class="1005" name="FILTER_S2_V_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="36"/>
<pin id="1786" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opset="FILTER_S2_V "/>
</bind>
</comp>

<comp id="1791" class="1005" name="tmp_21_i_i_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="32" slack="1"/>
<pin id="1793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i_i "/>
</bind>
</comp>

<comp id="1797" class="1005" name="tmp3_i_i_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_i_i "/>
</bind>
</comp>

<comp id="1802" class="1005" name="LAYER_IN_NUM_HW_V_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="1"/>
<pin id="1804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_HW_V "/>
</bind>
</comp>

<comp id="1808" class="1005" name="LAYER_OUT_NUM_HW_V_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="7"/>
<pin id="1810" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_HW_V "/>
</bind>
</comp>

<comp id="1814" class="1005" name="tmp_21_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="31" slack="6"/>
<pin id="1816" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="beta_conv_offset_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="1"/>
<pin id="1821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_conv_offset "/>
</bind>
</comp>

<comp id="1825" class="1005" name="p_1_i_i_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_i_i "/>
</bind>
</comp>

<comp id="1830" class="1005" name="p_Val2_1_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="192" slack="49"/>
<pin id="1832" dir="1" index="1" bw="192" slack="49"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="LAYER_IN_NUM_V_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="32" slack="1"/>
<pin id="1838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_V "/>
</bind>
</comp>

<comp id="1843" class="1005" name="LAYER_OUT_NUM_V_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="32" slack="51"/>
<pin id="1845" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_V "/>
</bind>
</comp>

<comp id="1848" class="1005" name="LAYER_IN_H_V_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="51"/>
<pin id="1850" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_V "/>
</bind>
</comp>

<comp id="1853" class="1005" name="LAYER_IN_W_V_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="51"/>
<pin id="1855" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_V "/>
</bind>
</comp>

<comp id="1858" class="1005" name="bias_en_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="1" slack="21"/>
<pin id="1860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bias_en "/>
</bind>
</comp>

<comp id="1862" class="1005" name="norm_conv_en_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="1" slack="21"/>
<pin id="1864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="norm_conv_en "/>
</bind>
</comp>

<comp id="1866" class="1005" name="beta_conv_offset_1_i_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="32" slack="1"/>
<pin id="1868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_conv_offset_1_i "/>
</bind>
</comp>

<comp id="1871" class="1005" name="gamma_conv_offset_1_s_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="32" slack="11"/>
<pin id="1873" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gamma_conv_offset_1_s "/>
</bind>
</comp>

<comp id="1876" class="1005" name="weight_offset2_1_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="32" slack="36"/>
<pin id="1878" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="weight_offset2_1 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="ret_V_1_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="33" slack="1"/>
<pin id="1883" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="ret_V_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="33" slack="1"/>
<pin id="1888" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1891" class="1005" name="tmp_25_i_i_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="20"/>
<pin id="1893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25_i_i "/>
</bind>
</comp>

<comp id="1895" class="1005" name="tmp_22_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="28" slack="1"/>
<pin id="1897" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="global_bias_V_offset_3_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="59" slack="10"/>
<pin id="1902" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="global_bias_V_offset_3 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="sum1_i_i_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="59" slack="1"/>
<pin id="1907" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum1_i_i "/>
</bind>
</comp>

<comp id="1910" class="1005" name="tmp_34_add_i32_shr_i_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="13" slack="1"/>
<pin id="1912" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_add_i32_shr_i "/>
</bind>
</comp>

<comp id="1917" class="1005" name="global_bias_V_addr_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="512" slack="1"/>
<pin id="1919" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr "/>
</bind>
</comp>

<comp id="1923" class="1005" name="tmp_34_add_i32_shr_c_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="1"/>
<pin id="1925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_add_i32_shr_c "/>
</bind>
</comp>

<comp id="1929" class="1005" name="exitcond1_i_i_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="1" slack="1"/>
<pin id="1931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="1933" class="1005" name="indvar_next1_i_i_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="13" slack="0"/>
<pin id="1935" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1_i_i "/>
</bind>
</comp>

<comp id="1938" class="1005" name="global_bias_V_addr_r_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="512" slack="1"/>
<pin id="1940" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_r "/>
</bind>
</comp>

<comp id="1943" class="1005" name="tmp_24_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="28" slack="1"/>
<pin id="1945" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="sum3_i_i_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="59" slack="1"/>
<pin id="1950" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i_i "/>
</bind>
</comp>

<comp id="1953" class="1005" name="global_bias_V_addr_2_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="512" slack="1"/>
<pin id="1955" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_2 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="exitcond3_i_i_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="1"/>
<pin id="1961" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_i_i "/>
</bind>
</comp>

<comp id="1963" class="1005" name="indvar_next2_i_i_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="13" slack="0"/>
<pin id="1965" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2_i_i "/>
</bind>
</comp>

<comp id="1968" class="1005" name="global_bias_V_addr_2_2_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="512" slack="1"/>
<pin id="1970" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_2_2 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="tmp_38_i_i_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="1"/>
<pin id="1975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_i_i "/>
</bind>
</comp>

<comp id="1979" class="1005" name="tmp_23_i_i_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="1" slack="1"/>
<pin id="1981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23_i_i "/>
</bind>
</comp>

<comp id="1983" class="1005" name="global_bias_offset_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="32" slack="2"/>
<pin id="1985" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="global_bias_offset "/>
</bind>
</comp>

<comp id="1991" class="1005" name="i_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="3" slack="0"/>
<pin id="1993" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1996" class="1005" name="sum9_i_i_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="59" slack="1"/>
<pin id="1998" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum9_i_i "/>
</bind>
</comp>

<comp id="2001" class="1005" name="tmp_40_add_i32_shr_i_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="13" slack="1"/>
<pin id="2003" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_add_i32_shr_i "/>
</bind>
</comp>

<comp id="2007" class="1005" name="global_bias_V_addr_1_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="512" slack="1"/>
<pin id="2009" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_1 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="tmp_40_add_i32_shr_c_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="32" slack="1"/>
<pin id="2015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_add_i32_shr_c "/>
</bind>
</comp>

<comp id="2018" class="1005" name="exitcond2_i_i_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="1" slack="1"/>
<pin id="2020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i_i "/>
</bind>
</comp>

<comp id="2022" class="1005" name="indvar_next_i_i_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="13" slack="0"/>
<pin id="2024" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_i_i "/>
</bind>
</comp>

<comp id="2027" class="1005" name="global_bias_V_addr_1_2_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="512" slack="1"/>
<pin id="2029" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_1_2 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="tmp_36_i_i_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="32" slack="1"/>
<pin id="2034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_i_i "/>
</bind>
</comp>

<comp id="2038" class="1005" name="tmp_37_i_i_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="32" slack="1"/>
<pin id="2040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i_i "/>
</bind>
</comp>

<comp id="2043" class="1005" name="tmp_39_i_i_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="32" slack="1"/>
<pin id="2045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i_i "/>
</bind>
</comp>

<comp id="2048" class="1005" name="tmp_i_i_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="32" slack="1"/>
<pin id="2050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="2053" class="1005" name="tmp4_i_i_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="32" slack="1"/>
<pin id="2055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_i_i "/>
</bind>
</comp>

<comp id="2058" class="1005" name="tmp2_i_i_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="32" slack="1"/>
<pin id="2060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_i_i "/>
</bind>
</comp>

<comp id="2063" class="1005" name="global_weight_offset_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="32" slack="2"/>
<pin id="2065" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="global_weight_offset "/>
</bind>
</comp>

<comp id="2068" class="1005" name="tmp_40_i_i_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="1" slack="12"/>
<pin id="2070" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_40_i_i "/>
</bind>
</comp>

<comp id="2072" class="1005" name="tmp_47_i_i_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="1" slack="11"/>
<pin id="2074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_47_i_i "/>
</bind>
</comp>

<comp id="2076" class="1005" name="tmp_18_i_i_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="30" slack="1"/>
<pin id="2078" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i_i "/>
</bind>
</comp>

<comp id="2081" class="1005" name="tmp_43_i_i_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="30" slack="1"/>
<pin id="2083" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i_i "/>
</bind>
</comp>

<comp id="2086" class="1005" name="sum4_i_i_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="59" slack="1"/>
<pin id="2088" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum4_i_i "/>
</bind>
</comp>

<comp id="2091" class="1005" name="tmp_59_add_i_i_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="1"/>
<pin id="2093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_add_i_i "/>
</bind>
</comp>

<comp id="2096" class="1005" name="global_bias_V_addr_4_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="512" slack="1"/>
<pin id="2098" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_4 "/>
</bind>
</comp>

<comp id="2102" class="1005" name="tmp_59_add_i32_shr_i_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="26" slack="7"/>
<pin id="2104" dir="1" index="1" bw="26" slack="7"/>
</pin_list>
<bind>
<opset="tmp_59_add_i32_shr_i "/>
</bind>
</comp>

<comp id="2107" class="1005" name="tmp_69_i_i_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="32" slack="1"/>
<pin id="2109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69_i_i "/>
</bind>
</comp>

<comp id="2112" class="1005" name="exitcond5_i_i_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="1" slack="1"/>
<pin id="2114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i_i "/>
</bind>
</comp>

<comp id="2116" class="1005" name="indvar_next4_i_i_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="26" slack="0"/>
<pin id="2118" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next4_i_i "/>
</bind>
</comp>

<comp id="2121" class="1005" name="global_bias_V_addr_4_1_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="512" slack="1"/>
<pin id="2123" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_4_1 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="sum_i_i_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="59" slack="2"/>
<pin id="2128" dir="1" index="1" bw="59" slack="2"/>
</pin_list>
<bind>
<opset="sum_i_i "/>
</bind>
</comp>

<comp id="2131" class="1005" name="tmp_44_i_i_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="30" slack="1"/>
<pin id="2133" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i_i "/>
</bind>
</comp>

<comp id="2136" class="1005" name="tmp_52_add_i32_shr_i_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="26" slack="1"/>
<pin id="2138" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52_add_i32_shr_i "/>
</bind>
</comp>

<comp id="2142" class="1005" name="global_bias_V_addr_3_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="512" slack="1"/>
<pin id="2144" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_3 "/>
</bind>
</comp>

<comp id="2148" class="1005" name="tmp_64_i_i_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="32" slack="1"/>
<pin id="2150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64_i_i "/>
</bind>
</comp>

<comp id="2153" class="1005" name="exitcond4_i_i_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="1" slack="1"/>
<pin id="2155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i_i "/>
</bind>
</comp>

<comp id="2157" class="1005" name="indvar_next3_i_i_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="26" slack="0"/>
<pin id="2159" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3_i_i "/>
</bind>
</comp>

<comp id="2162" class="1005" name="global_bias_V_addr_3_1_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="512" slack="1"/>
<pin id="2164" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_addr_3_1 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="in_num_iter_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="32" slack="1"/>
<pin id="2169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_num_iter "/>
</bind>
</comp>

<comp id="2173" class="1005" name="in_h_iter_reg_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="32" slack="1"/>
<pin id="2175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter "/>
</bind>
</comp>

<comp id="2179" class="1005" name="in_w_iter_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="32" slack="1"/>
<pin id="2181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter "/>
</bind>
</comp>

<comp id="2185" class="1005" name="out_num_iter_reg_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="32" slack="1"/>
<pin id="2187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_num_iter "/>
</bind>
</comp>

<comp id="2191" class="1005" name="tmp_53_i_i_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="1"/>
<pin id="2193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_i_i "/>
</bind>
</comp>

<comp id="2198" class="1005" name="tmp_54_i_i_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="1" slack="1"/>
<pin id="2200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i_i "/>
</bind>
</comp>

<comp id="2204" class="1005" name="tmp_55_i_i_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="1" slack="1"/>
<pin id="2206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55_i_i "/>
</bind>
</comp>

<comp id="2210" class="1005" name="tmp_57_i_i_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="1" slack="1"/>
<pin id="2212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_i_i "/>
</bind>
</comp>

<comp id="2216" class="1005" name="layer_iter_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="32" slack="1"/>
<pin id="2218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_iter "/>
</bind>
</comp>

<comp id="2222" class="1005" name="sel_tmp6_demorgan_i_s_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="1" slack="1"/>
<pin id="2224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_demorgan_i_s "/>
</bind>
</comp>

<comp id="2228" class="1005" name="sel_tmp13_demorgan_i_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="1" slack="1"/>
<pin id="2230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp13_demorgan_i "/>
</bind>
</comp>

<comp id="2234" class="1005" name="newSel1_i_i_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="32" slack="1"/>
<pin id="2236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel1_i_i "/>
</bind>
</comp>

<comp id="2239" class="1005" name="newSel4_i_i_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="32" slack="1"/>
<pin id="2241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel4_i_i "/>
</bind>
</comp>

<comp id="2244" class="1005" name="newSel7_i_i_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="32" slack="1"/>
<pin id="2246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel7_i_i "/>
</bind>
</comp>

<comp id="2249" class="1005" name="newSel10_i_i_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="32" slack="1"/>
<pin id="2251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel10_i_i "/>
</bind>
</comp>

<comp id="2254" class="1005" name="newSel12_i_i_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="32" slack="1"/>
<pin id="2256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel12_i_i "/>
</bind>
</comp>

<comp id="2259" class="1005" name="layer_start_be_i_i_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="1" slack="1"/>
<pin id="2261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer_start_be_i_i "/>
</bind>
</comp>

<comp id="2264" class="1005" name="done_be_i_i_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="1"/>
<pin id="2266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_be_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="124" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="136" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="124" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="136" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="124" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="136" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="124" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="136" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="124" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="136" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="130" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="130" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="130" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="162" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="334"><net_src comp="130" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="341"><net_src comp="130" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="130" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="418"><net_src comp="68" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="415" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="454"><net_src comp="126" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="466"><net_src comp="126" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="478"><net_src comp="152" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="126" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="490" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="501"><net_src comp="174" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="502" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="513"><net_src comp="174" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="529"><net_src comp="182" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="8" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="539"><net_src comp="184" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="12" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="355" pin="1"/><net_sink comp="531" pin=5"/></net>

<net id="550"><net_src comp="184" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="10" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="552"><net_src comp="355" pin="1"/><net_sink comp="542" pin=5"/></net>

<net id="557"><net_src comp="228" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="228" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="228" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="228" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="108" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="110" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="26" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="228" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="28" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="601"><net_src comp="70" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="72" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="70" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="592" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="621"><net_src comp="26" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="592" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="80" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="631"><net_src comp="26" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="592" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="84" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="640"><net_src comp="88" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="592" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="88" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="592" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="88" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="592" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="16" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="88" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="592" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="88" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="592" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="94" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="684"><net_src comp="26" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="694"><net_src comp="26" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="72" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="78" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="675" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="84" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="714"><net_src comp="70" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="675" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="102" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="86" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="698" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="722" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="96" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="98" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="722" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="725" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="104" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="68" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="748" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="26" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="760" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="96" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="98" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="783"><net_src comp="26" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="760" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="72" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="78" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="26" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="760" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="80" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="82" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="822"><net_src comp="805" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="36" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="805" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="813" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="36" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="837"><net_src comp="801" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="817" pin="3"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="801" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="809" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="824" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="355" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="868"><net_src comp="857" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="355" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="881"><net_src comp="870" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="367" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="902"><net_src comp="106" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="891" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="108" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="110" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="906" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="112" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="114" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="928"><net_src comp="918" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="116" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="941"><net_src comp="118" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="120" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="122" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="952"><net_src comp="0" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="948" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="958"><net_src comp="955" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="963"><net_src comp="455" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="455" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="134" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="451" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="979"><net_src comp="367" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="986"><net_src comp="106" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="975" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="108" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="110" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="997"><net_src comp="990" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="0" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1007"><net_src comp="1001" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="1012"><net_src comp="467" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="467" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="134" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="463" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1028"><net_src comp="367" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1036"><net_src comp="355" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="367" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="479" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="154" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="479" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="158" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="479" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1074"><net_src comp="106" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="108" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1076"><net_src comp="110" pin="0"/><net_sink comp="1068" pin=3"/></net>

<net id="1080"><net_src comp="1068" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1077" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="112" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="114" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1100"><net_src comp="1090" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="116" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1113"><net_src comp="118" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="120" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="122" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1124"><net_src comp="0" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1126"><net_src comp="1120" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="1130"><net_src comp="1127" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1135"><net_src comp="490" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1140"><net_src comp="490" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="134" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="486" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1166"><net_src comp="164" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="166" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="168" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1178"><net_src comp="170" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1182"><net_src comp="1172" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="112" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="114" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1193"><net_src comp="1183" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1203"><net_src comp="573" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1211"><net_src comp="1204" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1200" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1220"><net_src comp="0" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1213" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="1216" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="1229"><net_src comp="172" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="120" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1231"><net_src comp="110" pin="0"/><net_sink comp="1223" pin=3"/></net>

<net id="1235"><net_src comp="1223" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1241"><net_src comp="502" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="502" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="176" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="498" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1256"><net_src comp="573" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1264"><net_src comp="1257" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1253" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1271"><net_src comp="180" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="114" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1277"><net_src comp="1266" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="98" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1285"><net_src comp="172" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="1273" pin="2"/><net_sink comp="1279" pin=1"/></net>

<net id="1287"><net_src comp="120" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1288"><net_src comp="110" pin="0"/><net_sink comp="1279" pin=3"/></net>

<net id="1296"><net_src comp="0" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1289" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="1302"><net_src comp="1299" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1307"><net_src comp="514" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1312"><net_src comp="514" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="176" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1317"><net_src comp="510" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1326"><net_src comp="1319" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="355" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="379" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1337"><net_src comp="391" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1345"><net_src comp="1338" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="367" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1367"><net_src comp="403" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="16" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1373"><net_src comp="1347" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1351" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1379"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1355" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1389"><net_src comp="186" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1394"><net_src comp="1385" pin="2"/><net_sink comp="1390" pin=1"/></net>

<net id="1399"><net_src comp="186" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1404"><net_src comp="1395" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1409"><net_src comp="186" pin="0"/><net_sink comp="1405" pin=1"/></net>

<net id="1414"><net_src comp="1405" pin="2"/><net_sink comp="1410" pin=1"/></net>

<net id="1419"><net_src comp="1410" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="1400" pin="2"/><net_sink comp="1415" pin=1"/></net>

<net id="1425"><net_src comp="1390" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1430"><net_src comp="1415" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="1390" pin="2"/><net_sink comp="1426" pin=1"/></net>

<net id="1437"><net_src comp="1426" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1438"><net_src comp="36" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1443"><net_src comp="1415" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="1421" pin="2"/><net_sink comp="1439" pin=1"/></net>

<net id="1450"><net_src comp="1439" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1432" pin="3"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="36" pin="0"/><net_sink comp="1445" pin=2"/></net>

<net id="1458"><net_src comp="1410" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1459"><net_src comp="367" pin="1"/><net_sink comp="1453" pin=2"/></net>

<net id="1465"><net_src comp="1415" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1466"><net_src comp="1453" pin="3"/><net_sink comp="1460" pin=1"/></net>

<net id="1467"><net_src comp="367" pin="1"/><net_sink comp="1460" pin=2"/></net>

<net id="1473"><net_src comp="1439" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1474"><net_src comp="1460" pin="3"/><net_sink comp="1468" pin=1"/></net>

<net id="1475"><net_src comp="36" pin="0"/><net_sink comp="1468" pin=2"/></net>

<net id="1481"><net_src comp="1390" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1482"><net_src comp="379" pin="1"/><net_sink comp="1476" pin=2"/></net>

<net id="1488"><net_src comp="1415" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="36" pin="0"/><net_sink comp="1483" pin=1"/></net>

<net id="1490"><net_src comp="1476" pin="3"/><net_sink comp="1483" pin=2"/></net>

<net id="1496"><net_src comp="1439" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1497"><net_src comp="1483" pin="3"/><net_sink comp="1491" pin=1"/></net>

<net id="1498"><net_src comp="36" pin="0"/><net_sink comp="1491" pin=2"/></net>

<net id="1504"><net_src comp="1410" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1505"><net_src comp="36" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1511"><net_src comp="1415" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1512"><net_src comp="1499" pin="3"/><net_sink comp="1506" pin=1"/></net>

<net id="1513"><net_src comp="391" pin="1"/><net_sink comp="1506" pin=2"/></net>

<net id="1519"><net_src comp="1439" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="1506" pin="3"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="36" pin="0"/><net_sink comp="1514" pin=2"/></net>

<net id="1527"><net_src comp="1381" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="36" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1534"><net_src comp="1439" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1535"><net_src comp="403" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1536"><net_src comp="1522" pin="3"/><net_sink comp="1529" pin=2"/></net>

<net id="1541"><net_src comp="1390" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="1385" pin="2"/><net_sink comp="1537" pin=1"/></net>

<net id="1547"><net_src comp="186" pin="0"/><net_sink comp="1543" pin=1"/></net>

<net id="1552"><net_src comp="1543" pin="2"/><net_sink comp="1548" pin=1"/></net>

<net id="1557"><net_src comp="186" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1562"><net_src comp="1553" pin="2"/><net_sink comp="1558" pin=1"/></net>

<net id="1567"><net_src comp="1548" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1568"><net_src comp="1558" pin="2"/><net_sink comp="1563" pin=1"/></net>

<net id="1573"><net_src comp="1563" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1574"><net_src comp="1537" pin="2"/><net_sink comp="1569" pin=1"/></net>

<net id="1579"><net_src comp="438" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1580"><net_src comp="1569" pin="2"/><net_sink comp="1575" pin=1"/></net>

<net id="1585"><net_src comp="186" pin="0"/><net_sink comp="1581" pin=1"/></net>

<net id="1590"><net_src comp="1581" pin="2"/><net_sink comp="1586" pin=1"/></net>

<net id="1595"><net_src comp="1381" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1385" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="1563" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="1586" pin="2"/><net_sink comp="1597" pin=1"/></net>

<net id="1607"><net_src comp="1597" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="1591" pin="2"/><net_sink comp="1603" pin=1"/></net>

<net id="1613"><net_src comp="718" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="718" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="1619"><net_src comp="1147" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="1147" pin="1"/><net_sink comp="1615" pin=1"/></net>

<net id="1627"><net_src comp="1190" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1628"><net_src comp="1179" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="1629"><net_src comp="98" pin="0"/><net_sink comp="1621" pin=3"/></net>

<net id="1634"><net_src comp="1194" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1635"><net_src comp="1197" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="1639"><net_src comp="188" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1641"><net_src comp="1636" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1645"><net_src comp="192" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1651"><net_src comp="196" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1657"><net_src comp="200" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1663"><net_src comp="216" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1669"><net_src comp="222" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1675"><net_src comp="228" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1680"><net_src comp="228" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1685"><net_src comp="228" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1690"><net_src comp="228" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1695"><net_src comp="582" pin="4"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1700"><net_src comp="228" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1705"><net_src comp="592" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1707"><net_src comp="1702" pin="1"/><net_sink comp="531" pin=4"/></net>

<net id="1708"><net_src comp="1702" pin="1"/><net_sink comp="542" pin=4"/></net>

<net id="1712"><net_src comp="595" pin="4"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1715"><net_src comp="1709" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1716"><net_src comp="1709" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1717"><net_src comp="1709" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1718"><net_src comp="1709" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1722"><net_src comp="605" pin="4"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1725"><net_src comp="1719" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1726"><net_src comp="1719" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1727"><net_src comp="1719" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1731"><net_src comp="615" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1736"><net_src comp="625" pin="4"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1741"><net_src comp="635" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1747"><net_src comp="643" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1752"><net_src comp="651" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1758"><net_src comp="659" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1763"><net_src comp="667" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1768"><net_src comp="675" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="1773"><net_src comp="678" pin="4"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1775"><net_src comp="1770" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1779"><net_src comp="688" pin="4"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1781"><net_src comp="1776" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1782"><net_src comp="1776" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1783"><net_src comp="1776" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1787"><net_src comp="708" pin="4"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1790"><net_src comp="1784" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1794"><net_src comp="718" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1796"><net_src comp="1791" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="1800"><net_src comp="1609" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1805"><net_src comp="725" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1807"><net_src comp="1802" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1811"><net_src comp="729" pin="4"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1817"><net_src comp="739" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1822"><net_src comp="755" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1828"><net_src comp="743" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1833"><net_src comp="760" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="531" pin=3"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="542" pin=3"/></net>

<net id="1839"><net_src comp="763" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1842"><net_src comp="1836" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1846"><net_src comp="767" pin="4"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1851"><net_src comp="777" pin="4"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1856"><net_src comp="787" pin="4"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1861"><net_src comp="797" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1865"><net_src comp="805" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1869"><net_src comp="832" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1874"><net_src comp="839" pin="3"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1879"><net_src comp="851" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1884"><net_src comp="864" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1889"><net_src comp="877" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1894"><net_src comp="886" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1898"><net_src comp="896" pin="4"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1903"><net_src comp="909" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1908"><net_src comp="912" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1913"><net_src comp="935" pin="4"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1915"><net_src comp="1910" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1916"><net_src comp="1910" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1920"><net_src comp="948" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1922"><net_src comp="1917" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1926"><net_src comp="955" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1928"><net_src comp="1923" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1932"><net_src comp="959" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1936"><net_src comp="964" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1941"><net_src comp="248" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1946"><net_src comp="980" pin="4"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1951"><net_src comp="993" pin="2"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1956"><net_src comp="1001" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1958"><net_src comp="1953" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1962"><net_src comp="1008" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1966"><net_src comp="1013" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1971"><net_src comp="259" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1976"><net_src comp="1029" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1982"><net_src comp="1041" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1986"><net_src comp="1046" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1994"><net_src comp="1057" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1999"><net_src comp="1084" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="2004"><net_src comp="1107" pin="4"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="2006"><net_src comp="2001" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="2010"><net_src comp="1120" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="2012"><net_src comp="2007" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="2016"><net_src comp="1127" pin="1"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="2021"><net_src comp="1131" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2025"><net_src comp="1136" pin="2"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="2030"><net_src comp="270" pin="2"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="2035"><net_src comp="1147" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="2037"><net_src comp="2032" pin="1"/><net_sink comp="1615" pin=1"/></net>

<net id="2041"><net_src comp="1024" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="2046"><net_src comp="1032" pin="2"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2051"><net_src comp="1150" pin="2"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="2056"><net_src comp="1615" pin="2"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="2061"><net_src comp="1154" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="2066"><net_src comp="1158" pin="2"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="2071"><net_src comp="1162" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2075"><net_src comp="1167" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2079"><net_src comp="1194" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="2084"><net_src comp="1197" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2089"><net_src comp="1207" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="2094"><net_src comp="1621" pin="4"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="2099"><net_src comp="1216" pin="2"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="2101"><net_src comp="2096" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="2105"><net_src comp="1223" pin="4"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="2110"><net_src comp="1232" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="2115"><net_src comp="1237" pin="2"/><net_sink comp="2112" pin=0"/></net>

<net id="2119"><net_src comp="1242" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="2124"><net_src comp="281" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="2129"><net_src comp="1260" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="2134"><net_src comp="1630" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="2139"><net_src comp="1279" pin="4"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="2141"><net_src comp="2136" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="2145"><net_src comp="1292" pin="2"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="2147"><net_src comp="2142" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="2151"><net_src comp="1299" pin="1"/><net_sink comp="2148" pin=0"/></net>

<net id="2152"><net_src comp="2148" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="2156"><net_src comp="1303" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2160"><net_src comp="1308" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="2165"><net_src comp="292" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="2170"><net_src comp="1322" pin="2"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="2172"><net_src comp="2167" pin="1"/><net_sink comp="1432" pin=2"/></net>

<net id="2176"><net_src comp="1328" pin="2"/><net_sink comp="2173" pin=0"/></net>

<net id="2177"><net_src comp="2173" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2178"><net_src comp="2173" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="2182"><net_src comp="1333" pin="2"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="2184"><net_src comp="2179" pin="1"/><net_sink comp="1499" pin=2"/></net>

<net id="2188"><net_src comp="1341" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="2190"><net_src comp="2185" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="2194"><net_src comp="1347" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="2196"><net_src comp="2191" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="2197"><net_src comp="2191" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="2201"><net_src comp="1351" pin="2"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="2203"><net_src comp="2198" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="2207"><net_src comp="1355" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="2209"><net_src comp="2204" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="2213"><net_src comp="1359" pin="2"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2219"><net_src comp="1363" pin="2"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="2221"><net_src comp="2216" pin="1"/><net_sink comp="1522" pin=2"/></net>

<net id="2225"><net_src comp="1369" pin="2"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="2227"><net_src comp="2222" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="2231"><net_src comp="1375" pin="2"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="2233"><net_src comp="2228" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="2237"><net_src comp="1445" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="2242"><net_src comp="1468" pin="3"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="2247"><net_src comp="1491" pin="3"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="2252"><net_src comp="1514" pin="3"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="2257"><net_src comp="1529" pin="3"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="2262"><net_src comp="1575" pin="2"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="2267"><net_src comp="1603" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="431" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_conv_weight_V_V | {107 108 }
	Port: fifo_gamma_conv_V_V | {108 109 }
	Port: fifo_beta_conv_V_V | {108 109 }
	Port: fifo_config_out_V_V | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: weight_load : global_weight_V | {29 30 31 32 33 34 35 37 41 42 43 44 45 46 47 49 55 56 57 58 59 60 61 63 83 84 85 86 87 88 89 91 97 98 99 100 101 102 103 105 }
	Port: weight_load : global_weight_V_offset | {1 }
	Port: weight_load : global_bias_V_offset | {1 }
	Port: weight_load : fifo_config_in_V_V | {1 2 3 4 5 11 12 13 14 15 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		StgValue_168 : 1
		StgValue_169 : 1
	State 12
	State 13
	State 14
	State 15
		LAYER_IN_NUM_T_V : 1
		LAYER_OUT_NUM_T_V : 1
		LAYER_IN_H_T_V : 1
		LAYER_IN_W_T_V : 1
		tmp : 1
		tmp_17 : 1
		tmp_18 : 1
		tmp_19 : 1
		tmp_20 : 1
	State 16
		weight_offset2_2 : 1
		beta_depth_offset : 1
		FILTER_S1_V : 1
		FILTER_S2_V : 1
		tmp_21_i_i : 2
		tmp3_i_i : 3
	State 17
	State 18
	State 19
		LAYER_IN_NUM_HW_V : 1
		LAYER_OUT_NUM_HW_V : 1
		tmp_21 : 1
		p_1_i_i : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		beta_conv_offset : 1
	State 26
		LAYER_IN_NUM_V : 1
		LAYER_OUT_NUM_V : 1
		LAYER_IN_H_V : 1
		LAYER_IN_W_V : 1
		p_i_i : 1
		beta_conv_offset_1_i : 1
		gamma_conv_offset_1_s : 2
		weight_offset2_1 : 1
		ret_V_1 : 1
		ret_V : 1
	State 27
		tmp_25_i_i : 1
		StgValue_245 : 2
		tmp_22 : 1
	State 28
		sum1_i_i : 1
		tmp_34_cast_i_i : 1
		tmp_34_add_i_i_i : 2
		tmp_34_add_i32_shr_i : 3
	State 29
		global_bias_V_addr : 1
		global_bias_V_addr_i : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		exitcond1_i_i : 1
		indvar_next1_i_i : 1
		StgValue_270 : 2
	State 37
	State 38
		beta_conv_burst_buf_2 : 1
		StgValue_277 : 2
		burstread_rend38_i_i : 1
	State 39
		tmp_24 : 1
	State 40
		sum3_i_i : 1
	State 41
		global_bias_V_addr_2 : 1
		global_bias_V_addr_2_1 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		exitcond3_i_i : 1
		indvar_next2_i_i : 1
		StgValue_298 : 2
	State 49
	State 50
		gamma_conv_burst_buf_2 : 1
		StgValue_305 : 2
		burstread_rend52_i_i : 1
	State 51
		tmp_39_i_i : 1
	State 52
		tmp_23_i_i : 1
		StgValue_317 : 2
	State 53
		exitcond_i_i : 1
		i : 1
		StgValue_324 : 2
		tmp_33_i_i : 1
		gamma_conv_burst_buf_1 : 2
		StgValue_329 : 3
		empty_32 : 1
	State 54
		tmp_31_cast_i_i : 1
		sum9_i_i : 2
		tmp_40_cast_i_i : 1
		tmp_40_add_i_i : 2
		tmp_40_add_i32_shr_i : 3
	State 55
		global_bias_V_addr_1 : 1
		global_bias_V_addr_1_1 : 2
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		exitcond2_i_i : 1
		indvar_next_i_i : 1
		StgValue_355 : 2
	State 63
	State 64
		beta_conv_burst_buf_1 : 1
		StgValue_362 : 2
		burstread_rend_i_i : 1
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		tmp4_i_i : 1
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		StgValue_393 : 1
		StgValue_395 : 1
		p_shl_cast_i_i : 1
		p_shl1_cast_i_i : 1
		tmp_50_i_i : 2
		tmp_57_cast_i_i : 3
		tmp_51_i_i : 4
		tmp_44_i_i : 1
	State 81
	State 82
		tmp_49_cast_i_i : 1
		sum4_i_i : 2
		tmp_59_add_i_i : 1
	State 83
		global_bias_V_addr_4 : 1
		tmp_69_i_i : 1
		global_bias_V_addr_7 : 2
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
		exitcond5_i_i : 1
		indvar_next4_i_i : 1
		StgValue_428 : 2
	State 91
	State 92
		weight_burst_buf2_V_1 : 1
		StgValue_435 : 2
		burstread_rend78_i_i : 1
	State 93
	State 94
	State 95
		tmp_42_cast_i_i : 1
		sum_i_i : 2
	State 96
		tmp_52_add_i_i : 1
		tmp_52_add_i32_shr_i : 2
	State 97
		global_bias_V_addr_3 : 1
		global_bias_V_addr_6 : 2
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
		exitcond4_i_i : 1
		indvar_next3_i_i : 1
		StgValue_463 : 2
	State 105
	State 106
		weight_burst_buf2_V_s : 1
		StgValue_470 : 2
		burstread_rend64_i_i : 1
	State 107
	State 108
	State 109
		in_num_iter : 1
		out_num_iter : 1
	State 110
		sel_tmp6_demorgan_i_s : 1
		sel_tmp13_demorgan_i : 1
	State 111
		newSel1_i_i : 1
		newSel3_i_i : 1
		newSel4_i_i : 2
		newSel7_i_i : 1
		newSel9_i_i : 1
		newSel10_i_i : 2
		newSel11_i_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   grp_weight_load_conv_wei_fu_522  |    6    |   5.1   |   2132  |   786   |
|   call   |   grp_weight_load_bias_wri_fu_531  |    0    |   0.85  |   1070  |   102   |
|          |   grp_weight_load_bias_wri_fu_542  |    0    |   0.85  |   1070  |   102   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |       beta_conv_offset_fu_755      |    0    |    0    |    0    |    39   |
|          |      gamma_conv_offset_fu_809      |    0    |    0    |    0    |    39   |
|          |     gamma_conv_offset_1_fu_813     |    0    |    0    |    0    |    39   |
|          |        weight_offset2_fu_847       |    0    |    0    |    0    |    39   |
|          |           ret_V_1_fu_864           |    0    |    0    |    0    |    39   |
|          |            ret_V_fu_877            |    0    |    0    |    0    |    39   |
|          |     global_bias_offset_1_fu_891    |    0    |    0    |    0    |    39   |
|          |           sum1_i_i_fu_912          |    0    |    0    |    0    |    65   |
|          |       tmp_34_add_i_i_i_fu_929      |    0    |    0    |    0    |    25   |
|          |       indvar_next1_i_i_fu_964      |    0    |    0    |    0    |    20   |
|          |     global_bias_offset_2_fu_975    |    0    |    0    |    0    |    39   |
|          |           sum3_i_i_fu_993          |    0    |    0    |    0    |    65   |
|          |      indvar_next2_i_i_fu_1013      |    0    |    0    |    0    |    20   |
|          |     global_bias_offset_fu_1046     |    0    |    0    |    0    |    39   |
|    add   |              i_fu_1057             |    0    |    0    |    0    |    12   |
|          |          sum9_i_i_fu_1084          |    0    |    0    |    0    |    65   |
|          |       tmp_40_add_i_i_fu_1101       |    0    |    0    |    0    |    25   |
|          |       indvar_next_i_i_fu_1136      |    0    |    0    |    0    |    20   |
|          |           tmp_i_i_fu_1150          |    0    |    0    |    0    |    39   |
|          |    global_weight_offset_fu_1158    |    0    |    0    |    0    |    39   |
|          |          sum4_i_i_fu_1207          |    0    |    0    |    0    |    65   |
|          |      indvar_next4_i_i_fu_1242      |    0    |    0    |    0    |    33   |
|          |           sum_i_i_fu_1260          |    0    |    0    |    0    |    65   |
|          |       tmp_52_add_i_i_fu_1273       |    0    |    0    |    0    |    39   |
|          |      indvar_next3_i_i_fu_1308      |    0    |    0    |    0    |    33   |
|          |         in_num_iter_fu_1322        |    0    |    0    |    0    |    39   |
|          |          in_h_iter_fu_1328         |    0    |    0    |    0    |    39   |
|          |          in_w_iter_fu_1333         |    0    |    0    |    0    |    39   |
|          |        out_num_iter_fu_1341        |    0    |    0    |    0    |    39   |
|          |         layer_iter_fu_1363         |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_743             |    3    |    0    |   247   |    19   |
|          |             grp_fu_1024            |    3    |    0    |   247   |    19   |
|          |             grp_fu_1032            |    2    |    0    |   247   |    19   |
|    mul   |             grp_fu_1154            |    3    |    0    |   247   |    19   |
|          |             grp_fu_1609            |    1    |    0    |    0    |    0    |
|          |             grp_fu_1615            |    1    |    0    |    0    |    0    |
|          |             grp_fu_1630            |    1    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         p_0575_0_i_i_fu_817        |    0    |    0    |    0    |    32   |
|          |            p_i_i_fu_824            |    0    |    0    |    0    |    32   |
|          |     beta_conv_offset_1_i_fu_832    |    0    |    0    |    0    |    32   |
|          |    gamma_conv_offset_1_s_fu_839    |    0    |    0    |    0    |    32   |
|          |       weight_offset2_1_fu_851      |    0    |    0    |    0    |    32   |
|          |         newSel_i_i_fu_1432         |    0    |    0    |    0    |    32   |
|          |         newSel1_i_i_fu_1445        |    0    |    0    |    0    |    32   |
|          |         newSel2_i_i_fu_1453        |    0    |    0    |    0    |    32   |
|  select  |         newSel3_i_i_fu_1460        |    0    |    0    |    0    |    32   |
|          |         newSel4_i_i_fu_1468        |    0    |    0    |    0    |    32   |
|          |         newSel5_i_i_fu_1476        |    0    |    0    |    0    |    32   |
|          |         newSel6_i_i_fu_1483        |    0    |    0    |    0    |    32   |
|          |         newSel7_i_i_fu_1491        |    0    |    0    |    0    |    32   |
|          |         newSel8_i_i_fu_1499        |    0    |    0    |    0    |    32   |
|          |         newSel9_i_i_fu_1506        |    0    |    0    |    0    |    32   |
|          |        newSel10_i_i_fu_1514        |    0    |    0    |    0    |    32   |
|          |        newSel11_i_i_fu_1522        |    0    |    0    |    0    |    32   |
|          |        newSel12_i_i_fu_1529        |    0    |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          tmp_25_i_i_fu_886         |    0    |    0    |    0    |    21   |
|          |        exitcond1_i_i_fu_959        |    0    |    0    |    0    |    13   |
|          |        exitcond3_i_i_fu_1008       |    0    |    0    |    0    |    13   |
|          |         tmp_23_i_i_fu_1041         |    0    |    0    |    0    |    21   |
|          |        exitcond_i_i_fu_1051        |    0    |    0    |    0    |    9    |
|          |        exitcond2_i_i_fu_1131       |    0    |    0    |    0    |    13   |
|          |         tmp_40_i_i_fu_1162         |    0    |    0    |    0    |    13   |
|   icmp   |         tmp_47_i_i_fu_1167         |    0    |    0    |    0    |    13   |
|          |        exitcond5_i_i_fu_1237       |    0    |    0    |    0    |    18   |
|          |        exitcond4_i_i_fu_1303       |    0    |    0    |    0    |    18   |
|          |         tmp_53_i_i_fu_1347         |    0    |    0    |    0    |    18   |
|          |         tmp_54_i_i_fu_1351         |    0    |    0    |    0    |    18   |
|          |         tmp_55_i_i_fu_1355         |    0    |    0    |    0    |    18   |
|          |         tmp_57_i_i_fu_1359         |    0    |    0    |    0    |    18   |
|          |         tmp_58_i_i_fu_1381         |    0    |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |           bias_en_fu_797           |    0    |    0    |    0    |    2    |
|          |        norm_depth_en_fu_801        |    0    |    0    |    0    |    2    |
|          |         norm_conv_en_fu_805        |    0    |    0    |    0    |    2    |
|          |        sel_tmp2_i_i_fu_1390        |    0    |    0    |    0    |    2    |
|          |        sel_tmp7_i_i_fu_1400        |    0    |    0    |    0    |    2    |
|    and   |        sel_tmp8_i_i_fu_1410        |    0    |    0    |    0    |    2    |
|          |          tmp6_i_i_fu_1563          |    0    |    0    |    0    |    2    |
|          |        sel_tmp3_i_i_fu_1569        |    0    |    0    |    0    |    2    |
|          |          tmp7_i_i_fu_1591          |    0    |    0    |    0    |    2    |
|          |          tmp9_i_i_fu_1597          |    0    |    0    |    0    |    2    |
|          |         done_be_i_i_fu_1603        |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |    sel_tmp6_demorgan_i_s_fu_1369   |    0    |    0    |    0    |    2    |
|          |    sel_tmp13_demorgan_i_fu_1375    |    0    |    0    |    0    |    2    |
|          |         or_cond_i_i_fu_1415        |    0    |    0    |    0    |    2    |
|          |        or_cond1_i_i_fu_1421        |    0    |    0    |    0    |    2    |
|    or    |          tmp_5_i_i_fu_1426         |    0    |    0    |    0    |    2    |
|          |        or_cond2_i_i_fu_1439        |    0    |    0    |    0    |    2    |
|          |       not_sel_tmp_i_i_fu_1548      |    0    |    0    |    0    |    2    |
|          |      not_sel_tmp1_i_i_fu_1558      |    0    |    0    |    0    |    2    |
|          |     layer_start_be_i_i_fu_1575     |    0    |    0    |    0    |    2    |
|          |      not_sel_tmp2_i_i_fu_1586      |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |        sel_tmp1_i_i_fu_1385        |    0    |    0    |    0    |    2    |
|          |        sel_tmp6_i_i_fu_1395        |    0    |    0    |    0    |    2    |
|          |         sel_tmp_i_i_fu_1405        |    0    |    0    |    0    |    2    |
|    xor   |        sel_tmp9_i_i_fu_1537        |    0    |    0    |    0    |    2    |
|          |       tmp_56_not_i_i_fu_1543       |    0    |    0    |    0    |    2    |
|          |       tmp_58_not_i_i_fu_1553       |    0    |    0    |    0    |    2    |
|          |       tmp_55_not_i_i_fu_1581       |    0    |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|---------|
| addmuladd|             grp_fu_1621            |    1    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |  global_weight_V_offs_read_fu_216  |    0    |    0    |    0    |    0    |
|          | global_bias_V_offset_1_read_fu_222 |    0    |    0    |    0    |    0    |
|          |           grp_read_fu_228          |    0    |    0    |    0    |    0    |
|   read   |  global_bias_V_addr_r_read_fu_248  |    0    |    0    |    0    |    0    |
|          | global_bias_V_addr_2_2_read_fu_259 |    0    |    0    |    0    |    0    |
|          | global_bias_V_addr_1_2_read_fu_270 |    0    |    0    |    0    |    0    |
|          | global_bias_V_addr_4_1_read_fu_281 |    0    |    0    |    0    |    0    |
|          | global_bias_V_addr_3_1_read_fu_292 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_234          |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         grp_readreq_fu_242         |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_253         |    0    |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_264         |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_275         |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_286         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_573             |    0    |    0    |    0    |    0    |
|          |        LAYER_BATCH_V_fu_582        |    0    |    0    |    0    |    0    |
|          |       LAYER_IN_NUM_T_V_fu_595      |    0    |    0    |    0    |    0    |
|          |      LAYER_OUT_NUM_T_V_fu_605      |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_H_T_V_fu_615       |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_W_T_V_fu_625       |    0    |    0    |    0    |    0    |
|          |       weight_offset2_2_fu_678      |    0    |    0    |    0    |    0    |
|          |      beta_depth_offset_fu_688      |    0    |    0    |    0    |    0    |
|          |         FILTER_S1_V_fu_698         |    0    |    0    |    0    |    0    |
|          |         FILTER_S2_V_fu_708         |    0    |    0    |    0    |    0    |
|partselect|      LAYER_OUT_NUM_HW_V_fu_729     |    0    |    0    |    0    |    0    |
|          |       LAYER_OUT_NUM_V_fu_767       |    0    |    0    |    0    |    0    |
|          |         LAYER_IN_H_V_fu_777        |    0    |    0    |    0    |    0    |
|          |         LAYER_IN_W_V_fu_787        |    0    |    0    |    0    |    0    |
|          |            tmp_22_fu_896           |    0    |    0    |    0    |    0    |
|          |     tmp_34_add_i32_shr_i_fu_935    |    0    |    0    |    0    |    0    |
|          |            tmp_24_fu_980           |    0    |    0    |    0    |    0    |
|          |           tmp_23_fu_1068           |    0    |    0    |    0    |    0    |
|          |    tmp_40_add_i32_shr_i_fu_1107    |    0    |    0    |    0    |    0    |
|          |    tmp_59_add_i32_shr_i_fu_1223    |    0    |    0    |    0    |    0    |
|          |    tmp_52_add_i32_shr_i_fu_1279    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             tmp_fu_635             |    0    |    0    |    0    |    0    |
|          |            tmp_17_fu_643           |    0    |    0    |    0    |    0    |
| bitselect|            tmp_18_fu_651           |    0    |    0    |    0    |    0    |
|          |            tmp_19_fu_659           |    0    |    0    |    0    |    0    |
|          |            tmp_20_fu_667           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          tmp_21_i_i_fu_718         |    0    |    0    |    0    |    0    |
|          |           lhs_V_1_fu_857           |    0    |    0    |    0    |    0    |
|          |           rhs_V_1_fu_861           |    0    |    0    |    0    |    0    |
|          |            lhs_V_fu_870            |    0    |    0    |    0    |    0    |
|          |            rhs_V_fu_874            |    0    |    0    |    0    |    0    |
|          |          tmp_24_i_i_fu_883         |    0    |    0    |    0    |    0    |
|          |       tmp_27_cast_i_i_fu_906       |    0    |    0    |    0    |    0    |
|          |    global_bias_V_offset_3_fu_909   |    0    |    0    |    0    |    0    |
|          |       tmp_34_cast_i_i_fu_925       |    0    |    0    |    0    |    0    |
|          |        sum1_cast_i_i_fu_945        |    0    |    0    |    0    |    0    |
|          |     tmp_34_add_i32_shr_c_fu_955    |    0    |    0    |    0    |    0    |
|          |         indvar2_i_i_fu_970         |    0    |    0    |    0    |    0    |
|          |       tmp_35_cast_i_i_fu_990       |    0    |    0    |    0    |    0    |
|          |        sum3_cast_i_i_fu_998        |    0    |    0    |    0    |    0    |
|          |         indvar5_i_i_fu_1019        |    0    |    0    |    0    |    0    |
|          |         tmp_38_i_i_fu_1029         |    0    |    0    |    0    |    0    |
|          |         tmp_22_i_i_fu_1038         |    0    |    0    |    0    |    0    |
|          |         tmp_33_i_i_fu_1063         |    0    |    0    |    0    |    0    |
|          |       tmp_31_cast_i_i_fu_1077      |    0    |    0    |    0    |    0    |
|          |   global_bias_V_offset_2_fu_1081   |    0    |    0    |    0    |    0    |
|   zext   |       tmp_40_cast_i_i_fu_1097      |    0    |    0    |    0    |    0    |
|          |        sum9_cast_i_i_fu_1117       |    0    |    0    |    0    |    0    |
|          |    tmp_40_add_i32_shr_c_fu_1127    |    0    |    0    |    0    |    0    |
|          |         indvar3_i_i_fu_1142        |    0    |    0    |    0    |    0    |
|          |         tmp_36_i_i_fu_1147         |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_i_i_fu_1179       |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_i_i_fu_1190      |    0    |    0    |    0    |    0    |
|          |         tmp_18_i_i_fu_1194         |    0    |    0    |    0    |    0    |
|          |         tmp_43_i_i_fu_1197         |    0    |    0    |    0    |    0    |
|          |       tmp_49_cast_i_i_fu_1200      |    0    |    0    |    0    |    0    |
|          |   global_weight_V_offs_2_fu_1204   |    0    |    0    |    0    |    0    |
|          |        sum4_cast_i_i_fu_1213       |    0    |    0    |    0    |    0    |
|          |         tmp_69_i_i_fu_1232         |    0    |    0    |    0    |    0    |
|          |         indvar9_i_i_fu_1248        |    0    |    0    |    0    |    0    |
|          |       tmp_42_cast_i_i_fu_1253      |    0    |    0    |    0    |    0    |
|          |   global_weight_V_offs_1_fu_1257   |    0    |    0    |    0    |    0    |
|          |        sum_cast_i_i_fu_1289        |    0    |    0    |    0    |    0    |
|          |         tmp_64_i_i_fu_1299         |    0    |    0    |    0    |    0    |
|          |         indvar7_i_i_fu_1314        |    0    |    0    |    0    |    0    |
|          |         tmp_52_i_i_fu_1319         |    0    |    0    |    0    |    0    |
|          |         tmp_56_i_i_fu_1338         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |      LAYER_IN_NUM_HW_V_fu_725      |    0    |    0    |    0    |    0    |
|   trunc  |            tmp_21_fu_739           |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_NUM_V_fu_763       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          factor_i_i_fu_748         |    0    |    0    |    0    |    0    |
|          |          tmp_29_i_i_fu_918         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_32_i_i_fu_1090         |    0    |    0    |    0    |    0    |
|          |          p_shl_i_i_fu_1172         |    0    |    0    |    0    |    0    |
|          |         p_shl1_i_i_fu_1183         |    0    |    0    |    0    |    0    |
|          |         tmp_46_i_i_fu_1266         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    21   |   6.8   |   5260  |   3116  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|beta_conv_burst_buf_s|   15   |   512  |    0   |    0   |
| gamma_conv_burst_buf|   15   |   512  |    0   |    0   |
| weight_burst_buf2_V |   114  |   512  |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   144  |  1536  |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      FILTER_S2_V_reg_1784     |   16   |
|     LAYER_BATCH_V_reg_1692    |   32   |
|    LAYER_IN_H_T_V_reg_1728    |   32   |
|     LAYER_IN_H_V_reg_1848     |   32   |
|   LAYER_IN_NUM_HW_V_reg_1802  |   32   |
|   LAYER_IN_NUM_T_V_reg_1709   |   16   |
|    LAYER_IN_NUM_V_reg_1836    |   32   |
|    LAYER_IN_W_T_V_reg_1733    |   32   |
|     LAYER_IN_W_V_reg_1853     |   32   |
|  LAYER_OUT_NUM_HW_V_reg_1808  |   32   |
|   LAYER_OUT_NUM_T_V_reg_1719  |   16   |
|    LAYER_OUT_NUM_V_reg_1843   |   32   |
| beta_conv_offset_1_i_reg_1866 |   32   |
|   beta_conv_offset_reg_1819   |   32   |
|   beta_depth_offset_reg_1776  |   32   |
|        bias_en_reg_1858       |    1   |
|      done_be_i_i_reg_2264     |    1   |
|        done_i_i_reg_427       |    1   |
|     exitcond1_i_i_reg_1929    |    1   |
|     exitcond2_i_i_reg_2018    |    1   |
|     exitcond3_i_i_reg_1959    |    1   |
|     exitcond4_i_i_reg_2153    |    1   |
|     exitcond5_i_i_reg_2112    |    1   |
| gamma_conv_offset_1_s_reg_1871|   32   |
|global_bias_V_addr_1_2_reg_2027|   512  |
| global_bias_V_addr_1_reg_2007 |   512  |
|global_bias_V_addr_2_2_reg_1968|   512  |
| global_bias_V_addr_2_reg_1953 |   512  |
|global_bias_V_addr_3_1_reg_2162|   512  |
| global_bias_V_addr_3_reg_2142 |   512  |
|global_bias_V_addr_4_1_reg_2121|   512  |
| global_bias_V_addr_4_reg_2096 |   512  |
| global_bias_V_addr_r_reg_1938 |   512  |
|  global_bias_V_addr_reg_1917  |   512  |
|global_bias_V_offset_1_reg_1666|   58   |
|global_bias_V_offset_3_reg_1900|   59   |
|  global_bias_offset_reg_1983  |   32   |
| global_weight_V_offs_reg_1660 |   58   |
| global_weight_offset_reg_2063 |   32   |
|         i_i_i_reg_475         |    3   |
|    i_op_assign_i_i_reg_367    |   32   |
|           i_reg_1991          |    3   |
|     in_h_iter_i_i_reg_379     |   32   |
|       in_h_iter_reg_2173      |   32   |
|      in_num_iter_reg_2167     |   32   |
|     in_w_iter_i_i_reg_391     |   32   |
|       in_w_iter_reg_2179      |   32   |
|      indvar1_i_i_reg_451      |   13   |
|      indvar4_i_i_reg_463      |   13   |
|      indvar6_i_i_reg_510      |   26   |
|      indvar8_i_i_reg_498      |   26   |
|       indvar_i_i_reg_486      |   13   |
|   indvar_next1_i_i_reg_1933   |   13   |
|   indvar_next2_i_i_reg_1963   |   13   |
|   indvar_next3_i_i_reg_2157   |   26   |
|   indvar_next4_i_i_reg_2116   |   26   |
|    indvar_next_i_i_reg_2022   |   13   |
|     layer_iter_i_i_reg_403    |   32   |
|      layer_iter_reg_2216      |   32   |
|   layer_start_1_i_i_reg_438   |    1   |
|  layer_start_be_i_i_reg_2259  |    1   |
|    layer_start_i_i_reg_415    |    1   |
|     newSel10_i_i_reg_2249     |   32   |
|     newSel12_i_i_reg_2254     |   32   |
|      newSel1_i_i_reg_2234     |   32   |
|      newSel4_i_i_reg_2239     |   32   |
|      newSel7_i_i_reg_2244     |   32   |
|     norm_conv_en_reg_1862     |    1   |
|     op_assign_i_i_reg_355     |   32   |
|     out_num_iter_reg_2185     |   32   |
|        p_1_i_i_reg_1825       |   32   |
|       p_Val2_1_reg_1830       |   192  |
|       p_Val2_2_reg_1765       |   192  |
|       p_Val2_3_reg_1702       |   192  |
|        ret_V_1_reg_1881       |   33   |
|         ret_V_reg_1886        |   33   |
| sel_tmp13_demorgan_i_reg_2228 |    1   |
| sel_tmp6_demorgan_i_s_reg_2222|    1   |
|       sum1_i_i_reg_1905       |   59   |
|       sum3_i_i_reg_1948       |   59   |
|       sum4_i_i_reg_2086       |   59   |
|       sum9_i_i_reg_1996       |   59   |
|        sum_i_i_reg_2126       |   59   |
|       tmp2_i_i_reg_2058       |   32   |
|       tmp3_i_i_reg_1797       |   32   |
|       tmp4_i_i_reg_2053       |   32   |
|        tmp_17_reg_1744        |    1   |
|      tmp_18_i_i_reg_2076      |   30   |
|        tmp_18_reg_1749        |    1   |
|        tmp_19_reg_1755        |    1   |
|        tmp_20_reg_1760        |    1   |
|      tmp_21_i_i_reg_1791      |   32   |
|        tmp_21_reg_1814        |   31   |
|        tmp_22_reg_1895        |   28   |
|      tmp_23_i_i_reg_1979      |    1   |
|        tmp_24_reg_1943        |   28   |
|      tmp_25_i_i_reg_1891      |    1   |
| tmp_34_add_i32_shr_c_reg_1923 |   32   |
| tmp_34_add_i32_shr_i_reg_1910 |   13   |
|      tmp_36_i_i_reg_2032      |   32   |
|      tmp_37_i_i_reg_2038      |   32   |
|      tmp_38_i_i_reg_1973      |   32   |
|      tmp_39_i_i_reg_2043      |   32   |
| tmp_40_add_i32_shr_c_reg_2013 |   32   |
| tmp_40_add_i32_shr_i_reg_2001 |   13   |
|      tmp_40_i_i_reg_2068      |    1   |
|      tmp_43_i_i_reg_2081      |   30   |
|      tmp_44_i_i_reg_2131      |   30   |
|      tmp_47_i_i_reg_2072      |    1   |
| tmp_52_add_i32_shr_i_reg_2136 |   26   |
|      tmp_53_i_i_reg_2191      |    1   |
|      tmp_54_i_i_reg_2198      |    1   |
|      tmp_55_i_i_reg_2204      |    1   |
|      tmp_57_i_i_reg_2210      |    1   |
| tmp_59_add_i32_shr_i_reg_2102 |   26   |
|    tmp_59_add_i_i_reg_2091    |   32   |
|      tmp_64_i_i_reg_2148      |   32   |
|      tmp_69_i_i_reg_2107      |   32   |
|        tmp_V_1_reg_1642       |   192  |
|        tmp_V_2_reg_1648       |   192  |
|        tmp_V_3_reg_1654       |   192  |
|        tmp_V_4_reg_1672       |   192  |
|        tmp_V_5_reg_1677       |   192  |
|        tmp_V_6_reg_1682       |   192  |
|        tmp_V_8_reg_1697       |   192  |
|        tmp_V_9_reg_1687       |   192  |
|         tmp_V_reg_1636        |   192  |
|        tmp_i_i_reg_2048       |   32   |
|          tmp_reg_1738         |    1   |
|   weight_offset2_1_reg_1876   |   32   |
|   weight_offset2_2_reg_1770   |   32   |
+-------------------------------+--------+
|             Total             |  9982  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_234     |  p2  |   6  |  192 |  1152  ||    33   |
|     grp_readreq_fu_242    |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_readreq_fu_242    |  p2  |   2  |  13  |   26   ||    9    |
|     grp_readreq_fu_253    |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_readreq_fu_264    |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_readreq_fu_264    |  p2  |   2  |  13  |   26   ||    9    |
|     grp_readreq_fu_275    |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_readreq_fu_275    |  p2  |   2  |  26  |   52   ||    9    |
|     grp_readreq_fu_286    |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_readreq_fu_286    |  p2  |   2  |  26  |   52   ||    9    |
|     grp_access_fu_303     |  p0  |   2  |   2  |    4   ||    9    |
|     grp_access_fu_303     |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_315     |  p0  |   2  |   2  |    4   ||    9    |
|     grp_access_fu_315     |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_342     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_342     |  p1  |   2  |  512 |  1024  ||    9    |
|   op_assign_i_i_reg_355   |  p0  |   2  |  32  |   64   ||    9    |
|  i_op_assign_i_i_reg_367  |  p0  |   2  |  32  |   64   ||    9    |
|   in_h_iter_i_i_reg_379   |  p0  |   2  |  32  |   64   ||    9    |
|   in_w_iter_i_i_reg_391   |  p0  |   2  |  32  |   64   ||    9    |
|   layer_iter_i_i_reg_403  |  p0  |   2  |  32  |   64   ||    9    |
|  layer_start_i_i_reg_415  |  p0  |   2  |   1  |    2   ||    9    |
| layer_start_1_i_i_reg_438 |  p0  |   2  |   1  |    2   ||    9    |
|    indvar1_i_i_reg_451    |  p0  |   2  |  13  |   26   ||    9    |
|    indvar4_i_i_reg_463    |  p0  |   2  |  13  |   26   ||    9    |
|     indvar_i_i_reg_486    |  p0  |   2  |  13  |   26   ||    9    |
|    indvar8_i_i_reg_498    |  p0  |   2  |  26  |   52   ||    9    |
|    indvar6_i_i_reg_510    |  p0  |   2  |  26  |   52   ||    9    |
|         grp_fu_743        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1032        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_1609        |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1609        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_1615        |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1615        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_1621        |  p0  |   2  |  18  |   36   ||    9    |
|        grp_fu_1630        |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1630        |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  10362 ||  31.756 ||   357   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |    6   |  5260  |  3116  |    -   |
|   Memory  |   144  |    -   |    -   |  1536  |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   357  |    -   |
|  Register |    -   |    -   |    -   |  9982  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   144  |   21   |   38   |  16778 |  3473  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
