202
1|Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007.|n/a
2|Designing a New Automotive DNA.|Lawrence D. Burns|0|0|0|0
3|Perspective of the Future Semiconductor Industry: Challenges and Solutions.|Oh-Hyun Kwon|6|0|0|0
4|Design without Borders - A Tribute to the Legacy of A. Richard Newton.|Jan M. Rabaey|3|0|0|0
5|Trusted Hardware: Can It Be Trustworthy?|Cynthia E. Irvine,Karl N. Levitt|38|29|0|0
6|Trusted Design in FPGAs.|Steven Trimberger|74|50|6|6
7|Physical Unclonable Functions for Device Authentication and Secret Key Generation.|G. Edward Suh,Srinivas Devadas|810|722|47|22
8|Side-Channel Attack Pitfalls.|Kris Tiri|36|24|2|0
9|Megatrends and EDA 2017.|Francine Bacchini,Greg Spirakis,Juan Antonio Carballo,Kurt Keutzer,Aart J. de Geus,Fu-Chieh Hsu,Kazu Yamada|0|0|0|0
10|System-Level Design Flow Based on a Functional Reference for HW and SW.|Walter H. Tibboel,Víctor Reyes,Martin Klompstra,Dennis Alders|23|8|0|0
11|Model-driven Validation of SystemC Designs.|Hiren D. Patel,Sandeep K. Shukla|26|12|0|4
12|Language Extensions to SystemC: Process Control Constructs.|Bishnupriya Bhattacharya,John Rose,Stuart Swan|10|6|1|0
13|Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264.|Kai Huang,Sang-Il Han,Katalin Popovici,Lisane B. de Brisolara,Xavier Guerin,Lei Li,Xiaolang Yan,Soo-Ik Chae,Luigi Carro,Ahmed Amine Jerraya|61|30|0|9
14|Design of Rotary Clock Based Circuits.|Zhengtao Yu,Xun Liu|25|16|0|2
15|Escape Routing For Dense Pin Clusters In Integrated Circuits.|Muhammet Mustafa Ozdal|2|1|1|0
16|TROY: Track Router with Yield-driven Wire Planning.|Minsik Cho,Hua Xiang,Ruchir Puri,David Z. Pan|21|7|0|8
17|IPR: An Integrated Placement and Routing Algorithm.|Min Pan,Chris C. N. Chu|58|43|1|4
18|An Effective Guidance Strategy for Abstraction-Guided Simulation.|Flavio M. de Paula,Alan J. Hu|37|22|0|1
19|Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation.|Lovleen Bhatia,Jayesh Gaur,Praveen Tiwari,Raj S. Mitra,Sunil H. Matange|7|7|5|0
20|Synthesizing SVA Local Variables for Formal Verification.|Jiang Long,Andrew Seawright|21|12|0|1
21|Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.|De-Shiuan Chiou,Da-Cheng Juan,Yu-Ting Chen,Shih-Chieh Chang|27|18|0|5
22|Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.|Jie Gu,Sachin S. Sapatnekar,Chris H. Kim|16|9|1|1
23|Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation.|Khaled R. Heloue,Navid Azizi,Farid N. Najm|30|19|0|1
24|Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage.|Tao Li,Zhiping Yu|22|12|2|4
25|Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits.|Jun Seomun,Jaehyun Kim,Youngsoo Shin|5|3|0|1
26|Making Manufacturing Work For You.|Srikanth Venkataraman,Ruchir Puri,Steve Griffith,Ankush Oberai,Robert Madge,Greg Yeric,Walter Ng,Yervant Zorian|n/a
27|Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.|Ümit Y. Ogras,Radu Marculescu,Puru Choudhary,Diana Marculescu|157|120|0|8
28|Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT.|Théodore Marescaux,Henk Corporaal|39|29|0|0
29|Layered Switching for Networks on Chip.|Zhonghai Lu,Ming Liu,Axel Jantsch|24|16|1|3
30|Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.|Lap-Fai Leung,Chi-Ying Tsui|50|34|0|0
31|The Case for Low-Power Photonic Networks on Chip.|Assaf Shacham,Keren Bergman,Luca P. Carloni|83|41|0|12
32|Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.|Shweta Srivastava,Jaijeet S. Roychowdhury|22|14|0|2
33|PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.|Zhichun Wang,Xiaolue Lai,Jaijeet S. Roychowdhury|11|3|0|3
34|Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.|Anand Ramalingam,Ashish Kumar Singh,Sani R. Nassif,Michael Orshansky,David Z. Pan|15|7|0|1
35|Simulating Improbable Events.|Suwen Yang,Mark R. Greenstreet|10|6|0|3
36|SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits.|Boyuan Yan,Sheldon X.-D. Tan,Pu Liu,Bruce McGaughy|25|22|0|6
37|On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.|Min Zhao,Rajendran Panda,Ben Reschke,Yuhong Fu,Trudi Mewett,Sri Chandrasekaran,Savithri Sundareswaran,Shu Yan|6|4|0|0
38|Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.|Behnam Amelifard,Massoud Pedram|15|8|0|4
39|Top-k Aggressors Sets in Delay Noise Analysis.|Ravikishore Gandikota,Kaviraj Chopra,David Blaauw,Dennis Sylvester,Murat R. Becer|3|0|0|1
40|A New Twisted Differential Line Structure in Global Bus Design.|Zhanyuan Jiang,Shiyan Hu,Weiping Shi|2|0|0|0
41|Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew.|Abinash Roy,Noha H. Mahmoud,Masud H. Chowdhury|21|14|0|4
42|Formal Techniques for SystemC Verification; Position Paper.|Moshe Y. Vardi|70|48|1|2
43|Design for Verification in System-level Models and RTL.|Anmol Mathur,Venkat Krishnaswamy|9|4|0|2
44|Verification Methodologies in a TLM-to-RTL Design Flow.|Atsushi Kasuya,Tesh Tesfaye|36|27|0|0
45|Memory Modeling in ESL-RTL Equivalence Checking.|Alfred Kölbl,Jerry R. Burch,Carl Pixley|13|9|0|1
46|Early Power-Aware Design & Validation: Myth or Reality?|Gila Kamhi,Sarah Miller,Stephen Bailey Mentor,Wolfgang Nebel,Y. C. Wong,Juergen Karmann,Enrico Macii,Stephen V. Kosonocky,Steve Curtis|3|2|3|0
47|Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design.|Yuan-Hao Chang,Jen-Wei Hsieh,Tei-Wei Kuo|184|146|7|28
48|A System For Coarse Grained Memory Protection In Tiny Embedded Processors.|Ram Kumar,Akhilesh Singhania,Andrew Castner,Eddie Kohler,Mani B. Srivastava|21|18|0|1
49|Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors.|Hakduran Koc,Mahmut T. Kandemir,Ehat Ercanli,Ozcan Ozturk|17|17|0|3
50|A Memory-Conscious Code Parallelization Scheme.|Liping Xue,Ozcan Ozturk,Mahmut T. Kandemir|5|5|0|0
51|A Self-Tuning Configurable Cache.|Ann Gordon-Ross,Frank Vahid|60|47|0|13
52|Comparative Analysis of Conventional and Statistical Design Techniques.|Steven M. Burns,Mahesh Ketkar,Noel Menezes,Keith A. Bowman,James Tschanz,Vivek De|38|18|0|0
53|Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction.|Zhuo Feng,Peng Li,Yaping Zhan|39|24|2|3
54|Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.|Lerong Cheng,Jinjun Xiong,Lei He|63|34|1|11
55|Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting.|Amith Singhee,Rob A. Rutenbar|37|20|1|7
56|Chip Multi-Processor Generator.|Alex Solomatnikov,Amin Firoozshahian,Wajahat Qadeer,Ofer Shacham,Kyle Kelley,Zain Asgar,Megan Wachs,Rehan Hameed,Mark Horowitz|n/a
57|The Case for the Precision Timed (PRET) Machine.|Stephen A. Edwards,Edward A. Lee|165|119|0|21
58|Quantum-Like Effects in Network-on-Chip Buffers Behavior.|Paul Bogdan,Radu Marculescu|34|32|0|9
59|CAD-based Security, Cryptography, and Digital Rights Management.|Farinaz Koushanfar,Miodrag Potkonjak|48|35|5|34
60|Line-End Shortening is Not Always a Failure.|Puneet Gupta,Andrew B. Kahng,Youngmin Kim,Saumil Shah,Dennis Sylvester|2|2|0|1
61|You Can Get There From Here: Connectivity of Random Graphs on Grids.|Steven P. Levitan|2|1|0|0
62|High Performance and Low Power Electronics on Flexible Substrate.|Jing Li,Kunhyuk Kang,Aditya Bansal,Kaushik Roy|1|0|0|1
63|Novel CNTFET-based Reconfigurable Logic Gate Design.|J. Liu,Ian O'Connor,David Navarro,Frédéric Gaffiot|13|9|0|2
64|Period Optimization for Hard Real-time Distributed Automotive Systems.|Abhijit Davare,Qi Zhu,Marco Di Natale,Claudio Pinello,Sri Kanajan,Alberto L. Sangiovanni-Vincentelli|90|62|1|17
65|Performance Analysis of FlexRay-based ECU Networks.|Andrei Hagiescu,Unmesh D. Bordoloi,Samarjit Chakraborty,Prahladavaradan Sampath,P. Vignesh V. Ganesan,Sethu Ramesh|78|56|0|9
66|Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application.|Juan R. Pimentel,Jason Paskvan|2|2|0|0
67|Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking.|Zonghua Gu,Xiuqiang He,Mingxuan Yuan|19|14|0|2
68|NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.|Wei Zhang,Li Shang,Niraj K. Jha|9|6|0|5
69|Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications.|Hamed F. Dadgour,Kaustav Banerjee|41|33|1|5
70|Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors.|Changyun Zhu,Zhenyu (Peter) Gu,Li Shang,Robert P. Dick,Robert G. Knobel|17|11|0|5
71|GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.|Lei Cheng,Deming Chen,Martin D. F. Wong|39|27|0|7
72|Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits.|Tomasz S. Czajkowski,Stephen Dean Brown|20|16|0|1
73|Single-Event-Upset (SEU) Awareness in FPGA Routing.|Shahin Golshan,Elaheh Bozorgzadeh|34|30|0|2
74|Enhancing FPGA Performance for Arithmetic Circuits.|Philip Brisk,Ajay K. Verma,Paolo Ienne,Hadi Parandeh-Afshar|19|9|0|6
75|Fast Min-Cost Buffer Insertion under Process Variations.|Ruiming Chen,Hai Zhou|7|3|0|2
76|Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.|Brian Taylor,Larry T. Pileggi|84|76|50|1
77|Concurrent Wire Spreading, Widening, and Filling.|Olivier Rizzo,Hanno Melzner|10|5|0|0
78|Modeling Litho-Constrained Design Layout.|Min-Chun Tsai,Daniel Zhang,Zongwu Tang|5|1|0|1
79|Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.|Kunhyuk Kang,Keejong Kim,Ahmad E. Islam,Muhammad Ashraful Alam,Kaushik Roy|46|31|1|2
80|The Impact of NBTI on the Performance of Combinational and Sequential Circuits.|Wenping Wang,Shengqi Yang,Sarvesh Bhardwaj,Rakesh Vattikonda,Sarma B. K. Vrudhula,Frank Liu,Yu Cao|193|154|1|6
81|NBTI-Aware Synthesis of Digital Circuits.|Sanjay V. Kumar,Chris H. Kim,Sachin S. Sapatnekar|161|120|0|13
82|"There Is More Than Moore In Automotive ...".|Hartmut Hiller|2|1|0|0
83|Modeling Safe Operating Area in Hardware Description Languages.|Leonid B. Goldgeisser,Ernst Christen,Zhichao Deng|3|1|0|0
84|Autonomous Automobiles: Developing Cars That Drive Themselves.|Dave Ferguson|0|0|0|0
85|Design-Silicon Timing Correlation A Data Mining Perspective.|Li-C. Wang,Pouria Bastani,Magdy S. Abadir|35|19|1|15
86|Silicon Speedpath Measurement and Feedback into EDA flows.|Kip Killpack,Chandramouli V. Kashyap,Eli Chiprout|55|39|0|3
87|Characterizing Process Variation in Nanometer CMOS.|Kanak Agarwal,Sani R. Nassif|119|82|2|4
88|On-Chip Measurements Complementary to Design Flow for Integrity in SoCs.|Makoto Nagata|10|5|0|1
89|Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits.|Ajay K. Verma,Philip Brisk,Paolo Ienne|9|2|0|5
90|Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System.|Rebecca L. Collins,Luca P. Carloni|15|8|0|4
91|Synchronous Elastic Circuits with Early Evaluation and Token Counterflow.|Jordi Cortadella,Michael Kishinevsky|42|29|0|12
92|Optimization of Area in Digital FIR Filters using Gate-Level Metrics.|Levent Aksoy,Eduardo A. C. da Costa,Paulo F. Flores,José C. Monteiro|31|22|0|8
93|Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency.|Igor Vytyaz,David C. Lee,Suihua Lu,Amit Mehrotra,Un-Ku Moon,Kartikeya Mayaram|7|3|0|5
94|Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.|Henry H. Y. Chan,Zeljko Zilic|5|4|0|2
95|Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning.|Wei Dong,Peng Li|6|3|0|5
96|Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch.|Jaeha Kim,Kevin D. Jones,Mark A. Horowitz|35|33|2|0
97|TLM: Crossing Over From Buzz To Adoption.|Francine Bacchini,Daniel D. Gajski,Laurent Maillet-Contoz,Haruhisa Kashiwagi,Jack Donovan,Tommi Mäkeläinen,Jack Greenbaum,Rishiyur S. Nikhil|1|0|0|0
98|Electronics: The New Differential in the Automotive Industry.|Nick Smith,Andrew Chien,Christopher Hegarty,Walden C. Rhines,Alberto L. Sangiovanni-Vincentelli,Frank Winters|0|0|0|0
99|MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.|Tung-Chieh Chen,Ping-Hung Yuh,Yao-Wen Chang,Fwu-Juh Huang,Denny Liu|19|12|5|2
100|RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.|Natarajan Viswanathan,Gi-Joon Nam,Charles J. Alpert,Paul Villarrubia,Haoxing Ren,Chris C. N. Chu|63|48|0|5
101|Improving Voltage Assignment by Outlier Detection and Incremental Placement.|Huaizhi Wu,Martin D. F. Wong|16|10|0|1
102|Analog Placement Based on Novel Symmetry-Island Formulation.|Mark Po-Hung Lin,Shyh-Chang Lin|62|52|0|9
103|Modeling the Function Cache for Worst-Case Execution Time Analysis.|Raimund Kirner,Martin Schoeberl|7|4|0|1
104|An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.|Chung-Fu Kao,Ing-Jer Huang,Chi-Hung Lin|24|16|1|4
105|Hardware Support for Secure Processing in Embedded Systems.|Shufu Mao,Tilman Wolf|45|45|0|9
106|RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks.|Jude Angelo Ambrose,Roshan G. Ragel,Sri Parameswaran|41|34|1|6
107|Compact State Machines for High Performance Pattern Matching.|Piti Piyachon,Yan Luo|24|19|2|1
108|Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations.|Qunzeng Liu,Sachin S. Sapatnekar|25|18|1|8
109|Statistical Framework for Technology-Model-Product Co-Design and Convergence.|Choongyeun Cho,Daeik D. Kim,Jonghae Kim,Jean-Olivier Plouchart,Robert Trzcinski|7|1|0|3
110|Extraction of Statistical Timing Profiles Using Test Data.|Ying-Yen Chen,Jing-Jia Liou|10|6|0|4
111|An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.|Krishnan Sundaresan,Nihar R. Mahapatra|12|6|0|1
112|Scan Test Planning for Power Reduction.|Michael E. Imhof,Christian G. Zoellin,Hans-Joachim Wunderlich,Nicolas Mäding,Jens Leenstra|14|10|0|7
113|Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.|Xiaoqing Wen,Kohei Miyase,Tatsuya Suzuki,Seiji Kajihara,Yuji Ohsumi,Kewal K. Saluja|62|50|1|23
114|Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.|Nisar Ahmed,Mohammad Tehranipoor,Vinay Jayaram|63|44|1|15
115|New Test Data Decompressor for Low Power Applications.|Grzegorz Mrugalski,Janusz Rajski,Dariusz Czysz,Jerzy Tyszer|51|36|1|12
116|Automotive Software Integration.|Razvan Racu,Arne Hamann,Rolf Ernst,Kai Richter|19|13|0|0
117|Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions.|Marco Di Natale|2|1|0|0
118|Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems.|Antal Rajnak,Ajay Kumar|10|5|0|0
119|Interconnects in the Third Dimension: Design Challenges for 3D ICs.|Kerry Bernstein,Paul Andry,Jerome Cann,Philip G. Emma,David Greenberg,Wilfried Haensch,Mike Ignatowski,Steven J. Koester,John Magerlein,Ruchir Puri,Albert M. Young|197|156|68|1
120|Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.|Azad Naeemi,Reza Sarvari,James D. Meindl|20|9|0|3
121|Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations.|Jaijeet S. Roychowdhury|1|1|0|0
122|CAD Implications of New Interconnect Technologies.|Louis Scheffer|11|7|0|0
123|Alembic: An Efficient Algorithm for CNF Preprocessing.|HyoJung Han,Fabio Somenzi|21|18|0|5
124|EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure.|Shujun Deng,Jinian Bian,Weimin Wu,Xiaoqing Yang,Yanni Zhao|12|7|5|3
125|On-The-Fly Resolve Trace Minimization.|Ohad Shacham,Karen Yorav|11|5|0|0
126|On Resolution Proofs for Combinational Equivalence.|Satrajit Chatterjee,Alan Mishchenko,Robert K. Brayton,Andreas Kuehlmann|12|11|0|3
127|An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.|Jia-Wei Fang,Chin-Hsiung Hsu,Yao-Wen Chang|69|52|0|7
128|Computationally Efficient Power Integrity Simulation for System-on-Package Applications.|Krishna Bharath,Ege Engin,Madhavan Swaminathan,Kazuhide Uriu,Toru Yamada|8|3|0|4
129|Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design.|Hao Yu,Chunta Chu,Lei He|11|7|0|8
130|Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.|Kiran Puttaswamy,Gabriel H. Loh|27|21|2|2
131|Placement of 3D ICs with Thermal and Interlayer Via Considerations.|Brent Goplen,Sachin S. Sapatnekar|97|71|0|0
132|Corezilla: Build and Tame the Multicore Beast?|Lauren Sarno,Wen-mei W. Hwu,Craig Lund,Markus Levy,James R. Larus,James Reinders,Gordon Cameron,Chris Lennard,Takashi Yoshimori|n/a
133|Synthetic biology: from bacteria to stem cells.|Ron Weiss|8|6|0|0
134|Engineering synthetic killer circuits in bacteria.|Lingchong You|0|0|0|0
135|Programming Living Cells to Function as Massively Parallel Computers.|Jeffrey J. Tabor|4|2|0|0
136|Synthesizing Stochasticity in Biochemical Systems.|Brian Fett,Jehoshua Bruck,Marc D. Riedel|21|12|0|10
137|Instruction Splitting for Efficient Code Compression.|Talal Bonny,Jörg Henkel|11|10|0|2
138|An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model.|Jui-Chin Chu,Wei-Chun Ku,Shu-Hsuan Chou,Tien-Fu Chen,Jiun-In Guo|8|1|0|0
139|Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs.|Maarten Wiggers,Marco Bekooij,Gerard J. M. Smit|94|72|0|13
140|Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.|Changjiu Xian,Yung-Hsiang Lu,Zhiyuan Li|101|71|0|3
141|A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip.|Praveen Bhojwani,Rabi N. Mahapatra|16|3|0|5
142|SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects.|Qiang Xu,Yubin Zhang,Krishnendu Chakrabarty|4|1|0|1
143|A DFT Method for Time Expansion Model at Register Transfer Level.|Hiroyuki Iwata,Tomokazu Yoneda,Hideo Fujiwara|3|2|0|2
144|Test Generation in the Presence of Timing Exceptions and Constraints.|Dhiraj Goswami,Kun-Han Tsai,Mark Kassab,Janusz Rajski|5|4|1|3
145|Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design.|Mingoo Seok,Scott Hanson,Dennis Sylvester,David Blaauw|36|25|0|7
146|Nanometer Device Scaling in Subthreshold Circuits.|Scott Hanson,Mingoo Seok,Dennis Sylvester,David Blaauw|35|20|0|9
147|Efficient Modeling Techniques for Dynamic Voltage Drop Analysis.|Hedi Harizi,Robert HauBler,Markus Olbrich,Erich Barke|14|7|1|4
148|On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method.|Ashesh Rastogi,Wei Chen,Sandip Kundu|10|6|0|2
149|Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory.|Yongsoo Joo,Youngjin Cho,Donghwa Shin,Naehyuck Chang|24|19|1|1
150|Shared Resource Access Attributes for High-Level Contention Models.|Alex Bobrek,JoAnn M. Paul,Donald E. Thomas|12|9|0|5
151|A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices.|Akash Kumar,Bart Mesman,Henk Corporaal,Bart D. Theelen,Yajun Ha|10|5|0|4
152|Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling.|Peter Hallschmid,Resve Saleh|5|4|0|0
153|Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution.|Balaji Raman,Samarjit Chakraborty,Wei Tsang Ooi,Santanu Dutta|12|8|0|8
154|Verification Coverage: When is Enough, Enough?|Francine Bacchini,Alan J. Hu,Tom Fitzpatrick,Rajeev Ranjan,David Lacey,Mercedes Tan,Andrew Piziali,Avi Ziv|3|1|0|0
155|Thousand Core ChipsA Technology Perspective.|Shekhar Borkar|979|836|4|0
156|The KILL Rule for Multicore.|Anant Agarwal,Markus Levy|n/a
157|Implicitly Parallel Programming Models for Thousand-Core Microprocessors.|Wen-mei W. Hwu,Shane Ryoo,Sain-Zee Ueng,John H. Kelm,Isaac Gelado,Sam S. Stone,Robert E. Kidd,Sara S. Baghsorkhi,Aqeel Mahesri,Stephanie C. Tsao,Nacho Navarro,Steven S. Lumetta,Matthew I. Frank,Sanjay J. Patel|69|43|3|1
158|Multi-Core Design Automation Challenges.|John A. Darringer|17|9|0|1
159|Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.|Kyoung-Hwan Lim,YongHwan Kim,Taewhan Kim|13|6|0|0
160|Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.|Sudarshan Banerjee,Elaheh Bozorgzadeh,Nikil Dutt,Juanjo Noguera|11|6|0|4
161|Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs.|Sander Stuijk,Twan Basten,Marc Geilen,Henk Corporaal|137|111|0|14
162|Global Critical Path: A Tool for System-Level Timing Analysis.|Girish Venkataramani,Mihai Budiu,Tiberiu Chelcea,Seth Copen Goldstein|15|7|0|5
163|Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.|Pramod Chandraiah,Rainer Dömer|13|4|0|3
164|RISPP: Rotating Instruction Set Processing Platform.|Lars Bauer,Muhammad Shafique,Simon Kramer,Jörg Henkel|60|35|0|15
165|ASIP Instruction Encoding for Energy and Area Reduction.|Paul Morgan,Richard Taylor|5|3|0|0
166|Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.|Christopher Ostler,Karam S. Chatha|0|0|0|0
167|Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.|Jia Yu,Jingnan Yao,Laxmi N. Bhuyan,Jun Yang|9|8|0|2
168|Design Methodology for Pipelined Heterogeneous Multiprocessor System.|Seng Lin Shee,Sri Parameswaran|66|44|0|25
169|A General Framework for Spatial Correlation Modeling in VLSI Design.|Frank Liu|99|78|3|2
170|Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.|Ritu Singhal,Asha Balijepalli,Anupama R. Subramaniam,Frank Liu,Sani R. Nassif,Yu Cao|63|43|1|1
171|A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis.|Guo Yu,Wei Dong,Zhuo Feng,Peng Li|7|3|0|2
172|Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.|Nancy Ying Zhou,Zhuo Li,Weiping Shi|15|12|0|0
173|A Unified Approach to Canonical Form-based Boolean Matching.|Giovanni Agosta,Francesco Bruschi,Gerardo Pelosi,Donatella Sciuto|11|6|0|1
174|Gate Sizing For Cell Library-Based Designs.|Shiyan Hu,Mahesh Ketkar,Jiang Hu|61|44|0|9
175|Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization.|Xiaoji Ye,Yaping Zhan,Peng Li|14|9|0|0
176|Techniques for Effective Distributed Physical Synthesis.|Freddy Y. C. Mang,Wenting Hou,Pei-Hsin Ho|2|2|0|0
177|SODA: Sensitivity Based Optimization of Disk Architecture.|Yan Zhang,Sudhanva Gurumurthi,Mircea R. Stan|10|3|0|3
178|Dynamic Power Management with Hybrid Power Sources.|Jianli Zhuo,Chaitali Chakrabarti,Kyungsoo Lee,Naehyuck Chang|17|7|0|4
179|System-on-Chip Power Management Considering Leakage Power Variations.|Saumya Chandra,Kanishka Lahiri,Anand Raghunathan,Sujit Dey|10|8|0|2
180|Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation.|Mohammad Ali Ghodrat,Kanishka Lahiri,Anand Raghunathan|17|12|0|0
181|A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages.|Hung-Yi Liu,Wan-Ping Lee,Yao-Wen Chang|25|16|0|0
182|Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.|Shady Copty,Itai Jaeger,Yoav Katz,Michael Vinov|4|3|0|0
183|Automatic Verification of External Interrupt Behaviors for Microprocessor Design.|Fu-Ching Yang,Wen-Kai Huang,Ing-Jer Huang|13|8|0|2
184|A Framework for the Validation of Processor Architecture Compliance.|Allon Adir,Sigal Asaf,Laurent Fournier,Itai Jaeger,Ofer Peled|5|2|0|1
185|Functional Verification of SiCortex Multiprocessor System-on-a-Chip.|Oleg Petlin,Wilson Snyder|0|0|0|0
186|DDBDD: Delay-Driven BDD Synthesis for FPGAs.|Lei Cheng,Deming Chen,Martin D. F. Wong|11|9|0|1
187|FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs.|Amilcar do Carmo Lucas,Sven Heithecker,Rolf Ernst|15|10|1|6
188|How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.|Catherine L. Zhou,Wai-Chung Tang,Wing-Hang Lo,Yu-Liang Wu|8|6|0|4
189|Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.|Xin Li,Lawrence T. Pileggi|8|5|0|5
190|Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.|Kunhyuk Kang,Keejong Kim,Kaushik Roy|20|11|0|4
191|Parameterized Macromodeling for Analog System-Level Design Exploration.|Jian Wang,Xin Li,Lawrence T. Pileggi|6|5|2|1
192|Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies.|Trent McConaghy,Pieter Palmers,Georges G. E. Gielen,Michiel Steyaert|40|16|1|11
193|Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.|Tao Xu,Krishnendu Chakrabarty|47|36|0|12
194|OPC-Free and Minimally Irregular IC Design Style.|Wojciech Maly,Yi-Wei Lin,Malgorzata Marek-Sadowska|34|26|0|13
195|Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits.|Nishant Patil,Jie Deng,H.-S. Philip Wong,Subhasish Mitra|46|26|0|9
196|Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment.|Dmitri Maslov,Sean M. Falconer,Michele Mosca|10|5|0|0
197|Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver.|Tsung-Ching Huang,Huai-Yuan Tseng,Chen-Pang Kung,Kwang-Ting Cheng|9|9|0|4
198|Clock Period Minimization with Minimum Delay Insertion.|Shih-Hsu Huang,Chun-Hua Cheng,Chia-Ming Chang,Yow-Tyng Nieh|21|16|1|5
199|An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.|Yu-Shih Su,Da-Chung Wang,Shih-Chieh Chang,Malgorzata Marek-Sadowska|21|16|0|0
200|A Fully-Automated Desynchronization Flow for Synchronous Circuits.|Nikolaos Andrikos,Luciano Lavagno,Davide Pandini,Christos P. Sotiriou|36|26|1|1
201|Self-Resetting Latches for Asynchronous Micro-Pipelines.|Tiberiu Chelcea,Girish Venkataramani,Seth Copen Goldstein|12|8|3|2
202|IP Exchange: I'll Show You Mine if You Show Me Yours.|Lauren Sarno,Ron Wilson,Soo-Kwan Eo,Laurent Lestringand,John Goodenough,Guri Stark,Serge Leef,Dave Witt|0|0|0|0
