Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: GCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GCD"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : GCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/memory.v" in library work
Compiling verilog file "GCD.v" in library work
Module <memory> compiled
Module <GCD> compiled
No errors in compilation
Analysis of file <"GCD.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <GCD> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <GCD>.
WARNING:Xst:2211 - "ipcore_dir/memory.v" line 46: Instantiating black box module <memory>.
Module <GCD> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GCD>.
    Related source file is "GCD.v".
WARNING:Xst:646 - Signal <douta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <b>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <wa>.
    Using one-hot encoding for signal <bwa>.
    Using one-hot encoding for signal <bra>.
    Using one-hot encoding for signal <jmp>.
    Using one-hot encoding for signal <$old_wa_8>.
    Using one-hot encoding for signal <$old_bwa_9>.
    Using one-hot encoding for signal <$old_bra_10>.
    Using one-hot encoding for signal <$old_jmp_11>.
    Found 1-bit register for signal <meow>.
    Found 4-bit register for signal <ad1>.
    Found 4-bit register for signal <ad2>.
    Found 8-bit register for signal <addra>.
    Found 8-bit adder for signal <addra$addsub0000> created at line 140.
    Found 4-bit adder carry out for signal <AUX_19$addsub0000>.
    Found 3-bit register for signal <bra>.
    Found 3-bit register for signal <bwa>.
    Found 4-bit comparator greater for signal <c$cmp_gt0000> created at line 125.
    Found 1-bit register for signal <clk2>.
    Found 4-bit register for signal <dina>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <hlt>.
    Found 4-bit register for signal <jmp>.
    Found 8-bit register for signal <mem>.
    Found 8-bit subtractor for signal <old_addra_14$sub0000> created at line 109.
    Found 8-bit adder for signal <old_addra_31$add0000> created at line 115.
    Found 8-bit adder for signal <old_addra_31$add0001> created at line 116.
    Found 8-bit adder for signal <old_addra_31$add0002> created at line 117.
    Found 8-bit adder for signal <old_addra_31$add0003> created at line 118.
    Found 8-bit adder for signal <old_addra_31$add0004> created at line 119.
    Found 8-bit adder for signal <old_addra_31$add0005> created at line 120.
    Found 8-bit adder for signal <old_addra_31$add0006> created at line 127.
    Found 8-bit adder for signal <old_addra_31$add0007> created at line 128.
    Found 8-bit adder for signal <old_addra_31$add0008> created at line 129.
    Found 4-bit register for signal <wa>.
    Found 1-bit register for signal <wea>.
    Found 1-bit register for signal <z>.
    Found 4-bit comparator equal for signal <z$cmp_eq0005> created at line 125.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <GCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit adder carry out                                 : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 10
 8-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 6
 3-bit register                                        : 2
 4-bit register                                        : 5
 8-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 1
 4-bit latch                                           : 2
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <sharat>.
WARNING:Xst:1426 - The value init of the FF/Latch hlt hinder the constant cleaning in the block GCD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <e> has a constant value of 0 in block <GCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wa_3> has a constant value of 0 in block <GCD>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit adder carry out                                 : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 10
 8-bit subtractor                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Latches                                              : 3
 1-bit latch                                           : 1
 4-bit latch                                           : 2
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch hlt hinder the constant cleaning in the block GCD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <e> has a constant value of 0 in block <GCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wa_3> has a constant value of 0 in block <GCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <GCD> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <clk2> in Unit <GCD> is equivalent to the following FF/Latch, which will be removed : <meow> 
Found area constraint ratio of 100 (+ 5) on block GCD, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : GCD.ngr
Top Level Output File Name         : GCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 260
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 12
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 60
#      LUT3_D                      : 10
#      LUT3_L                      : 8
#      LUT4                        : 110
#      LUT4_D                      : 30
#      LUT4_L                      : 15
#      MUXF5                       : 8
#      VCC                         : 2
# FlipFlops/Latches                : 54
#      FDE                         : 43
#      FDR                         : 2
#      LD_1                        : 8
#      LDE                         : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      131  out of   4656     2%  
 Number of Slice Flip Flops:             54  out of   9312     0%  
 Number of 4 input LUTs:                249  out of   9312     2%  
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
c_and0000(hlt_not000111:O)         | NONE(*)(c)             | 1     |
hlt                                | NONE(b_0)              | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.003ns (Maximum Frequency: 83.313MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.003ns (frequency: 83.313MHz)
  Total number of paths / destination ports: 4968 / 109
-------------------------------------------------------------------------
Delay:               12.003ns (Levels of Logic = 8)
  Source:            sharat/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       addra_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sharat/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to addra_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKA->DOA0   31   2.800   1.297  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<0>)
     end scope: 'sharat'
     LUT3:I2->O            3   0.704   0.706  addra_mux0000<2>4_SW0 (N18)
     LUT4:I0->O            1   0.704   0.455  addra_mux0000<2>617 (addra_mux0000<2>617)
     LUT4:I2->O            1   0.704   0.424  addra_mux0000<2>646 (addra_mux0000<2>646)
     LUT4:I3->O            2   0.704   0.526  addra_mux0000<2>691 (N171)
     LUT3_D:I1->LO         1   0.704   0.135  Madd_addra_addsub0000_cy<2>11 (N176)
     LUT3:I2->O            1   0.704   0.424  Madd_addra_addsub0000_cy<4>11 (Madd_addra_addsub0000_cy<4>)
     LUT4:I3->O            1   0.704   0.000  addra_mux0000<7>1 (addra_mux0000<7>)
     FDE:D                     0.308          addra_7
    ----------------------------------------
    Total                     12.003ns (8.036ns logic, 3.967ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c_and0000'
  Clock period: 3.639ns (frequency: 274.801MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.639ns (Levels of Logic = 2)
  Source:            c (LATCH)
  Destination:       c (LATCH)
  Source Clock:      c_and0000 falling
  Destination Clock: c_and0000 falling

  Data Path: c to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              6   0.676   0.748  c (c)
     LUT4:I1->O            1   0.704   0.499  c_mux0000209 (c_mux0000209)
     LUT2:I1->O            1   0.704   0.000  c_mux0000210 (c_mux0000)
     LDE:D                     0.308          c
    ----------------------------------------
    Total                      3.639ns (2.392ns logic, 1.247ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hlt'
  Clock period: 8.941ns (frequency: 111.844MHz)
  Total number of paths / destination ports: 103 / 8
-------------------------------------------------------------------------
Delay:               8.941ns (Levels of Logic = 7)
  Source:            a_0 (LATCH)
  Destination:       a_3 (LATCH)
  Source Clock:      hlt rising
  Destination Clock: hlt rising

  Data Path: a_0 to a_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             4   0.676   0.762  a_0 (a_0)
     LUT3:I0->O            9   0.704   0.855  _old_a_15<0>1 (_old_a_15<0>)
     LUT4_D:I2->LO         1   0.704   0.135  Msub__AUX_21_cy<1>11 (N190)
     LUT3:I2->O            3   0.704   0.610  Msub__AUX_21_cy<2>11 (Msub__AUX_21_cy<2>)
     LUT3:I1->O            1   0.704   0.595  a_mux0000<3>17 (a_mux0000<3>17)
     LUT3:I0->O            1   0.704   0.000  a_mux0000<3>67_F (N155)
     MUXF5:I0->O           1   0.321   0.455  a_mux0000<3>67 (a_mux0000<3>67)
     LUT4:I2->O            1   0.704   0.000  a_mux0000<3>104 (a_mux0000<3>)
     LD_1:D                    0.308          a_3
    ----------------------------------------
    Total                      8.941ns (5.529ns logic, 3.412ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            clk2 (FF)
  Destination:       meow (PAD)
  Source Clock:      clk rising

  Data Path: clk2 to meow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clk2 (clk2)
     OBUF:I->O                 3.272          meow_OBUF (meow)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.72 secs
 
--> 

Total memory usage is 302984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

