-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

-- DATE "10/15/2023 20:47:09"

-- 
-- Device: Altera EPM2210F324C5 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY IEEE;
LIBRARY MAXII;
USE IEEE.STD_LOGIC_1164.ALL;
USE MAXII.MAXII_COMPONENTS.ALL;

ENTITY 	RegisterFile IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	ReadRegister : IN std_logic_vector(4 DOWNTO 0);
	WriteRegister : IN std_logic_vector(4 DOWNTO 0);
	WriteData : IN std_logic_vector(31 DOWNTO 0);
	RegWrite : IN std_logic;
	ReadData : OUT std_logic_vector(31 DOWNTO 0);
	TimerCountRegister : OUT std_logic_vector(25 DOWNTO 13);
	AccumulatorRegister : OUT std_logic_vector(31 DOWNTO 0);
	BaseRegister : OUT std_logic_vector(4 DOWNTO 0);
	DataRegister : OUT std_logic_vector(31 DOWNTO 16)
	);
END RegisterFile;

-- Design Ports Information


ARCHITECTURE structure OF RegisterFile IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_ReadRegister : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_WriteRegister : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_WriteData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_ReadData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_TimerCountRegister : std_logic_vector(25 DOWNTO 13);
SIGNAL ww_AccumulatorRegister : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_BaseRegister : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_DataRegister : std_logic_vector(31 DOWNTO 16);
SIGNAL \array_reg[26][0]~regout\ : std_logic;
SIGNAL \array_reg[22][0]~regout\ : std_logic;
SIGNAL \array_reg[24][0]~regout\ : std_logic;
SIGNAL \array_reg[20][0]~regout\ : std_logic;
SIGNAL \array_reg[8][0]~regout\ : std_logic;
SIGNAL \array_reg[10][0]~regout\ : std_logic;
SIGNAL \array_reg[6][0]~regout\ : std_logic;
SIGNAL \array_reg[14][0]~regout\ : std_logic;
SIGNAL \array_reg[25][1]~regout\ : std_logic;
SIGNAL \array_reg[21][1]~regout\ : std_logic;
SIGNAL \array_reg[30][1]~regout\ : std_logic;
SIGNAL \array_reg[20][1]~regout\ : std_logic;
SIGNAL \array_reg[24][1]~regout\ : std_logic;
SIGNAL \array_reg[5][1]~regout\ : std_logic;
SIGNAL \array_reg[8][1]~regout\ : std_logic;
SIGNAL \array_reg[9][1]~regout\ : std_logic;
SIGNAL \array_reg[1][1]~regout\ : std_logic;
SIGNAL \array_reg[13][1]~regout\ : std_logic;
SIGNAL \array_reg[26][2]~regout\ : std_logic;
SIGNAL \array_reg[17][2]~regout\ : std_logic;
SIGNAL \array_reg[25][2]~regout\ : std_logic;
SIGNAL \array_reg[24][2]~regout\ : std_logic;
SIGNAL \array_reg[28][2]~regout\ : std_logic;
SIGNAL \array_reg[19][2]~regout\ : std_logic;
SIGNAL \array_reg[27][2]~regout\ : std_logic;
SIGNAL \array_reg[9][2]~regout\ : std_logic;
SIGNAL \array_reg[10][2]~regout\ : std_logic;
SIGNAL \array_reg[1][2]~regout\ : std_logic;
SIGNAL \array_reg[3][2]~regout\ : std_logic;
SIGNAL \array_reg[17][3]~regout\ : std_logic;
SIGNAL \array_reg[21][3]~regout\ : std_logic;
SIGNAL \array_reg[22][3]~regout\ : std_logic;
SIGNAL \array_reg[30][3]~regout\ : std_logic;
SIGNAL \array_reg[20][3]~regout\ : std_logic;
SIGNAL \array_reg[28][3]~regout\ : std_logic;
SIGNAL \array_reg[19][3]~regout\ : std_logic;
SIGNAL \array_reg[23][3]~regout\ : std_logic;
SIGNAL \array_reg[5][3]~regout\ : std_logic;
SIGNAL \array_reg[6][3]~regout\ : std_logic;
SIGNAL \array_reg[1][3]~regout\ : std_logic;
SIGNAL \array_reg[26][4]~regout\ : std_logic;
SIGNAL \array_reg[22][4]~regout\ : std_logic;
SIGNAL \array_reg[24][4]~regout\ : std_logic;
SIGNAL \array_reg[20][4]~regout\ : std_logic;
SIGNAL \array_reg[8][4]~regout\ : std_logic;
SIGNAL \array_reg[10][4]~regout\ : std_logic;
SIGNAL \array_reg[6][4]~regout\ : std_logic;
SIGNAL \array_reg[14][4]~regout\ : std_logic;
SIGNAL \array_reg[25][5]~regout\ : std_logic;
SIGNAL \array_reg[21][5]~regout\ : std_logic;
SIGNAL \array_reg[30][5]~regout\ : std_logic;
SIGNAL \array_reg[20][5]~regout\ : std_logic;
SIGNAL \array_reg[24][5]~regout\ : std_logic;
SIGNAL \array_reg[5][5]~regout\ : std_logic;
SIGNAL \array_reg[8][5]~regout\ : std_logic;
SIGNAL \array_reg[9][5]~regout\ : std_logic;
SIGNAL \array_reg[1][5]~regout\ : std_logic;
SIGNAL \array_reg[13][5]~regout\ : std_logic;
SIGNAL \array_reg[26][6]~regout\ : std_logic;
SIGNAL \array_reg[17][6]~regout\ : std_logic;
SIGNAL \array_reg[25][6]~regout\ : std_logic;
SIGNAL \array_reg[24][6]~regout\ : std_logic;
SIGNAL \array_reg[28][6]~regout\ : std_logic;
SIGNAL \array_reg[19][6]~regout\ : std_logic;
SIGNAL \array_reg[27][6]~regout\ : std_logic;
SIGNAL \array_reg[9][6]~regout\ : std_logic;
SIGNAL \array_reg[10][6]~regout\ : std_logic;
SIGNAL \array_reg[1][6]~regout\ : std_logic;
SIGNAL \array_reg[2][6]~regout\ : std_logic;
SIGNAL \array_reg[17][7]~regout\ : std_logic;
SIGNAL \array_reg[21][7]~regout\ : std_logic;
SIGNAL \array_reg[22][7]~regout\ : std_logic;
SIGNAL \array_reg[30][7]~regout\ : std_logic;
SIGNAL \array_reg[20][7]~regout\ : std_logic;
SIGNAL \array_reg[19][7]~regout\ : std_logic;
SIGNAL \array_reg[23][7]~regout\ : std_logic;
SIGNAL \array_reg[5][7]~regout\ : std_logic;
SIGNAL \array_reg[6][7]~regout\ : std_logic;
SIGNAL \array_reg[2][7]~regout\ : std_logic;
SIGNAL \array_reg[1][7]~regout\ : std_logic;
SIGNAL \array_reg[26][8]~regout\ : std_logic;
SIGNAL \array_reg[22][8]~regout\ : std_logic;
SIGNAL \array_reg[29][8]~regout\ : std_logic;
SIGNAL \array_reg[24][8]~regout\ : std_logic;
SIGNAL \array_reg[20][8]~regout\ : std_logic;
SIGNAL \array_reg[8][8]~regout\ : std_logic;
SIGNAL \array_reg[10][8]~regout\ : std_logic;
SIGNAL \array_reg[6][8]~regout\ : std_logic;
SIGNAL \array_reg[2][8]~regout\ : std_logic;
SIGNAL \array_reg[14][8]~regout\ : std_logic;
SIGNAL \array_reg[25][9]~regout\ : std_logic;
SIGNAL \array_reg[21][9]~regout\ : std_logic;
SIGNAL \array_reg[30][9]~regout\ : std_logic;
SIGNAL \array_reg[20][9]~regout\ : std_logic;
SIGNAL \array_reg[24][9]~regout\ : std_logic;
SIGNAL \array_reg[5][9]~regout\ : std_logic;
SIGNAL \array_reg[8][9]~regout\ : std_logic;
SIGNAL \array_reg[9][9]~regout\ : std_logic;
SIGNAL \array_reg[1][9]~regout\ : std_logic;
SIGNAL \array_reg[13][9]~regout\ : std_logic;
SIGNAL \array_reg[26][10]~regout\ : std_logic;
SIGNAL \array_reg[17][10]~regout\ : std_logic;
SIGNAL \array_reg[25][10]~regout\ : std_logic;
SIGNAL \array_reg[24][10]~regout\ : std_logic;
SIGNAL \array_reg[28][10]~regout\ : std_logic;
SIGNAL \array_reg[19][10]~regout\ : std_logic;
SIGNAL \array_reg[27][10]~regout\ : std_logic;
SIGNAL \array_reg[9][10]~regout\ : std_logic;
SIGNAL \array_reg[10][10]~regout\ : std_logic;
SIGNAL \array_reg[1][10]~regout\ : std_logic;
SIGNAL \array_reg[2][10]~regout\ : std_logic;
SIGNAL \array_reg[17][11]~regout\ : std_logic;
SIGNAL \array_reg[21][11]~regout\ : std_logic;
SIGNAL \array_reg[22][11]~regout\ : std_logic;
SIGNAL \array_reg[30][11]~regout\ : std_logic;
SIGNAL \array_reg[20][11]~regout\ : std_logic;
SIGNAL \array_reg[28][11]~regout\ : std_logic;
SIGNAL \array_reg[19][11]~regout\ : std_logic;
SIGNAL \array_reg[23][11]~regout\ : std_logic;
SIGNAL \array_reg[5][11]~regout\ : std_logic;
SIGNAL \array_reg[6][11]~regout\ : std_logic;
SIGNAL \array_reg[2][11]~regout\ : std_logic;
SIGNAL \array_reg[1][11]~regout\ : std_logic;
SIGNAL \array_reg[26][12]~regout\ : std_logic;
SIGNAL \array_reg[22][12]~regout\ : std_logic;
SIGNAL \array_reg[24][12]~regout\ : std_logic;
SIGNAL \array_reg[20][12]~regout\ : std_logic;
SIGNAL \array_reg[8][12]~regout\ : std_logic;
SIGNAL \array_reg[10][12]~regout\ : std_logic;
SIGNAL \array_reg[6][12]~regout\ : std_logic;
SIGNAL \array_reg[2][12]~regout\ : std_logic;
SIGNAL \array_reg[14][12]~regout\ : std_logic;
SIGNAL \array_reg[25][13]~regout\ : std_logic;
SIGNAL \array_reg[21][13]~regout\ : std_logic;
SIGNAL \array_reg[20][13]~regout\ : std_logic;
SIGNAL \array_reg[24][13]~regout\ : std_logic;
SIGNAL \array_reg[5][13]~regout\ : std_logic;
SIGNAL \array_reg[8][13]~regout\ : std_logic;
SIGNAL \array_reg[9][13]~regout\ : std_logic;
SIGNAL \array_reg[1][13]~regout\ : std_logic;
SIGNAL \array_reg[13][13]~regout\ : std_logic;
SIGNAL \array_reg[26][14]~regout\ : std_logic;
SIGNAL \array_reg[30][14]~regout\ : std_logic;
SIGNAL \array_reg[17][14]~regout\ : std_logic;
SIGNAL \array_reg[25][14]~regout\ : std_logic;
SIGNAL \array_reg[24][14]~regout\ : std_logic;
SIGNAL \array_reg[28][14]~regout\ : std_logic;
SIGNAL \array_reg[19][14]~regout\ : std_logic;
SIGNAL \array_reg[27][14]~regout\ : std_logic;
SIGNAL \array_reg[9][14]~regout\ : std_logic;
SIGNAL \array_reg[10][14]~regout\ : std_logic;
SIGNAL \array_reg[1][14]~regout\ : std_logic;
SIGNAL \array_reg[2][14]~regout\ : std_logic;
SIGNAL \array_reg[17][15]~regout\ : std_logic;
SIGNAL \array_reg[21][15]~regout\ : std_logic;
SIGNAL \array_reg[22][15]~regout\ : std_logic;
SIGNAL \array_reg[30][15]~regout\ : std_logic;
SIGNAL \array_reg[20][15]~regout\ : std_logic;
SIGNAL \array_reg[28][15]~regout\ : std_logic;
SIGNAL \array_reg[19][15]~regout\ : std_logic;
SIGNAL \array_reg[23][15]~regout\ : std_logic;
SIGNAL \array_reg[5][15]~regout\ : std_logic;
SIGNAL \array_reg[6][15]~regout\ : std_logic;
SIGNAL \array_reg[2][15]~regout\ : std_logic;
SIGNAL \array_reg[1][15]~regout\ : std_logic;
SIGNAL \array_reg[26][16]~regout\ : std_logic;
SIGNAL \array_reg[22][16]~regout\ : std_logic;
SIGNAL \array_reg[29][16]~regout\ : std_logic;
SIGNAL \array_reg[24][16]~regout\ : std_logic;
SIGNAL \array_reg[20][16]~regout\ : std_logic;
SIGNAL \array_reg[8][16]~regout\ : std_logic;
SIGNAL \array_reg[10][16]~regout\ : std_logic;
SIGNAL \array_reg[6][16]~regout\ : std_logic;
SIGNAL \array_reg[2][16]~regout\ : std_logic;
SIGNAL \array_reg[14][16]~regout\ : std_logic;
SIGNAL \array_reg[25][17]~regout\ : std_logic;
SIGNAL \array_reg[21][17]~regout\ : std_logic;
SIGNAL \array_reg[20][17]~regout\ : std_logic;
SIGNAL \array_reg[24][17]~regout\ : std_logic;
SIGNAL \array_reg[5][17]~regout\ : std_logic;
SIGNAL \array_reg[8][17]~regout\ : std_logic;
SIGNAL \array_reg[9][17]~regout\ : std_logic;
SIGNAL \array_reg[13][17]~regout\ : std_logic;
SIGNAL \array_reg[26][18]~regout\ : std_logic;
SIGNAL \array_reg[30][18]~regout\ : std_logic;
SIGNAL \array_reg[17][18]~regout\ : std_logic;
SIGNAL \array_reg[25][18]~regout\ : std_logic;
SIGNAL \array_reg[24][18]~regout\ : std_logic;
SIGNAL \array_reg[28][18]~regout\ : std_logic;
SIGNAL \array_reg[19][18]~regout\ : std_logic;
SIGNAL \array_reg[27][18]~regout\ : std_logic;
SIGNAL \array_reg[9][18]~regout\ : std_logic;
SIGNAL \array_reg[10][18]~regout\ : std_logic;
SIGNAL \array_reg[2][18]~regout\ : std_logic;
SIGNAL \array_reg[17][19]~regout\ : std_logic;
SIGNAL \array_reg[21][19]~regout\ : std_logic;
SIGNAL \array_reg[22][19]~regout\ : std_logic;
SIGNAL \array_reg[30][19]~regout\ : std_logic;
SIGNAL \array_reg[20][19]~regout\ : std_logic;
SIGNAL \array_reg[19][19]~regout\ : std_logic;
SIGNAL \array_reg[23][19]~regout\ : std_logic;
SIGNAL \array_reg[5][19]~regout\ : std_logic;
SIGNAL \array_reg[6][19]~regout\ : std_logic;
SIGNAL \array_reg[2][19]~regout\ : std_logic;
SIGNAL \array_reg[26][20]~regout\ : std_logic;
SIGNAL \array_reg[22][20]~regout\ : std_logic;
SIGNAL \array_reg[29][20]~regout\ : std_logic;
SIGNAL \array_reg[24][20]~regout\ : std_logic;
SIGNAL \array_reg[20][20]~regout\ : std_logic;
SIGNAL \array_reg[8][20]~regout\ : std_logic;
SIGNAL \array_reg[10][20]~regout\ : std_logic;
SIGNAL \array_reg[6][20]~regout\ : std_logic;
SIGNAL \array_reg[2][20]~regout\ : std_logic;
SIGNAL \array_reg[14][20]~regout\ : std_logic;
SIGNAL \array_reg[25][21]~regout\ : std_logic;
SIGNAL \array_reg[21][21]~regout\ : std_logic;
SIGNAL \array_reg[30][21]~regout\ : std_logic;
SIGNAL \array_reg[20][21]~regout\ : std_logic;
SIGNAL \array_reg[24][21]~regout\ : std_logic;
SIGNAL \array_reg[5][21]~regout\ : std_logic;
SIGNAL \array_reg[8][21]~regout\ : std_logic;
SIGNAL \array_reg[9][21]~regout\ : std_logic;
SIGNAL \array_reg[13][21]~regout\ : std_logic;
SIGNAL \array_reg[26][22]~regout\ : std_logic;
SIGNAL \array_reg[17][22]~regout\ : std_logic;
SIGNAL \array_reg[25][22]~regout\ : std_logic;
SIGNAL \array_reg[24][22]~regout\ : std_logic;
SIGNAL \array_reg[28][22]~regout\ : std_logic;
SIGNAL \array_reg[19][22]~regout\ : std_logic;
SIGNAL \array_reg[27][22]~regout\ : std_logic;
SIGNAL \array_reg[9][22]~regout\ : std_logic;
SIGNAL \array_reg[10][22]~regout\ : std_logic;
SIGNAL \array_reg[2][22]~regout\ : std_logic;
SIGNAL \array_reg[17][23]~regout\ : std_logic;
SIGNAL \array_reg[21][23]~regout\ : std_logic;
SIGNAL \array_reg[22][23]~regout\ : std_logic;
SIGNAL \array_reg[30][23]~regout\ : std_logic;
SIGNAL \array_reg[20][23]~regout\ : std_logic;
SIGNAL \array_reg[28][23]~regout\ : std_logic;
SIGNAL \array_reg[19][23]~regout\ : std_logic;
SIGNAL \array_reg[23][23]~regout\ : std_logic;
SIGNAL \array_reg[5][23]~regout\ : std_logic;
SIGNAL \array_reg[6][23]~regout\ : std_logic;
SIGNAL \array_reg[2][23]~regout\ : std_logic;
SIGNAL \array_reg[26][24]~regout\ : std_logic;
SIGNAL \array_reg[22][24]~regout\ : std_logic;
SIGNAL \array_reg[24][24]~regout\ : std_logic;
SIGNAL \array_reg[20][24]~regout\ : std_logic;
SIGNAL \array_reg[8][24]~regout\ : std_logic;
SIGNAL \array_reg[10][24]~regout\ : std_logic;
SIGNAL \array_reg[6][24]~regout\ : std_logic;
SIGNAL \array_reg[2][24]~regout\ : std_logic;
SIGNAL \array_reg[14][24]~regout\ : std_logic;
SIGNAL \array_reg[25][25]~regout\ : std_logic;
SIGNAL \array_reg[21][25]~regout\ : std_logic;
SIGNAL \array_reg[20][25]~regout\ : std_logic;
SIGNAL \array_reg[24][25]~regout\ : std_logic;
SIGNAL \array_reg[5][25]~regout\ : std_logic;
SIGNAL \array_reg[8][25]~regout\ : std_logic;
SIGNAL \array_reg[9][25]~regout\ : std_logic;
SIGNAL \array_reg[13][25]~regout\ : std_logic;
SIGNAL \array_reg[26][26]~regout\ : std_logic;
SIGNAL \array_reg[30][26]~regout\ : std_logic;
SIGNAL \array_reg[17][26]~regout\ : std_logic;
SIGNAL \array_reg[25][26]~regout\ : std_logic;
SIGNAL \array_reg[24][26]~regout\ : std_logic;
SIGNAL \array_reg[28][26]~regout\ : std_logic;
SIGNAL \array_reg[19][26]~regout\ : std_logic;
SIGNAL \array_reg[27][26]~regout\ : std_logic;
SIGNAL \array_reg[9][26]~regout\ : std_logic;
SIGNAL \array_reg[10][26]~regout\ : std_logic;
SIGNAL \array_reg[2][26]~regout\ : std_logic;
SIGNAL \array_reg[17][27]~regout\ : std_logic;
SIGNAL \array_reg[21][27]~regout\ : std_logic;
SIGNAL \array_reg[22][27]~regout\ : std_logic;
SIGNAL \array_reg[30][27]~regout\ : std_logic;
SIGNAL \array_reg[20][27]~regout\ : std_logic;
SIGNAL \array_reg[28][27]~regout\ : std_logic;
SIGNAL \array_reg[19][27]~regout\ : std_logic;
SIGNAL \array_reg[23][27]~regout\ : std_logic;
SIGNAL \array_reg[5][27]~regout\ : std_logic;
SIGNAL \array_reg[6][27]~regout\ : std_logic;
SIGNAL \array_reg[2][27]~regout\ : std_logic;
SIGNAL \array_reg[3][27]~regout\ : std_logic;
SIGNAL \array_reg[26][28]~regout\ : std_logic;
SIGNAL \array_reg[22][28]~regout\ : std_logic;
SIGNAL \array_reg[29][28]~regout\ : std_logic;
SIGNAL \array_reg[24][28]~regout\ : std_logic;
SIGNAL \array_reg[20][28]~regout\ : std_logic;
SIGNAL \array_reg[8][28]~regout\ : std_logic;
SIGNAL \array_reg[10][28]~regout\ : std_logic;
SIGNAL \array_reg[6][28]~regout\ : std_logic;
SIGNAL \array_reg[2][28]~regout\ : std_logic;
SIGNAL \array_reg[14][28]~regout\ : std_logic;
SIGNAL \array_reg[25][29]~regout\ : std_logic;
SIGNAL \array_reg[21][29]~regout\ : std_logic;
SIGNAL \array_reg[20][29]~regout\ : std_logic;
SIGNAL \array_reg[24][29]~regout\ : std_logic;
SIGNAL \array_reg[5][29]~regout\ : std_logic;
SIGNAL \array_reg[8][29]~regout\ : std_logic;
SIGNAL \array_reg[9][29]~regout\ : std_logic;
SIGNAL \array_reg[13][29]~regout\ : std_logic;
SIGNAL \array_reg[26][30]~regout\ : std_logic;
SIGNAL \array_reg[30][30]~regout\ : std_logic;
SIGNAL \array_reg[17][30]~regout\ : std_logic;
SIGNAL \array_reg[25][30]~regout\ : std_logic;
SIGNAL \array_reg[24][30]~regout\ : std_logic;
SIGNAL \array_reg[28][30]~regout\ : std_logic;
SIGNAL \array_reg[19][30]~regout\ : std_logic;
SIGNAL \array_reg[27][30]~regout\ : std_logic;
SIGNAL \array_reg[9][30]~regout\ : std_logic;
SIGNAL \array_reg[10][30]~regout\ : std_logic;
SIGNAL \array_reg[2][30]~regout\ : std_logic;
SIGNAL \array_reg[17][31]~regout\ : std_logic;
SIGNAL \array_reg[21][31]~regout\ : std_logic;
SIGNAL \array_reg[22][31]~regout\ : std_logic;
SIGNAL \array_reg[30][31]~regout\ : std_logic;
SIGNAL \array_reg[20][31]~regout\ : std_logic;
SIGNAL \array_reg[28][31]~regout\ : std_logic;
SIGNAL \array_reg[19][31]~regout\ : std_logic;
SIGNAL \array_reg[23][31]~regout\ : std_logic;
SIGNAL \array_reg[5][31]~regout\ : std_logic;
SIGNAL \array_reg[6][31]~regout\ : std_logic;
SIGNAL \array_reg[2][31]~regout\ : std_logic;
SIGNAL \array_reg[3][31]~regout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \RegWrite~combout\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \array_reg[17][0]~regout\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \array_reg[21][0]~regout\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \array_reg[25][0]~regout\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \array_reg[29][0]~regout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \Decoder0~17_combout\ : std_logic;
SIGNAL \array_reg[28][0]~regout\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \Decoder0~16_combout\ : std_logic;
SIGNAL \array_reg[16][0]~regout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \Mux31~4\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \Mux31~5\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \array_reg[18][0]~regout\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \Mux31~0\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \array_reg[30][0]~regout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \Mux31~1\ : std_logic;
SIGNAL \Decoder0~18_combout\ : std_logic;
SIGNAL \Decoder0~19_combout\ : std_logic;
SIGNAL \array_reg[27][0]~regout\ : std_logic;
SIGNAL \Decoder0~20_combout\ : std_logic;
SIGNAL \Decoder0~21_combout\ : std_logic;
SIGNAL \array_reg[23][0]~regout\ : std_logic;
SIGNAL \Decoder0~22_combout\ : std_logic;
SIGNAL \array_reg[19][0]~regout\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Decoder0~23_combout\ : std_logic;
SIGNAL \array_reg[31][0]~regout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Decoder0~36_combout\ : std_logic;
SIGNAL \array_reg[13][0]~regout\ : std_logic;
SIGNAL \Decoder0~39_combout\ : std_logic;
SIGNAL \array_reg[15][0]~regout\ : std_logic;
SIGNAL \Decoder0~38_combout\ : std_logic;
SIGNAL \array_reg[12][0]~regout\ : std_logic;
SIGNAL \Decoder0~37_combout\ : std_logic;
SIGNAL \Mux31~17\ : std_logic;
SIGNAL \Mux31~18_combout\ : std_logic;
SIGNAL \Decoder0~27_combout\ : std_logic;
SIGNAL \array_reg[11][0]~regout\ : std_logic;
SIGNAL \Decoder0~25_combout\ : std_logic;
SIGNAL \array_reg[9][0]~regout\ : std_logic;
SIGNAL \Decoder0~26_combout\ : std_logic;
SIGNAL \Mux31~10\ : std_logic;
SIGNAL \Decoder0~24_combout\ : std_logic;
SIGNAL \Mux31~11\ : std_logic;
SIGNAL \Decoder0~33_combout\ : std_logic;
SIGNAL \array_reg[1][0]~regout\ : std_logic;
SIGNAL \Decoder0~34_combout\ : std_logic;
SIGNAL \array_reg[0][0]~regout\ : std_logic;
SIGNAL \Mux31~14_combout\ : std_logic;
SIGNAL \Decoder0~35_combout\ : std_logic;
SIGNAL \array_reg[3][0]~regout\ : std_logic;
SIGNAL \Decoder0~32_combout\ : std_logic;
SIGNAL \Mux31~15\ : std_logic;
SIGNAL \Decoder0~28_combout\ : std_logic;
SIGNAL \array_reg[5][0]~regout\ : std_logic;
SIGNAL \Decoder0~30_combout\ : std_logic;
SIGNAL \array_reg[4][0]~regout\ : std_logic;
SIGNAL \Decoder0~29_combout\ : std_logic;
SIGNAL \Mux31~12\ : std_logic;
SIGNAL \Decoder0~31_combout\ : std_logic;
SIGNAL \array_reg[7][0]~regout\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \Mux31~16_combout\ : std_logic;
SIGNAL \Mux31~19_combout\ : std_logic;
SIGNAL \Mux31~20_combout\ : std_logic;
SIGNAL \array_reg[17][1]~regout\ : std_logic;
SIGNAL \Mux30~0\ : std_logic;
SIGNAL \array_reg[29][1]~regout\ : std_logic;
SIGNAL \Mux30~1\ : std_logic;
SIGNAL \array_reg[31][1]~regout\ : std_logic;
SIGNAL \array_reg[27][1]~regout\ : std_logic;
SIGNAL \array_reg[19][1]~regout\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \array_reg[23][1]~regout\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \array_reg[22][1]~regout\ : std_logic;
SIGNAL \array_reg[18][1]~regout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \array_reg[26][1]~regout\ : std_logic;
SIGNAL \Mux30~3\ : std_logic;
SIGNAL \array_reg[16][1]~regout\ : std_logic;
SIGNAL \Mux30~4\ : std_logic;
SIGNAL \array_reg[28][1]~regout\ : std_logic;
SIGNAL \Mux30~5\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \array_reg[4][1]~regout\ : std_logic;
SIGNAL \Mux30~10\ : std_logic;
SIGNAL \array_reg[7][1]~regout\ : std_logic;
SIGNAL \array_reg[6][1]~regout\ : std_logic;
SIGNAL \Mux30~11_combout\ : std_logic;
SIGNAL \array_reg[12][1]~regout\ : std_logic;
SIGNAL \Mux30~17\ : std_logic;
SIGNAL \array_reg[15][1]~regout\ : std_logic;
SIGNAL \array_reg[14][1]~regout\ : std_logic;
SIGNAL \Mux30~18_combout\ : std_logic;
SIGNAL \array_reg[11][1]~regout\ : std_logic;
SIGNAL \array_reg[10][1]~regout\ : std_logic;
SIGNAL \Mux30~12\ : std_logic;
SIGNAL \Mux30~13\ : std_logic;
SIGNAL \array_reg[3][1]~regout\ : std_logic;
SIGNAL \array_reg[0][1]~regout\ : std_logic;
SIGNAL \array_reg[2][1]~regout\ : std_logic;
SIGNAL \Mux30~14_combout\ : std_logic;
SIGNAL \Mux30~15\ : std_logic;
SIGNAL \Mux30~16_combout\ : std_logic;
SIGNAL \Mux30~19_combout\ : std_logic;
SIGNAL \Mux30~20_combout\ : std_logic;
SIGNAL \array_reg[11][2]~regout\ : std_logic;
SIGNAL \array_reg[8][2]~regout\ : std_logic;
SIGNAL \Mux29~10\ : std_logic;
SIGNAL \Mux29~11\ : std_logic;
SIGNAL \array_reg[13][2]~regout\ : std_logic;
SIGNAL \array_reg[15][2]~regout\ : std_logic;
SIGNAL \array_reg[14][2]~regout\ : std_logic;
SIGNAL \array_reg[12][2]~regout\ : std_logic;
SIGNAL \Mux29~17_combout\ : std_logic;
SIGNAL \Mux29~18_combout\ : std_logic;
SIGNAL \array_reg[5][2]~regout\ : std_logic;
SIGNAL \array_reg[7][2]~regout\ : std_logic;
SIGNAL \array_reg[6][2]~regout\ : std_logic;
SIGNAL \array_reg[4][2]~regout\ : std_logic;
SIGNAL \Mux29~12_combout\ : std_logic;
SIGNAL \Mux29~13_combout\ : std_logic;
SIGNAL \array_reg[0][2]~regout\ : std_logic;
SIGNAL \Mux29~14\ : std_logic;
SIGNAL \array_reg[2][2]~regout\ : std_logic;
SIGNAL \Mux29~15\ : std_logic;
SIGNAL \Mux29~16_combout\ : std_logic;
SIGNAL \Mux29~19_combout\ : std_logic;
SIGNAL \array_reg[22][2]~regout\ : std_logic;
SIGNAL \array_reg[30][2]~regout\ : std_logic;
SIGNAL \array_reg[18][2]~regout\ : std_logic;
SIGNAL \Mux29~0\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \array_reg[29][2]~regout\ : std_logic;
SIGNAL \array_reg[21][2]~regout\ : std_logic;
SIGNAL \Mux29~2\ : std_logic;
SIGNAL \Mux29~3\ : std_logic;
SIGNAL \array_reg[20][2]~regout\ : std_logic;
SIGNAL \array_reg[16][2]~regout\ : std_logic;
SIGNAL \Mux29~4\ : std_logic;
SIGNAL \Mux29~5\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \array_reg[31][2]~regout\ : std_logic;
SIGNAL \array_reg[23][2]~regout\ : std_logic;
SIGNAL \Mux29~7\ : std_logic;
SIGNAL \Mux29~8\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \Mux29~20_combout\ : std_logic;
SIGNAL \array_reg[31][3]~regout\ : std_logic;
SIGNAL \array_reg[27][3]~regout\ : std_logic;
SIGNAL \Mux28~7\ : std_logic;
SIGNAL \Mux28~8\ : std_logic;
SIGNAL \array_reg[16][3]~regout\ : std_logic;
SIGNAL \Mux28~4\ : std_logic;
SIGNAL \array_reg[24][3]~regout\ : std_logic;
SIGNAL \Mux28~5\ : std_logic;
SIGNAL \array_reg[18][3]~regout\ : std_logic;
SIGNAL \Mux28~2\ : std_logic;
SIGNAL \array_reg[26][3]~regout\ : std_logic;
SIGNAL \Mux28~3\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \array_reg[29][3]~regout\ : std_logic;
SIGNAL \array_reg[25][3]~regout\ : std_logic;
SIGNAL \Mux28~0\ : std_logic;
SIGNAL \Mux28~1\ : std_logic;
SIGNAL \Mux28~9_combout\ : std_logic;
SIGNAL \array_reg[12][3]~regout\ : std_logic;
SIGNAL \array_reg[13][3]~regout\ : std_logic;
SIGNAL \Mux28~17_combout\ : std_logic;
SIGNAL \array_reg[15][3]~regout\ : std_logic;
SIGNAL \array_reg[14][3]~regout\ : std_logic;
SIGNAL \Mux28~18_combout\ : std_logic;
SIGNAL \array_reg[10][3]~regout\ : std_logic;
SIGNAL \array_reg[8][3]~regout\ : std_logic;
SIGNAL \Mux28~12_combout\ : std_logic;
SIGNAL \array_reg[11][3]~regout\ : std_logic;
SIGNAL \array_reg[9][3]~regout\ : std_logic;
SIGNAL \Mux28~13_combout\ : std_logic;
SIGNAL \array_reg[3][3]~regout\ : std_logic;
SIGNAL \array_reg[0][3]~regout\ : std_logic;
SIGNAL \Mux28~14\ : std_logic;
SIGNAL \Mux28~15\ : std_logic;
SIGNAL \Mux28~16_combout\ : std_logic;
SIGNAL \array_reg[4][3]~regout\ : std_logic;
SIGNAL \Mux28~10\ : std_logic;
SIGNAL \array_reg[7][3]~regout\ : std_logic;
SIGNAL \Mux28~11\ : std_logic;
SIGNAL \Mux28~19_combout\ : std_logic;
SIGNAL \Mux28~20_combout\ : std_logic;
SIGNAL \array_reg[9][4]~regout\ : std_logic;
SIGNAL \Mux27~10\ : std_logic;
SIGNAL \array_reg[11][4]~regout\ : std_logic;
SIGNAL \Mux27~11\ : std_logic;
SIGNAL \array_reg[13][4]~regout\ : std_logic;
SIGNAL \array_reg[15][4]~regout\ : std_logic;
SIGNAL \array_reg[12][4]~regout\ : std_logic;
SIGNAL \Mux27~17\ : std_logic;
SIGNAL \Mux27~18_combout\ : std_logic;
SIGNAL \array_reg[3][4]~regout\ : std_logic;
SIGNAL \array_reg[0][4]~regout\ : std_logic;
SIGNAL \array_reg[1][4]~regout\ : std_logic;
SIGNAL \Mux27~14_combout\ : std_logic;
SIGNAL \Mux27~15\ : std_logic;
SIGNAL \array_reg[4][4]~regout\ : std_logic;
SIGNAL \Mux27~12\ : std_logic;
SIGNAL \array_reg[7][4]~regout\ : std_logic;
SIGNAL \array_reg[5][4]~regout\ : std_logic;
SIGNAL \Mux27~13_combout\ : std_logic;
SIGNAL \Mux27~16_combout\ : std_logic;
SIGNAL \Mux27~19_combout\ : std_logic;
SIGNAL \array_reg[30][4]~regout\ : std_logic;
SIGNAL \array_reg[18][4]~regout\ : std_logic;
SIGNAL \Mux27~0\ : std_logic;
SIGNAL \Mux27~1\ : std_logic;
SIGNAL \array_reg[25][4]~regout\ : std_logic;
SIGNAL \array_reg[21][4]~regout\ : std_logic;
SIGNAL \array_reg[17][4]~regout\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \array_reg[29][4]~regout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \array_reg[16][4]~regout\ : std_logic;
SIGNAL \Mux27~4\ : std_logic;
SIGNAL \array_reg[28][4]~regout\ : std_logic;
SIGNAL \Mux27~5\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \array_reg[27][4]~regout\ : std_logic;
SIGNAL \array_reg[31][4]~regout\ : std_logic;
SIGNAL \array_reg[23][4]~regout\ : std_logic;
SIGNAL \array_reg[19][4]~regout\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \Mux27~20_combout\ : std_logic;
SIGNAL \array_reg[3][5]~regout\ : std_logic;
SIGNAL \array_reg[0][5]~regout\ : std_logic;
SIGNAL \array_reg[2][5]~regout\ : std_logic;
SIGNAL \Mux26~14_combout\ : std_logic;
SIGNAL \Mux26~15\ : std_logic;
SIGNAL \array_reg[11][5]~regout\ : std_logic;
SIGNAL \array_reg[10][5]~regout\ : std_logic;
SIGNAL \Mux26~12\ : std_logic;
SIGNAL \Mux26~13\ : std_logic;
SIGNAL \Mux26~16_combout\ : std_logic;
SIGNAL \array_reg[12][5]~regout\ : std_logic;
SIGNAL \Mux26~17\ : std_logic;
SIGNAL \array_reg[14][5]~regout\ : std_logic;
SIGNAL \array_reg[15][5]~regout\ : std_logic;
SIGNAL \Mux26~18_combout\ : std_logic;
SIGNAL \array_reg[6][5]~regout\ : std_logic;
SIGNAL \array_reg[4][5]~regout\ : std_logic;
SIGNAL \Mux26~10\ : std_logic;
SIGNAL \array_reg[7][5]~regout\ : std_logic;
SIGNAL \Mux26~11_combout\ : std_logic;
SIGNAL \Mux26~19_combout\ : std_logic;
SIGNAL \array_reg[29][5]~regout\ : std_logic;
SIGNAL \array_reg[17][5]~regout\ : std_logic;
SIGNAL \Mux26~0\ : std_logic;
SIGNAL \Mux26~1\ : std_logic;
SIGNAL \array_reg[23][5]~regout\ : std_logic;
SIGNAL \array_reg[27][5]~regout\ : std_logic;
SIGNAL \array_reg[19][5]~regout\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \array_reg[31][5]~regout\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \array_reg[16][5]~regout\ : std_logic;
SIGNAL \Mux26~4\ : std_logic;
SIGNAL \array_reg[28][5]~regout\ : std_logic;
SIGNAL \Mux26~5\ : std_logic;
SIGNAL \array_reg[22][5]~regout\ : std_logic;
SIGNAL \array_reg[18][5]~regout\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \array_reg[26][5]~regout\ : std_logic;
SIGNAL \Mux26~3\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \Mux26~20_combout\ : std_logic;
SIGNAL \array_reg[5][6]~regout\ : std_logic;
SIGNAL \array_reg[7][6]~regout\ : std_logic;
SIGNAL \array_reg[6][6]~regout\ : std_logic;
SIGNAL \array_reg[4][6]~regout\ : std_logic;
SIGNAL \Mux25~12_combout\ : std_logic;
SIGNAL \Mux25~13_combout\ : std_logic;
SIGNAL \array_reg[3][6]~regout\ : std_logic;
SIGNAL \array_reg[0][6]~regout\ : std_logic;
SIGNAL \Mux25~14\ : std_logic;
SIGNAL \Mux25~15\ : std_logic;
SIGNAL \Mux25~16_combout\ : std_logic;
SIGNAL \array_reg[15][6]~regout\ : std_logic;
SIGNAL \array_reg[14][6]~regout\ : std_logic;
SIGNAL \array_reg[12][6]~regout\ : std_logic;
SIGNAL \Mux25~17_combout\ : std_logic;
SIGNAL \array_reg[13][6]~regout\ : std_logic;
SIGNAL \Mux25~18_combout\ : std_logic;
SIGNAL \array_reg[8][6]~regout\ : std_logic;
SIGNAL \Mux25~10\ : std_logic;
SIGNAL \array_reg[11][6]~regout\ : std_logic;
SIGNAL \Mux25~11\ : std_logic;
SIGNAL \Mux25~19_combout\ : std_logic;
SIGNAL \array_reg[18][6]~regout\ : std_logic;
SIGNAL \Mux25~0\ : std_logic;
SIGNAL \array_reg[30][6]~regout\ : std_logic;
SIGNAL \array_reg[22][6]~regout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \array_reg[21][6]~regout\ : std_logic;
SIGNAL \Mux25~2\ : std_logic;
SIGNAL \array_reg[29][6]~regout\ : std_logic;
SIGNAL \Mux25~3\ : std_logic;
SIGNAL \array_reg[20][6]~regout\ : std_logic;
SIGNAL \array_reg[16][6]~regout\ : std_logic;
SIGNAL \Mux25~4\ : std_logic;
SIGNAL \Mux25~5\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \array_reg[31][6]~regout\ : std_logic;
SIGNAL \array_reg[23][6]~regout\ : std_logic;
SIGNAL \Mux25~7\ : std_logic;
SIGNAL \Mux25~8\ : std_logic;
SIGNAL \Mux25~9_combout\ : std_logic;
SIGNAL \Mux25~20_combout\ : std_logic;
SIGNAL \array_reg[31][7]~regout\ : std_logic;
SIGNAL \array_reg[27][7]~regout\ : std_logic;
SIGNAL \Mux24~7\ : std_logic;
SIGNAL \Mux24~8\ : std_logic;
SIGNAL \array_reg[29][7]~regout\ : std_logic;
SIGNAL \array_reg[25][7]~regout\ : std_logic;
SIGNAL \Mux24~0\ : std_logic;
SIGNAL \Mux24~1\ : std_logic;
SIGNAL \array_reg[28][7]~regout\ : std_logic;
SIGNAL \array_reg[24][7]~regout\ : std_logic;
SIGNAL \array_reg[16][7]~regout\ : std_logic;
SIGNAL \Mux24~4\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \array_reg[26][7]~regout\ : std_logic;
SIGNAL \array_reg[18][7]~regout\ : std_logic;
SIGNAL \Mux24~2\ : std_logic;
SIGNAL \Mux24~3\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \Mux24~9_combout\ : std_logic;
SIGNAL \array_reg[0][7]~regout\ : std_logic;
SIGNAL \Mux24~14\ : std_logic;
SIGNAL \array_reg[3][7]~regout\ : std_logic;
SIGNAL \Mux24~15\ : std_logic;
SIGNAL \array_reg[8][7]~regout\ : std_logic;
SIGNAL \array_reg[10][7]~regout\ : std_logic;
SIGNAL \Mux24~12_combout\ : std_logic;
SIGNAL \array_reg[9][7]~regout\ : std_logic;
SIGNAL \array_reg[11][7]~regout\ : std_logic;
SIGNAL \Mux24~13_combout\ : std_logic;
SIGNAL \Mux24~16_combout\ : std_logic;
SIGNAL \array_reg[14][7]~regout\ : std_logic;
SIGNAL \array_reg[12][7]~regout\ : std_logic;
SIGNAL \array_reg[13][7]~regout\ : std_logic;
SIGNAL \Mux24~17_combout\ : std_logic;
SIGNAL \array_reg[15][7]~regout\ : std_logic;
SIGNAL \Mux24~18_combout\ : std_logic;
SIGNAL \array_reg[7][7]~regout\ : std_logic;
SIGNAL \array_reg[4][7]~regout\ : std_logic;
SIGNAL \Mux24~10\ : std_logic;
SIGNAL \Mux24~11\ : std_logic;
SIGNAL \Mux24~19_combout\ : std_logic;
SIGNAL \Mux24~20_combout\ : std_logic;
SIGNAL \array_reg[13][8]~regout\ : std_logic;
SIGNAL \array_reg[12][8]~regout\ : std_logic;
SIGNAL \Mux23~17\ : std_logic;
SIGNAL \array_reg[15][8]~regout\ : std_logic;
SIGNAL \Mux23~18_combout\ : std_logic;
SIGNAL \array_reg[9][8]~regout\ : std_logic;
SIGNAL \Mux23~10\ : std_logic;
SIGNAL \array_reg[11][8]~regout\ : std_logic;
SIGNAL \Mux23~11\ : std_logic;
SIGNAL \array_reg[0][8]~regout\ : std_logic;
SIGNAL \array_reg[1][8]~regout\ : std_logic;
SIGNAL \Mux23~14_combout\ : std_logic;
SIGNAL \array_reg[3][8]~regout\ : std_logic;
SIGNAL \Mux23~15\ : std_logic;
SIGNAL \array_reg[4][8]~regout\ : std_logic;
SIGNAL \Mux23~12\ : std_logic;
SIGNAL \array_reg[5][8]~regout\ : std_logic;
SIGNAL \array_reg[7][8]~regout\ : std_logic;
SIGNAL \Mux23~13_combout\ : std_logic;
SIGNAL \Mux23~16_combout\ : std_logic;
SIGNAL \Mux23~19_combout\ : std_logic;
SIGNAL \array_reg[30][8]~regout\ : std_logic;
SIGNAL \array_reg[18][8]~regout\ : std_logic;
SIGNAL \Mux23~0\ : std_logic;
SIGNAL \Mux23~1\ : std_logic;
SIGNAL \array_reg[31][8]~regout\ : std_logic;
SIGNAL \array_reg[27][8]~regout\ : std_logic;
SIGNAL \array_reg[23][8]~regout\ : std_logic;
SIGNAL \array_reg[19][8]~regout\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \array_reg[25][8]~regout\ : std_logic;
SIGNAL \array_reg[21][8]~regout\ : std_logic;
SIGNAL \array_reg[17][8]~regout\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux23~3\ : std_logic;
SIGNAL \array_reg[28][8]~regout\ : std_logic;
SIGNAL \array_reg[16][8]~regout\ : std_logic;
SIGNAL \Mux23~4\ : std_logic;
SIGNAL \Mux23~5\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \Mux23~20_combout\ : std_logic;
SIGNAL \array_reg[10][9]~regout\ : std_logic;
SIGNAL \Mux22~12\ : std_logic;
SIGNAL \array_reg[11][9]~regout\ : std_logic;
SIGNAL \Mux22~13\ : std_logic;
SIGNAL \array_reg[3][9]~regout\ : std_logic;
SIGNAL \array_reg[0][9]~regout\ : std_logic;
SIGNAL \array_reg[2][9]~regout\ : std_logic;
SIGNAL \Mux22~14_combout\ : std_logic;
SIGNAL \Mux22~15\ : std_logic;
SIGNAL \Mux22~16_combout\ : std_logic;
SIGNAL \array_reg[4][9]~regout\ : std_logic;
SIGNAL \Mux22~10\ : std_logic;
SIGNAL \array_reg[7][9]~regout\ : std_logic;
SIGNAL \array_reg[6][9]~regout\ : std_logic;
SIGNAL \Mux22~11_combout\ : std_logic;
SIGNAL \array_reg[15][9]~regout\ : std_logic;
SIGNAL \array_reg[12][9]~regout\ : std_logic;
SIGNAL \Mux22~17\ : std_logic;
SIGNAL \array_reg[14][9]~regout\ : std_logic;
SIGNAL \Mux22~18_combout\ : std_logic;
SIGNAL \Mux22~19_combout\ : std_logic;
SIGNAL \array_reg[26][9]~regout\ : std_logic;
SIGNAL \array_reg[22][9]~regout\ : std_logic;
SIGNAL \array_reg[18][9]~regout\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~3\ : std_logic;
SIGNAL \array_reg[28][9]~regout\ : std_logic;
SIGNAL \array_reg[16][9]~regout\ : std_logic;
SIGNAL \Mux22~4\ : std_logic;
SIGNAL \Mux22~5\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \array_reg[23][9]~regout\ : std_logic;
SIGNAL \array_reg[27][9]~regout\ : std_logic;
SIGNAL \array_reg[19][9]~regout\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \array_reg[31][9]~regout\ : std_logic;
SIGNAL \Mux22~8_combout\ : std_logic;
SIGNAL \array_reg[17][9]~regout\ : std_logic;
SIGNAL \Mux22~0\ : std_logic;
SIGNAL \array_reg[29][9]~regout\ : std_logic;
SIGNAL \Mux22~1\ : std_logic;
SIGNAL \Mux22~9_combout\ : std_logic;
SIGNAL \Mux22~20_combout\ : std_logic;
SIGNAL \array_reg[14][10]~regout\ : std_logic;
SIGNAL \array_reg[12][10]~regout\ : std_logic;
SIGNAL \Mux21~17_combout\ : std_logic;
SIGNAL \array_reg[13][10]~regout\ : std_logic;
SIGNAL \array_reg[15][10]~regout\ : std_logic;
SIGNAL \Mux21~18_combout\ : std_logic;
SIGNAL \array_reg[3][10]~regout\ : std_logic;
SIGNAL \array_reg[0][10]~regout\ : std_logic;
SIGNAL \Mux21~14\ : std_logic;
SIGNAL \Mux21~15\ : std_logic;
SIGNAL \array_reg[7][10]~regout\ : std_logic;
SIGNAL \array_reg[5][10]~regout\ : std_logic;
SIGNAL \array_reg[6][10]~regout\ : std_logic;
SIGNAL \array_reg[4][10]~regout\ : std_logic;
SIGNAL \Mux21~12_combout\ : std_logic;
SIGNAL \Mux21~13_combout\ : std_logic;
SIGNAL \Mux21~16_combout\ : std_logic;
SIGNAL \array_reg[11][10]~regout\ : std_logic;
SIGNAL \array_reg[8][10]~regout\ : std_logic;
SIGNAL \Mux21~10\ : std_logic;
SIGNAL \Mux21~11\ : std_logic;
SIGNAL \Mux21~19_combout\ : std_logic;
SIGNAL \array_reg[22][10]~regout\ : std_logic;
SIGNAL \array_reg[30][10]~regout\ : std_logic;
SIGNAL \array_reg[18][10]~regout\ : std_logic;
SIGNAL \Mux21~0\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \array_reg[16][10]~regout\ : std_logic;
SIGNAL \Mux21~4\ : std_logic;
SIGNAL \array_reg[20][10]~regout\ : std_logic;
SIGNAL \Mux21~5\ : std_logic;
SIGNAL \array_reg[29][10]~regout\ : std_logic;
SIGNAL \array_reg[21][10]~regout\ : std_logic;
SIGNAL \Mux21~2\ : std_logic;
SIGNAL \Mux21~3\ : std_logic;
SIGNAL \Mux21~6_combout\ : std_logic;
SIGNAL \array_reg[23][10]~regout\ : std_logic;
SIGNAL \Mux21~7\ : std_logic;
SIGNAL \array_reg[31][10]~regout\ : std_logic;
SIGNAL \Mux21~8\ : std_logic;
SIGNAL \Mux21~9_combout\ : std_logic;
SIGNAL \Mux21~20_combout\ : std_logic;
SIGNAL \array_reg[3][11]~regout\ : std_logic;
SIGNAL \array_reg[0][11]~regout\ : std_logic;
SIGNAL \Mux20~14\ : std_logic;
SIGNAL \Mux20~15\ : std_logic;
SIGNAL \array_reg[8][11]~regout\ : std_logic;
SIGNAL \array_reg[10][11]~regout\ : std_logic;
SIGNAL \Mux20~12_combout\ : std_logic;
SIGNAL \array_reg[9][11]~regout\ : std_logic;
SIGNAL \array_reg[11][11]~regout\ : std_logic;
SIGNAL \Mux20~13_combout\ : std_logic;
SIGNAL \Mux20~16_combout\ : std_logic;
SIGNAL \array_reg[14][11]~regout\ : std_logic;
SIGNAL \array_reg[13][11]~regout\ : std_logic;
SIGNAL \array_reg[12][11]~regout\ : std_logic;
SIGNAL \Mux20~17_combout\ : std_logic;
SIGNAL \array_reg[15][11]~regout\ : std_logic;
SIGNAL \Mux20~18_combout\ : std_logic;
SIGNAL \array_reg[7][11]~regout\ : std_logic;
SIGNAL \array_reg[4][11]~regout\ : std_logic;
SIGNAL \Mux20~10\ : std_logic;
SIGNAL \Mux20~11\ : std_logic;
SIGNAL \Mux20~19_combout\ : std_logic;
SIGNAL \array_reg[26][11]~regout\ : std_logic;
SIGNAL \array_reg[18][11]~regout\ : std_logic;
SIGNAL \Mux20~2\ : std_logic;
SIGNAL \Mux20~3\ : std_logic;
SIGNAL \array_reg[16][11]~regout\ : std_logic;
SIGNAL \Mux20~4\ : std_logic;
SIGNAL \array_reg[24][11]~regout\ : std_logic;
SIGNAL \Mux20~5\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \array_reg[25][11]~regout\ : std_logic;
SIGNAL \Mux20~0\ : std_logic;
SIGNAL \array_reg[29][11]~regout\ : std_logic;
SIGNAL \Mux20~1\ : std_logic;
SIGNAL \array_reg[31][11]~regout\ : std_logic;
SIGNAL \array_reg[27][11]~regout\ : std_logic;
SIGNAL \Mux20~7\ : std_logic;
SIGNAL \Mux20~8\ : std_logic;
SIGNAL \Mux20~9_combout\ : std_logic;
SIGNAL \Mux20~20_combout\ : std_logic;
SIGNAL \array_reg[3][12]~regout\ : std_logic;
SIGNAL \array_reg[0][12]~regout\ : std_logic;
SIGNAL \array_reg[1][12]~regout\ : std_logic;
SIGNAL \Mux19~14_combout\ : std_logic;
SIGNAL \Mux19~15\ : std_logic;
SIGNAL \array_reg[7][12]~regout\ : std_logic;
SIGNAL \array_reg[5][12]~regout\ : std_logic;
SIGNAL \array_reg[4][12]~regout\ : std_logic;
SIGNAL \Mux19~12\ : std_logic;
SIGNAL \Mux19~13_combout\ : std_logic;
SIGNAL \Mux19~16_combout\ : std_logic;
SIGNAL \array_reg[15][12]~regout\ : std_logic;
SIGNAL \array_reg[13][12]~regout\ : std_logic;
SIGNAL \array_reg[12][12]~regout\ : std_logic;
SIGNAL \Mux19~17\ : std_logic;
SIGNAL \Mux19~18_combout\ : std_logic;
SIGNAL \array_reg[11][12]~regout\ : std_logic;
SIGNAL \array_reg[9][12]~regout\ : std_logic;
SIGNAL \Mux19~10\ : std_logic;
SIGNAL \Mux19~11\ : std_logic;
SIGNAL \Mux19~19_combout\ : std_logic;
SIGNAL \array_reg[18][12]~regout\ : std_logic;
SIGNAL \Mux19~0\ : std_logic;
SIGNAL \array_reg[30][12]~regout\ : std_logic;
SIGNAL \Mux19~1\ : std_logic;
SIGNAL \array_reg[25][12]~regout\ : std_logic;
SIGNAL \array_reg[29][12]~regout\ : std_logic;
SIGNAL \array_reg[21][12]~regout\ : std_logic;
SIGNAL \array_reg[17][12]~regout\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \array_reg[16][12]~regout\ : std_logic;
SIGNAL \Mux19~4\ : std_logic;
SIGNAL \array_reg[28][12]~regout\ : std_logic;
SIGNAL \Mux19~5\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \array_reg[31][12]~regout\ : std_logic;
SIGNAL \array_reg[27][12]~regout\ : std_logic;
SIGNAL \array_reg[23][12]~regout\ : std_logic;
SIGNAL \array_reg[19][12]~regout\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \Mux19~8_combout\ : std_logic;
SIGNAL \Mux19~9_combout\ : std_logic;
SIGNAL \Mux19~20_combout\ : std_logic;
SIGNAL \array_reg[7][13]~regout\ : std_logic;
SIGNAL \array_reg[4][13]~regout\ : std_logic;
SIGNAL \Mux18~10\ : std_logic;
SIGNAL \array_reg[6][13]~regout\ : std_logic;
SIGNAL \Mux18~11_combout\ : std_logic;
SIGNAL \array_reg[14][13]~regout\ : std_logic;
SIGNAL \array_reg[15][13]~regout\ : std_logic;
SIGNAL \array_reg[12][13]~regout\ : std_logic;
SIGNAL \Mux18~17\ : std_logic;
SIGNAL \Mux18~18_combout\ : std_logic;
SIGNAL \array_reg[0][13]~regout\ : std_logic;
SIGNAL \array_reg[2][13]~regout\ : std_logic;
SIGNAL \Mux18~14_combout\ : std_logic;
SIGNAL \array_reg[3][13]~regout\ : std_logic;
SIGNAL \Mux18~15\ : std_logic;
SIGNAL \array_reg[11][13]~regout\ : std_logic;
SIGNAL \array_reg[10][13]~regout\ : std_logic;
SIGNAL \Mux18~12\ : std_logic;
SIGNAL \Mux18~13\ : std_logic;
SIGNAL \Mux18~16_combout\ : std_logic;
SIGNAL \Mux18~19_combout\ : std_logic;
SIGNAL \array_reg[17][13]~regout\ : std_logic;
SIGNAL \Mux18~0\ : std_logic;
SIGNAL \array_reg[29][13]~regout\ : std_logic;
SIGNAL \Mux18~1\ : std_logic;
SIGNAL \array_reg[26][13]~regout\ : std_logic;
SIGNAL \array_reg[30][13]~regout\ : std_logic;
SIGNAL \array_reg[22][13]~regout\ : std_logic;
SIGNAL \array_reg[18][13]~regout\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \array_reg[28][13]~regout\ : std_logic;
SIGNAL \array_reg[16][13]~regout\ : std_logic;
SIGNAL \Mux18~4\ : std_logic;
SIGNAL \Mux18~5\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \array_reg[31][13]~regout\ : std_logic;
SIGNAL \array_reg[27][13]~regout\ : std_logic;
SIGNAL \array_reg[19][13]~regout\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \array_reg[23][13]~regout\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \Mux18~9_combout\ : std_logic;
SIGNAL \Mux18~20_combout\ : std_logic;
SIGNAL \array_reg[0][14]~regout\ : std_logic;
SIGNAL \Mux17~14\ : std_logic;
SIGNAL \array_reg[3][14]~regout\ : std_logic;
SIGNAL \Mux17~15\ : std_logic;
SIGNAL \array_reg[4][14]~regout\ : std_logic;
SIGNAL \array_reg[6][14]~regout\ : std_logic;
SIGNAL \Mux17~12_combout\ : std_logic;
SIGNAL \array_reg[7][14]~regout\ : std_logic;
SIGNAL \array_reg[5][14]~regout\ : std_logic;
SIGNAL \Mux17~13_combout\ : std_logic;
SIGNAL \Mux17~16_combout\ : std_logic;
SIGNAL \array_reg[15][14]~regout\ : std_logic;
SIGNAL \array_reg[13][14]~regout\ : std_logic;
SIGNAL \array_reg[14][14]~regout\ : std_logic;
SIGNAL \array_reg[12][14]~regout\ : std_logic;
SIGNAL \Mux17~17_combout\ : std_logic;
SIGNAL \Mux17~18_combout\ : std_logic;
SIGNAL \array_reg[11][14]~regout\ : std_logic;
SIGNAL \array_reg[8][14]~regout\ : std_logic;
SIGNAL \Mux17~10\ : std_logic;
SIGNAL \Mux17~11\ : std_logic;
SIGNAL \Mux17~19_combout\ : std_logic;
SIGNAL \array_reg[22][14]~regout\ : std_logic;
SIGNAL \array_reg[18][14]~regout\ : std_logic;
SIGNAL \Mux17~0\ : std_logic;
SIGNAL \Mux17~1\ : std_logic;
SIGNAL \array_reg[29][14]~regout\ : std_logic;
SIGNAL \array_reg[21][14]~regout\ : std_logic;
SIGNAL \Mux17~2\ : std_logic;
SIGNAL \Mux17~3\ : std_logic;
SIGNAL \array_reg[20][14]~regout\ : std_logic;
SIGNAL \array_reg[16][14]~regout\ : std_logic;
SIGNAL \Mux17~4\ : std_logic;
SIGNAL \Mux17~5\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \array_reg[23][14]~regout\ : std_logic;
SIGNAL \Mux17~7\ : std_logic;
SIGNAL \array_reg[31][14]~regout\ : std_logic;
SIGNAL \Mux17~8\ : std_logic;
SIGNAL \Mux17~9_combout\ : std_logic;
SIGNAL \Mux17~20_combout\ : std_logic;
SIGNAL \array_reg[25][15]~regout\ : std_logic;
SIGNAL \Mux16~0\ : std_logic;
SIGNAL \array_reg[29][15]~regout\ : std_logic;
SIGNAL \Mux16~1\ : std_logic;
SIGNAL \array_reg[27][15]~regout\ : std_logic;
SIGNAL \Mux16~7\ : std_logic;
SIGNAL \array_reg[31][15]~regout\ : std_logic;
SIGNAL \Mux16~8\ : std_logic;
SIGNAL \array_reg[16][15]~regout\ : std_logic;
SIGNAL \Mux16~4\ : std_logic;
SIGNAL \array_reg[24][15]~regout\ : std_logic;
SIGNAL \Mux16~5\ : std_logic;
SIGNAL \array_reg[18][15]~regout\ : std_logic;
SIGNAL \Mux16~2\ : std_logic;
SIGNAL \array_reg[26][15]~regout\ : std_logic;
SIGNAL \Mux16~3\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \Mux16~9_combout\ : std_logic;
SIGNAL \array_reg[13][15]~regout\ : std_logic;
SIGNAL \array_reg[12][15]~regout\ : std_logic;
SIGNAL \Mux16~17_combout\ : std_logic;
SIGNAL \array_reg[14][15]~regout\ : std_logic;
SIGNAL \array_reg[15][15]~regout\ : std_logic;
SIGNAL \Mux16~18_combout\ : std_logic;
SIGNAL \array_reg[0][15]~regout\ : std_logic;
SIGNAL \Mux16~14\ : std_logic;
SIGNAL \array_reg[3][15]~regout\ : std_logic;
SIGNAL \Mux16~15\ : std_logic;
SIGNAL \array_reg[11][15]~regout\ : std_logic;
SIGNAL \array_reg[9][15]~regout\ : std_logic;
SIGNAL \array_reg[10][15]~regout\ : std_logic;
SIGNAL \array_reg[8][15]~regout\ : std_logic;
SIGNAL \Mux16~12_combout\ : std_logic;
SIGNAL \Mux16~13_combout\ : std_logic;
SIGNAL \Mux16~16_combout\ : std_logic;
SIGNAL \array_reg[4][15]~regout\ : std_logic;
SIGNAL \Mux16~10\ : std_logic;
SIGNAL \array_reg[7][15]~regout\ : std_logic;
SIGNAL \Mux16~11\ : std_logic;
SIGNAL \Mux16~19_combout\ : std_logic;
SIGNAL \Mux16~20_combout\ : std_logic;
SIGNAL \array_reg[30][16]~regout\ : std_logic;
SIGNAL \array_reg[18][16]~regout\ : std_logic;
SIGNAL \Mux15~0\ : std_logic;
SIGNAL \Mux15~1\ : std_logic;
SIGNAL \array_reg[16][16]~regout\ : std_logic;
SIGNAL \Mux15~4\ : std_logic;
SIGNAL \array_reg[28][16]~regout\ : std_logic;
SIGNAL \Mux15~5\ : std_logic;
SIGNAL \array_reg[25][16]~regout\ : std_logic;
SIGNAL \array_reg[21][16]~regout\ : std_logic;
SIGNAL \array_reg[17][16]~regout\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \Mux15~3\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \array_reg[27][16]~regout\ : std_logic;
SIGNAL \array_reg[23][16]~regout\ : std_logic;
SIGNAL \array_reg[19][16]~regout\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \array_reg[31][16]~regout\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \array_reg[15][16]~regout\ : std_logic;
SIGNAL \array_reg[12][16]~regout\ : std_logic;
SIGNAL \Mux15~17\ : std_logic;
SIGNAL \array_reg[13][16]~regout\ : std_logic;
SIGNAL \Mux15~18_combout\ : std_logic;
SIGNAL \array_reg[3][16]~regout\ : std_logic;
SIGNAL \array_reg[1][16]~regout\ : std_logic;
SIGNAL \array_reg[0][16]~regout\ : std_logic;
SIGNAL \Mux15~14_combout\ : std_logic;
SIGNAL \Mux15~15\ : std_logic;
SIGNAL \array_reg[4][16]~regout\ : std_logic;
SIGNAL \Mux15~12\ : std_logic;
SIGNAL \array_reg[5][16]~regout\ : std_logic;
SIGNAL \array_reg[7][16]~regout\ : std_logic;
SIGNAL \Mux15~13_combout\ : std_logic;
SIGNAL \Mux15~16_combout\ : std_logic;
SIGNAL \array_reg[9][16]~regout\ : std_logic;
SIGNAL \Mux15~10\ : std_logic;
SIGNAL \array_reg[11][16]~regout\ : std_logic;
SIGNAL \Mux15~11\ : std_logic;
SIGNAL \Mux15~19_combout\ : std_logic;
SIGNAL \Mux15~20_combout\ : std_logic;
SIGNAL \array_reg[3][17]~regout\ : std_logic;
SIGNAL \array_reg[2][17]~regout\ : std_logic;
SIGNAL \array_reg[0][17]~regout\ : std_logic;
SIGNAL \Mux14~14_combout\ : std_logic;
SIGNAL \Mux14~15\ : std_logic;
SIGNAL \array_reg[11][17]~regout\ : std_logic;
SIGNAL \array_reg[10][17]~regout\ : std_logic;
SIGNAL \Mux14~12\ : std_logic;
SIGNAL \Mux14~13\ : std_logic;
SIGNAL \Mux14~16_combout\ : std_logic;
SIGNAL \array_reg[7][17]~regout\ : std_logic;
SIGNAL \array_reg[6][17]~regout\ : std_logic;
SIGNAL \array_reg[4][17]~regout\ : std_logic;
SIGNAL \Mux14~10\ : std_logic;
SIGNAL \Mux14~11_combout\ : std_logic;
SIGNAL \array_reg[15][17]~regout\ : std_logic;
SIGNAL \array_reg[14][17]~regout\ : std_logic;
SIGNAL \array_reg[12][17]~regout\ : std_logic;
SIGNAL \Mux14~17\ : std_logic;
SIGNAL \Mux14~18_combout\ : std_logic;
SIGNAL \Mux14~19_combout\ : std_logic;
SIGNAL \array_reg[30][17]~regout\ : std_logic;
SIGNAL \array_reg[18][17]~regout\ : std_logic;
SIGNAL \array_reg[22][17]~regout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \array_reg[26][17]~regout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \array_reg[16][17]~regout\ : std_logic;
SIGNAL \Mux14~4\ : std_logic;
SIGNAL \array_reg[28][17]~regout\ : std_logic;
SIGNAL \Mux14~5\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \array_reg[31][17]~regout\ : std_logic;
SIGNAL \array_reg[27][17]~regout\ : std_logic;
SIGNAL \array_reg[19][17]~regout\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \array_reg[23][17]~regout\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \array_reg[29][17]~regout\ : std_logic;
SIGNAL \array_reg[17][17]~regout\ : std_logic;
SIGNAL \Mux14~0\ : std_logic;
SIGNAL \Mux14~1\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \Mux14~20_combout\ : std_logic;
SIGNAL \array_reg[0][18]~regout\ : std_logic;
SIGNAL \Mux13~14\ : std_logic;
SIGNAL \array_reg[3][18]~regout\ : std_logic;
SIGNAL \Mux13~15\ : std_logic;
SIGNAL \array_reg[5][18]~regout\ : std_logic;
SIGNAL \array_reg[7][18]~regout\ : std_logic;
SIGNAL \array_reg[4][18]~regout\ : std_logic;
SIGNAL \array_reg[6][18]~regout\ : std_logic;
SIGNAL \Mux13~12_combout\ : std_logic;
SIGNAL \Mux13~13_combout\ : std_logic;
SIGNAL \Mux13~16_combout\ : std_logic;
SIGNAL \array_reg[14][18]~regout\ : std_logic;
SIGNAL \array_reg[12][18]~regout\ : std_logic;
SIGNAL \Mux13~17_combout\ : std_logic;
SIGNAL \array_reg[15][18]~regout\ : std_logic;
SIGNAL \array_reg[13][18]~regout\ : std_logic;
SIGNAL \Mux13~18_combout\ : std_logic;
SIGNAL \array_reg[8][18]~regout\ : std_logic;
SIGNAL \Mux13~10\ : std_logic;
SIGNAL \array_reg[11][18]~regout\ : std_logic;
SIGNAL \Mux13~11\ : std_logic;
SIGNAL \Mux13~19_combout\ : std_logic;
SIGNAL \array_reg[23][18]~regout\ : std_logic;
SIGNAL \Mux13~7\ : std_logic;
SIGNAL \array_reg[31][18]~regout\ : std_logic;
SIGNAL \Mux13~8\ : std_logic;
SIGNAL \array_reg[22][18]~regout\ : std_logic;
SIGNAL \array_reg[18][18]~regout\ : std_logic;
SIGNAL \Mux13~0\ : std_logic;
SIGNAL \Mux13~1\ : std_logic;
SIGNAL \array_reg[29][18]~regout\ : std_logic;
SIGNAL \array_reg[21][18]~regout\ : std_logic;
SIGNAL \Mux13~2\ : std_logic;
SIGNAL \Mux13~3\ : std_logic;
SIGNAL \array_reg[20][18]~regout\ : std_logic;
SIGNAL \array_reg[16][18]~regout\ : std_logic;
SIGNAL \Mux13~4\ : std_logic;
SIGNAL \Mux13~5\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \Mux13~9_combout\ : std_logic;
SIGNAL \Mux13~20_combout\ : std_logic;
SIGNAL \array_reg[15][19]~regout\ : std_logic;
SIGNAL \array_reg[12][19]~regout\ : std_logic;
SIGNAL \array_reg[13][19]~regout\ : std_logic;
SIGNAL \Mux12~17_combout\ : std_logic;
SIGNAL \array_reg[14][19]~regout\ : std_logic;
SIGNAL \Mux12~18_combout\ : std_logic;
SIGNAL \array_reg[4][19]~regout\ : std_logic;
SIGNAL \Mux12~10\ : std_logic;
SIGNAL \array_reg[7][19]~regout\ : std_logic;
SIGNAL \Mux12~11\ : std_logic;
SIGNAL \array_reg[10][19]~regout\ : std_logic;
SIGNAL \array_reg[8][19]~regout\ : std_logic;
SIGNAL \Mux12~12_combout\ : std_logic;
SIGNAL \array_reg[9][19]~regout\ : std_logic;
SIGNAL \array_reg[11][19]~regout\ : std_logic;
SIGNAL \Mux12~13_combout\ : std_logic;
SIGNAL \array_reg[3][19]~regout\ : std_logic;
SIGNAL \array_reg[0][19]~regout\ : std_logic;
SIGNAL \Mux12~14\ : std_logic;
SIGNAL \Mux12~15\ : std_logic;
SIGNAL \Mux12~16_combout\ : std_logic;
SIGNAL \Mux12~19_combout\ : std_logic;
SIGNAL \array_reg[25][19]~regout\ : std_logic;
SIGNAL \Mux12~0\ : std_logic;
SIGNAL \array_reg[29][19]~regout\ : std_logic;
SIGNAL \Mux12~1\ : std_logic;
SIGNAL \array_reg[31][19]~regout\ : std_logic;
SIGNAL \array_reg[27][19]~regout\ : std_logic;
SIGNAL \Mux12~7\ : std_logic;
SIGNAL \Mux12~8\ : std_logic;
SIGNAL \array_reg[24][19]~regout\ : std_logic;
SIGNAL \array_reg[16][19]~regout\ : std_logic;
SIGNAL \Mux12~4\ : std_logic;
SIGNAL \array_reg[28][19]~regout\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \array_reg[18][19]~regout\ : std_logic;
SIGNAL \Mux12~2\ : std_logic;
SIGNAL \array_reg[26][19]~regout\ : std_logic;
SIGNAL \Mux12~3\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \Mux12~20_combout\ : std_logic;
SIGNAL \array_reg[9][20]~regout\ : std_logic;
SIGNAL \Mux11~10\ : std_logic;
SIGNAL \array_reg[11][20]~regout\ : std_logic;
SIGNAL \Mux11~11\ : std_logic;
SIGNAL \array_reg[1][20]~regout\ : std_logic;
SIGNAL \array_reg[0][20]~regout\ : std_logic;
SIGNAL \Mux11~14_combout\ : std_logic;
SIGNAL \array_reg[3][20]~regout\ : std_logic;
SIGNAL \Mux11~15\ : std_logic;
SIGNAL \array_reg[5][20]~regout\ : std_logic;
SIGNAL \array_reg[4][20]~regout\ : std_logic;
SIGNAL \Mux11~12\ : std_logic;
SIGNAL \array_reg[7][20]~regout\ : std_logic;
SIGNAL \Mux11~13_combout\ : std_logic;
SIGNAL \Mux11~16_combout\ : std_logic;
SIGNAL \array_reg[13][20]~regout\ : std_logic;
SIGNAL \array_reg[12][20]~regout\ : std_logic;
SIGNAL \Mux11~17\ : std_logic;
SIGNAL \array_reg[15][20]~regout\ : std_logic;
SIGNAL \Mux11~18_combout\ : std_logic;
SIGNAL \Mux11~19_combout\ : std_logic;
SIGNAL \array_reg[30][20]~regout\ : std_logic;
SIGNAL \array_reg[18][20]~regout\ : std_logic;
SIGNAL \Mux11~0\ : std_logic;
SIGNAL \Mux11~1\ : std_logic;
SIGNAL \array_reg[28][20]~regout\ : std_logic;
SIGNAL \array_reg[16][20]~regout\ : std_logic;
SIGNAL \Mux11~4\ : std_logic;
SIGNAL \Mux11~5\ : std_logic;
SIGNAL \array_reg[25][20]~regout\ : std_logic;
SIGNAL \array_reg[17][20]~regout\ : std_logic;
SIGNAL \array_reg[21][20]~regout\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \Mux11~3\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \array_reg[23][20]~regout\ : std_logic;
SIGNAL \array_reg[19][20]~regout\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \array_reg[27][20]~regout\ : std_logic;
SIGNAL \array_reg[31][20]~regout\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \Mux11~9_combout\ : std_logic;
SIGNAL \Mux11~20_combout\ : std_logic;
SIGNAL \array_reg[6][21]~regout\ : std_logic;
SIGNAL \array_reg[7][21]~regout\ : std_logic;
SIGNAL \array_reg[4][21]~regout\ : std_logic;
SIGNAL \Mux10~10\ : std_logic;
SIGNAL \Mux10~11_combout\ : std_logic;
SIGNAL \array_reg[10][21]~regout\ : std_logic;
SIGNAL \Mux10~12\ : std_logic;
SIGNAL \array_reg[11][21]~regout\ : std_logic;
SIGNAL \Mux10~13\ : std_logic;
SIGNAL \array_reg[3][21]~regout\ : std_logic;
SIGNAL \array_reg[2][21]~regout\ : std_logic;
SIGNAL \array_reg[0][21]~regout\ : std_logic;
SIGNAL \Mux10~14_combout\ : std_logic;
SIGNAL \Mux10~15\ : std_logic;
SIGNAL \Mux10~16_combout\ : std_logic;
SIGNAL \array_reg[12][21]~regout\ : std_logic;
SIGNAL \Mux10~17\ : std_logic;
SIGNAL \array_reg[14][21]~regout\ : std_logic;
SIGNAL \array_reg[15][21]~regout\ : std_logic;
SIGNAL \Mux10~18_combout\ : std_logic;
SIGNAL \Mux10~19_combout\ : std_logic;
SIGNAL \array_reg[28][21]~regout\ : std_logic;
SIGNAL \array_reg[16][21]~regout\ : std_logic;
SIGNAL \Mux10~4\ : std_logic;
SIGNAL \Mux10~5\ : std_logic;
SIGNAL \array_reg[22][21]~regout\ : std_logic;
SIGNAL \array_reg[18][21]~regout\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \array_reg[26][21]~regout\ : std_logic;
SIGNAL \Mux10~3\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \array_reg[23][21]~regout\ : std_logic;
SIGNAL \array_reg[19][21]~regout\ : std_logic;
SIGNAL \array_reg[27][21]~regout\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \array_reg[31][21]~regout\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \array_reg[17][21]~regout\ : std_logic;
SIGNAL \Mux10~0\ : std_logic;
SIGNAL \array_reg[29][21]~regout\ : std_logic;
SIGNAL \Mux10~1\ : std_logic;
SIGNAL \Mux10~9_combout\ : std_logic;
SIGNAL \Mux10~20_combout\ : std_logic;
SIGNAL \array_reg[8][22]~regout\ : std_logic;
SIGNAL \Mux9~10\ : std_logic;
SIGNAL \array_reg[11][22]~regout\ : std_logic;
SIGNAL \Mux9~11\ : std_logic;
SIGNAL \array_reg[14][22]~regout\ : std_logic;
SIGNAL \array_reg[12][22]~regout\ : std_logic;
SIGNAL \Mux9~17_combout\ : std_logic;
SIGNAL \array_reg[13][22]~regout\ : std_logic;
SIGNAL \array_reg[15][22]~regout\ : std_logic;
SIGNAL \Mux9~18_combout\ : std_logic;
SIGNAL \array_reg[0][22]~regout\ : std_logic;
SIGNAL \Mux9~14\ : std_logic;
SIGNAL \array_reg[3][22]~regout\ : std_logic;
SIGNAL \Mux9~15\ : std_logic;
SIGNAL \array_reg[5][22]~regout\ : std_logic;
SIGNAL \array_reg[7][22]~regout\ : std_logic;
SIGNAL \array_reg[4][22]~regout\ : std_logic;
SIGNAL \array_reg[6][22]~regout\ : std_logic;
SIGNAL \Mux9~12_combout\ : std_logic;
SIGNAL \Mux9~13_combout\ : std_logic;
SIGNAL \Mux9~16_combout\ : std_logic;
SIGNAL \Mux9~19_combout\ : std_logic;
SIGNAL \array_reg[18][22]~regout\ : std_logic;
SIGNAL \Mux9~0\ : std_logic;
SIGNAL \array_reg[22][22]~regout\ : std_logic;
SIGNAL \array_reg[30][22]~regout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \array_reg[20][22]~regout\ : std_logic;
SIGNAL \array_reg[16][22]~regout\ : std_logic;
SIGNAL \Mux9~4\ : std_logic;
SIGNAL \Mux9~5\ : std_logic;
SIGNAL \array_reg[29][22]~regout\ : std_logic;
SIGNAL \array_reg[21][22]~regout\ : std_logic;
SIGNAL \Mux9~2\ : std_logic;
SIGNAL \Mux9~3\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \array_reg[23][22]~regout\ : std_logic;
SIGNAL \Mux9~7\ : std_logic;
SIGNAL \array_reg[31][22]~regout\ : std_logic;
SIGNAL \Mux9~8\ : std_logic;
SIGNAL \Mux9~9_combout\ : std_logic;
SIGNAL \Mux9~20_combout\ : std_logic;
SIGNAL \array_reg[3][23]~regout\ : std_logic;
SIGNAL \array_reg[0][23]~regout\ : std_logic;
SIGNAL \Mux8~14\ : std_logic;
SIGNAL \Mux8~15\ : std_logic;
SIGNAL \array_reg[10][23]~regout\ : std_logic;
SIGNAL \array_reg[8][23]~regout\ : std_logic;
SIGNAL \Mux8~12_combout\ : std_logic;
SIGNAL \array_reg[11][23]~regout\ : std_logic;
SIGNAL \array_reg[9][23]~regout\ : std_logic;
SIGNAL \Mux8~13_combout\ : std_logic;
SIGNAL \Mux8~16_combout\ : std_logic;
SIGNAL \array_reg[14][23]~regout\ : std_logic;
SIGNAL \array_reg[12][23]~regout\ : std_logic;
SIGNAL \array_reg[13][23]~regout\ : std_logic;
SIGNAL \Mux8~17_combout\ : std_logic;
SIGNAL \array_reg[15][23]~regout\ : std_logic;
SIGNAL \Mux8~18_combout\ : std_logic;
SIGNAL \array_reg[7][23]~regout\ : std_logic;
SIGNAL \array_reg[4][23]~regout\ : std_logic;
SIGNAL \Mux8~10\ : std_logic;
SIGNAL \Mux8~11\ : std_logic;
SIGNAL \Mux8~19_combout\ : std_logic;
SIGNAL \array_reg[29][23]~regout\ : std_logic;
SIGNAL \array_reg[25][23]~regout\ : std_logic;
SIGNAL \Mux8~0\ : std_logic;
SIGNAL \Mux8~1\ : std_logic;
SIGNAL \array_reg[27][23]~regout\ : std_logic;
SIGNAL \Mux8~7\ : std_logic;
SIGNAL \array_reg[31][23]~regout\ : std_logic;
SIGNAL \Mux8~8\ : std_logic;
SIGNAL \array_reg[16][23]~regout\ : std_logic;
SIGNAL \Mux8~4\ : std_logic;
SIGNAL \array_reg[24][23]~regout\ : std_logic;
SIGNAL \Mux8~5\ : std_logic;
SIGNAL \array_reg[18][23]~regout\ : std_logic;
SIGNAL \Mux8~2\ : std_logic;
SIGNAL \array_reg[26][23]~regout\ : std_logic;
SIGNAL \Mux8~3\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \Mux8~20_combout\ : std_logic;
SIGNAL \array_reg[29][24]~regout\ : std_logic;
SIGNAL \array_reg[17][24]~regout\ : std_logic;
SIGNAL \array_reg[21][24]~regout\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \array_reg[25][24]~regout\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \array_reg[16][24]~regout\ : std_logic;
SIGNAL \Mux7~4\ : std_logic;
SIGNAL \array_reg[28][24]~regout\ : std_logic;
SIGNAL \Mux7~5\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \array_reg[30][24]~regout\ : std_logic;
SIGNAL \array_reg[18][24]~regout\ : std_logic;
SIGNAL \Mux7~0\ : std_logic;
SIGNAL \Mux7~1\ : std_logic;
SIGNAL \array_reg[31][24]~regout\ : std_logic;
SIGNAL \array_reg[19][24]~regout\ : std_logic;
SIGNAL \array_reg[23][24]~regout\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \array_reg[27][24]~regout\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \array_reg[5][24]~regout\ : std_logic;
SIGNAL \array_reg[4][24]~regout\ : std_logic;
SIGNAL \Mux7~12\ : std_logic;
SIGNAL \array_reg[7][24]~regout\ : std_logic;
SIGNAL \Mux7~13_combout\ : std_logic;
SIGNAL \array_reg[1][24]~regout\ : std_logic;
SIGNAL \array_reg[0][24]~regout\ : std_logic;
SIGNAL \Mux7~14_combout\ : std_logic;
SIGNAL \array_reg[3][24]~regout\ : std_logic;
SIGNAL \Mux7~15\ : std_logic;
SIGNAL \Mux7~16_combout\ : std_logic;
SIGNAL \array_reg[12][24]~regout\ : std_logic;
SIGNAL \Mux7~17\ : std_logic;
SIGNAL \array_reg[13][24]~regout\ : std_logic;
SIGNAL \array_reg[15][24]~regout\ : std_logic;
SIGNAL \Mux7~18_combout\ : std_logic;
SIGNAL \array_reg[9][24]~regout\ : std_logic;
SIGNAL \Mux7~10\ : std_logic;
SIGNAL \array_reg[11][24]~regout\ : std_logic;
SIGNAL \Mux7~11\ : std_logic;
SIGNAL \Mux7~19_combout\ : std_logic;
SIGNAL \Mux7~20_combout\ : std_logic;
SIGNAL \array_reg[17][25]~regout\ : std_logic;
SIGNAL \Mux6~0\ : std_logic;
SIGNAL \array_reg[29][25]~regout\ : std_logic;
SIGNAL \Mux6~1\ : std_logic;
SIGNAL \array_reg[16][25]~regout\ : std_logic;
SIGNAL \Mux6~4\ : std_logic;
SIGNAL \array_reg[28][25]~regout\ : std_logic;
SIGNAL \Mux6~5\ : std_logic;
SIGNAL \array_reg[30][25]~regout\ : std_logic;
SIGNAL \array_reg[26][25]~regout\ : std_logic;
SIGNAL \array_reg[18][25]~regout\ : std_logic;
SIGNAL \array_reg[22][25]~regout\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \array_reg[31][25]~regout\ : std_logic;
SIGNAL \array_reg[23][25]~regout\ : std_logic;
SIGNAL \array_reg[19][25]~regout\ : std_logic;
SIGNAL \array_reg[27][25]~regout\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \array_reg[14][25]~regout\ : std_logic;
SIGNAL \array_reg[15][25]~regout\ : std_logic;
SIGNAL \array_reg[12][25]~regout\ : std_logic;
SIGNAL \Mux6~17\ : std_logic;
SIGNAL \Mux6~18_combout\ : std_logic;
SIGNAL \array_reg[3][25]~regout\ : std_logic;
SIGNAL \array_reg[0][25]~regout\ : std_logic;
SIGNAL \array_reg[2][25]~regout\ : std_logic;
SIGNAL \Mux6~14_combout\ : std_logic;
SIGNAL \Mux6~15\ : std_logic;
SIGNAL \array_reg[11][25]~regout\ : std_logic;
SIGNAL \array_reg[10][25]~regout\ : std_logic;
SIGNAL \Mux6~12\ : std_logic;
SIGNAL \Mux6~13\ : std_logic;
SIGNAL \Mux6~16_combout\ : std_logic;
SIGNAL \array_reg[6][25]~regout\ : std_logic;
SIGNAL \array_reg[7][25]~regout\ : std_logic;
SIGNAL \array_reg[4][25]~regout\ : std_logic;
SIGNAL \Mux6~10\ : std_logic;
SIGNAL \Mux6~11_combout\ : std_logic;
SIGNAL \Mux6~19_combout\ : std_logic;
SIGNAL \Mux6~20_combout\ : std_logic;
SIGNAL \array_reg[11][26]~regout\ : std_logic;
SIGNAL \array_reg[8][26]~regout\ : std_logic;
SIGNAL \Mux5~10\ : std_logic;
SIGNAL \Mux5~11\ : std_logic;
SIGNAL \array_reg[0][26]~regout\ : std_logic;
SIGNAL \Mux5~14\ : std_logic;
SIGNAL \array_reg[3][26]~regout\ : std_logic;
SIGNAL \Mux5~15\ : std_logic;
SIGNAL \array_reg[5][26]~regout\ : std_logic;
SIGNAL \array_reg[6][26]~regout\ : std_logic;
SIGNAL \array_reg[4][26]~regout\ : std_logic;
SIGNAL \Mux5~12_combout\ : std_logic;
SIGNAL \array_reg[7][26]~regout\ : std_logic;
SIGNAL \Mux5~13_combout\ : std_logic;
SIGNAL \Mux5~16_combout\ : std_logic;
SIGNAL \array_reg[14][26]~regout\ : std_logic;
SIGNAL \array_reg[12][26]~regout\ : std_logic;
SIGNAL \Mux5~17_combout\ : std_logic;
SIGNAL \array_reg[13][26]~regout\ : std_logic;
SIGNAL \array_reg[15][26]~regout\ : std_logic;
SIGNAL \Mux5~18_combout\ : std_logic;
SIGNAL \Mux5~19_combout\ : std_logic;
SIGNAL \array_reg[21][26]~regout\ : std_logic;
SIGNAL \Mux5~2\ : std_logic;
SIGNAL \array_reg[29][26]~regout\ : std_logic;
SIGNAL \Mux5~3\ : std_logic;
SIGNAL \array_reg[20][26]~regout\ : std_logic;
SIGNAL \array_reg[16][26]~regout\ : std_logic;
SIGNAL \Mux5~4\ : std_logic;
SIGNAL \Mux5~5\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \array_reg[31][26]~regout\ : std_logic;
SIGNAL \array_reg[23][26]~regout\ : std_logic;
SIGNAL \Mux5~7\ : std_logic;
SIGNAL \Mux5~8\ : std_logic;
SIGNAL \array_reg[22][26]~regout\ : std_logic;
SIGNAL \array_reg[18][26]~regout\ : std_logic;
SIGNAL \Mux5~0\ : std_logic;
SIGNAL \Mux5~1\ : std_logic;
SIGNAL \Mux5~9_combout\ : std_logic;
SIGNAL \Mux5~20_combout\ : std_logic;
SIGNAL \array_reg[26][27]~regout\ : std_logic;
SIGNAL \array_reg[18][27]~regout\ : std_logic;
SIGNAL \Mux4~2\ : std_logic;
SIGNAL \Mux4~3\ : std_logic;
SIGNAL \array_reg[24][27]~regout\ : std_logic;
SIGNAL \array_reg[16][27]~regout\ : std_logic;
SIGNAL \Mux4~4\ : std_logic;
SIGNAL \Mux4~5\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \array_reg[31][27]~regout\ : std_logic;
SIGNAL \array_reg[27][27]~regout\ : std_logic;
SIGNAL \Mux4~7\ : std_logic;
SIGNAL \Mux4~8\ : std_logic;
SIGNAL \array_reg[25][27]~regout\ : std_logic;
SIGNAL \Mux4~0\ : std_logic;
SIGNAL \array_reg[29][27]~regout\ : std_logic;
SIGNAL \Mux4~1\ : std_logic;
SIGNAL \Mux4~9_combout\ : std_logic;
SIGNAL \array_reg[11][27]~regout\ : std_logic;
SIGNAL \array_reg[10][27]~regout\ : std_logic;
SIGNAL \array_reg[8][27]~regout\ : std_logic;
SIGNAL \Mux4~12_combout\ : std_logic;
SIGNAL \array_reg[9][27]~regout\ : std_logic;
SIGNAL \Mux4~13_combout\ : std_logic;
SIGNAL \array_reg[1][27]~regout\ : std_logic;
SIGNAL \array_reg[0][27]~regout\ : std_logic;
SIGNAL \Mux4~14\ : std_logic;
SIGNAL \Mux4~15\ : std_logic;
SIGNAL \Mux4~16_combout\ : std_logic;
SIGNAL \array_reg[14][27]~regout\ : std_logic;
SIGNAL \array_reg[13][27]~regout\ : std_logic;
SIGNAL \array_reg[12][27]~regout\ : std_logic;
SIGNAL \Mux4~17_combout\ : std_logic;
SIGNAL \array_reg[15][27]~regout\ : std_logic;
SIGNAL \Mux4~18_combout\ : std_logic;
SIGNAL \array_reg[4][27]~regout\ : std_logic;
SIGNAL \Mux4~10\ : std_logic;
SIGNAL \array_reg[7][27]~regout\ : std_logic;
SIGNAL \Mux4~11\ : std_logic;
SIGNAL \Mux4~19_combout\ : std_logic;
SIGNAL \Mux4~20_combout\ : std_logic;
SIGNAL \array_reg[30][28]~regout\ : std_logic;
SIGNAL \array_reg[18][28]~regout\ : std_logic;
SIGNAL \Mux3~0\ : std_logic;
SIGNAL \Mux3~1\ : std_logic;
SIGNAL \array_reg[25][28]~regout\ : std_logic;
SIGNAL \array_reg[21][28]~regout\ : std_logic;
SIGNAL \array_reg[17][28]~regout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3\ : std_logic;
SIGNAL \array_reg[28][28]~regout\ : std_logic;
SIGNAL \array_reg[16][28]~regout\ : std_logic;
SIGNAL \Mux3~4\ : std_logic;
SIGNAL \Mux3~5\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \array_reg[27][28]~regout\ : std_logic;
SIGNAL \array_reg[31][28]~regout\ : std_logic;
SIGNAL \array_reg[19][28]~regout\ : std_logic;
SIGNAL \array_reg[23][28]~regout\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \array_reg[4][28]~regout\ : std_logic;
SIGNAL \Mux3~12\ : std_logic;
SIGNAL \array_reg[5][28]~regout\ : std_logic;
SIGNAL \array_reg[7][28]~regout\ : std_logic;
SIGNAL \Mux3~13_combout\ : std_logic;
SIGNAL \array_reg[0][28]~regout\ : std_logic;
SIGNAL \array_reg[1][28]~regout\ : std_logic;
SIGNAL \Mux3~14_combout\ : std_logic;
SIGNAL \array_reg[3][28]~regout\ : std_logic;
SIGNAL \Mux3~15\ : std_logic;
SIGNAL \Mux3~16_combout\ : std_logic;
SIGNAL \array_reg[12][28]~regout\ : std_logic;
SIGNAL \Mux3~17\ : std_logic;
SIGNAL \array_reg[13][28]~regout\ : std_logic;
SIGNAL \array_reg[15][28]~regout\ : std_logic;
SIGNAL \Mux3~18_combout\ : std_logic;
SIGNAL \array_reg[11][28]~regout\ : std_logic;
SIGNAL \array_reg[9][28]~regout\ : std_logic;
SIGNAL \Mux3~10\ : std_logic;
SIGNAL \Mux3~11\ : std_logic;
SIGNAL \Mux3~19_combout\ : std_logic;
SIGNAL \Mux3~20_combout\ : std_logic;
SIGNAL \array_reg[10][29]~regout\ : std_logic;
SIGNAL \Mux2~12\ : std_logic;
SIGNAL \array_reg[11][29]~regout\ : std_logic;
SIGNAL \Mux2~13\ : std_logic;
SIGNAL \array_reg[2][29]~regout\ : std_logic;
SIGNAL \array_reg[0][29]~regout\ : std_logic;
SIGNAL \Mux2~14_combout\ : std_logic;
SIGNAL \array_reg[3][29]~regout\ : std_logic;
SIGNAL \Mux2~15\ : std_logic;
SIGNAL \Mux2~16_combout\ : std_logic;
SIGNAL \array_reg[15][29]~regout\ : std_logic;
SIGNAL \array_reg[12][29]~regout\ : std_logic;
SIGNAL \Mux2~17\ : std_logic;
SIGNAL \array_reg[14][29]~regout\ : std_logic;
SIGNAL \Mux2~18_combout\ : std_logic;
SIGNAL \array_reg[4][29]~regout\ : std_logic;
SIGNAL \Mux2~10\ : std_logic;
SIGNAL \array_reg[6][29]~regout\ : std_logic;
SIGNAL \array_reg[7][29]~regout\ : std_logic;
SIGNAL \Mux2~11_combout\ : std_logic;
SIGNAL \Mux2~19_combout\ : std_logic;
SIGNAL \array_reg[30][29]~regout\ : std_logic;
SIGNAL \array_reg[26][29]~regout\ : std_logic;
SIGNAL \array_reg[18][29]~regout\ : std_logic;
SIGNAL \array_reg[22][29]~regout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \array_reg[16][29]~regout\ : std_logic;
SIGNAL \Mux2~4\ : std_logic;
SIGNAL \array_reg[28][29]~regout\ : std_logic;
SIGNAL \Mux2~5\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \array_reg[17][29]~regout\ : std_logic;
SIGNAL \Mux2~0\ : std_logic;
SIGNAL \array_reg[29][29]~regout\ : std_logic;
SIGNAL \Mux2~1\ : std_logic;
SIGNAL \array_reg[31][29]~regout\ : std_logic;
SIGNAL \array_reg[23][29]~regout\ : std_logic;
SIGNAL \array_reg[27][29]~regout\ : std_logic;
SIGNAL \array_reg[19][29]~regout\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \Mux2~20_combout\ : std_logic;
SIGNAL \array_reg[23][30]~regout\ : std_logic;
SIGNAL \Mux1~7\ : std_logic;
SIGNAL \array_reg[31][30]~regout\ : std_logic;
SIGNAL \Mux1~8\ : std_logic;
SIGNAL \array_reg[21][30]~regout\ : std_logic;
SIGNAL \Mux1~2\ : std_logic;
SIGNAL \array_reg[29][30]~regout\ : std_logic;
SIGNAL \Mux1~3\ : std_logic;
SIGNAL \array_reg[16][30]~regout\ : std_logic;
SIGNAL \Mux1~4\ : std_logic;
SIGNAL \array_reg[20][30]~regout\ : std_logic;
SIGNAL \Mux1~5\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \array_reg[18][30]~regout\ : std_logic;
SIGNAL \Mux1~0\ : std_logic;
SIGNAL \array_reg[22][30]~regout\ : std_logic;
SIGNAL \Mux1~1\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \array_reg[6][30]~regout\ : std_logic;
SIGNAL \array_reg[4][30]~regout\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \array_reg[7][30]~regout\ : std_logic;
SIGNAL \array_reg[5][30]~regout\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \array_reg[0][30]~regout\ : std_logic;
SIGNAL \Mux1~14\ : std_logic;
SIGNAL \array_reg[3][30]~regout\ : std_logic;
SIGNAL \Mux1~15\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \array_reg[11][30]~regout\ : std_logic;
SIGNAL \array_reg[8][30]~regout\ : std_logic;
SIGNAL \Mux1~10\ : std_logic;
SIGNAL \Mux1~11\ : std_logic;
SIGNAL \array_reg[13][30]~regout\ : std_logic;
SIGNAL \array_reg[15][30]~regout\ : std_logic;
SIGNAL \array_reg[14][30]~regout\ : std_logic;
SIGNAL \array_reg[12][30]~regout\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \Mux1~20_combout\ : std_logic;
SIGNAL \array_reg[0][31]~regout\ : std_logic;
SIGNAL \Mux0~14\ : std_logic;
SIGNAL \array_reg[1][31]~regout\ : std_logic;
SIGNAL \Mux0~15\ : std_logic;
SIGNAL \array_reg[9][31]~regout\ : std_logic;
SIGNAL \array_reg[11][31]~regout\ : std_logic;
SIGNAL \array_reg[10][31]~regout\ : std_logic;
SIGNAL \array_reg[8][31]~regout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \array_reg[14][31]~regout\ : std_logic;
SIGNAL \array_reg[15][31]~regout\ : std_logic;
SIGNAL \array_reg[13][31]~regout\ : std_logic;
SIGNAL \array_reg[12][31]~regout\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \array_reg[7][31]~regout\ : std_logic;
SIGNAL \array_reg[4][31]~regout\ : std_logic;
SIGNAL \Mux0~10\ : std_logic;
SIGNAL \Mux0~11\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \array_reg[31][31]~regout\ : std_logic;
SIGNAL \array_reg[27][31]~regout\ : std_logic;
SIGNAL \Mux0~7\ : std_logic;
SIGNAL \Mux0~8\ : std_logic;
SIGNAL \array_reg[16][31]~regout\ : std_logic;
SIGNAL \Mux0~4\ : std_logic;
SIGNAL \array_reg[24][31]~regout\ : std_logic;
SIGNAL \Mux0~5\ : std_logic;
SIGNAL \array_reg[26][31]~regout\ : std_logic;
SIGNAL \array_reg[18][31]~regout\ : std_logic;
SIGNAL \Mux0~2\ : std_logic;
SIGNAL \Mux0~3\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \array_reg[25][31]~regout\ : std_logic;
SIGNAL \Mux0~0\ : std_logic;
SIGNAL \array_reg[29][31]~regout\ : std_logic;
SIGNAL \Mux0~1\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~20_combout\ : std_logic;
SIGNAL \array_reg[2][0]~regout\ : std_logic;
SIGNAL \array_reg[2][3]~regout\ : std_logic;
SIGNAL \array_reg[2][4]~regout\ : std_logic;
SIGNAL \array_reg[1][17]~regout\ : std_logic;
SIGNAL \array_reg[1][18]~regout\ : std_logic;
SIGNAL \array_reg[1][19]~regout\ : std_logic;
SIGNAL \array_reg[1][21]~regout\ : std_logic;
SIGNAL \array_reg[1][22]~regout\ : std_logic;
SIGNAL \array_reg[1][23]~regout\ : std_logic;
SIGNAL \array_reg[1][25]~regout\ : std_logic;
SIGNAL \array_reg[1][26]~regout\ : std_logic;
SIGNAL \array_reg[1][29]~regout\ : std_logic;
SIGNAL \array_reg[1][30]~regout\ : std_logic;
SIGNAL \ReadRegister~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \WriteData~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \WriteRegister~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_array_reg[0][31]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][29]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][28]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[1][28]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][27]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][25]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][25]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][24]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][24]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[1][24]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][23]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][21]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][21]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][20]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][20]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[1][20]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][19]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][17]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][17]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][16]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][16]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[1][16]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][15]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[3][13]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][13]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][12]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][11]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][9]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][8]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][7]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][5]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][4]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][3]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][1]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[2][1]~regout\ : std_logic;
SIGNAL \ALT_INV_array_reg[0][0]~regout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_ReadRegister <= ReadRegister;
ww_WriteRegister <= WriteRegister;
ww_WriteData <= WriteData;
ww_RegWrite <= RegWrite;
ReadData <= ww_ReadData;
TimerCountRegister <= ww_TimerCountRegister;
AccumulatorRegister <= ww_AccumulatorRegister;
BaseRegister <= ww_BaseRegister;
DataRegister <= ww_DataRegister;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_array_reg[0][31]~regout\ <= NOT \array_reg[0][31]~regout\;
\ALT_INV_array_reg[0][29]~regout\ <= NOT \array_reg[0][29]~regout\;
\ALT_INV_array_reg[0][28]~regout\ <= NOT \array_reg[0][28]~regout\;
\ALT_INV_array_reg[1][28]~regout\ <= NOT \array_reg[1][28]~regout\;
\ALT_INV_array_reg[0][27]~regout\ <= NOT \array_reg[0][27]~regout\;
\ALT_INV_array_reg[3][25]~regout\ <= NOT \array_reg[3][25]~regout\;
\ALT_INV_array_reg[0][25]~regout\ <= NOT \array_reg[0][25]~regout\;
\ALT_INV_array_reg[3][24]~regout\ <= NOT \array_reg[3][24]~regout\;
\ALT_INV_array_reg[0][24]~regout\ <= NOT \array_reg[0][24]~regout\;
\ALT_INV_array_reg[1][24]~regout\ <= NOT \array_reg[1][24]~regout\;
\ALT_INV_array_reg[0][23]~regout\ <= NOT \array_reg[0][23]~regout\;
\ALT_INV_array_reg[3][21]~regout\ <= NOT \array_reg[3][21]~regout\;
\ALT_INV_array_reg[0][21]~regout\ <= NOT \array_reg[0][21]~regout\;
\ALT_INV_array_reg[3][20]~regout\ <= NOT \array_reg[3][20]~regout\;
\ALT_INV_array_reg[0][20]~regout\ <= NOT \array_reg[0][20]~regout\;
\ALT_INV_array_reg[1][20]~regout\ <= NOT \array_reg[1][20]~regout\;
\ALT_INV_array_reg[0][19]~regout\ <= NOT \array_reg[0][19]~regout\;
\ALT_INV_array_reg[3][17]~regout\ <= NOT \array_reg[3][17]~regout\;
\ALT_INV_array_reg[0][17]~regout\ <= NOT \array_reg[0][17]~regout\;
\ALT_INV_array_reg[3][16]~regout\ <= NOT \array_reg[3][16]~regout\;
\ALT_INV_array_reg[0][16]~regout\ <= NOT \array_reg[0][16]~regout\;
\ALT_INV_array_reg[1][16]~regout\ <= NOT \array_reg[1][16]~regout\;
\ALT_INV_array_reg[0][15]~regout\ <= NOT \array_reg[0][15]~regout\;
\ALT_INV_array_reg[3][13]~regout\ <= NOT \array_reg[3][13]~regout\;
\ALT_INV_array_reg[0][13]~regout\ <= NOT \array_reg[0][13]~regout\;
\ALT_INV_array_reg[0][12]~regout\ <= NOT \array_reg[0][12]~regout\;
\ALT_INV_array_reg[0][11]~regout\ <= NOT \array_reg[0][11]~regout\;
\ALT_INV_array_reg[0][9]~regout\ <= NOT \array_reg[0][9]~regout\;
\ALT_INV_array_reg[0][8]~regout\ <= NOT \array_reg[0][8]~regout\;
\ALT_INV_array_reg[0][7]~regout\ <= NOT \array_reg[0][7]~regout\;
\ALT_INV_array_reg[0][5]~regout\ <= NOT \array_reg[0][5]~regout\;
\ALT_INV_array_reg[0][4]~regout\ <= NOT \array_reg[0][4]~regout\;
\ALT_INV_array_reg[0][3]~regout\ <= NOT \array_reg[0][3]~regout\;
\ALT_INV_array_reg[0][1]~regout\ <= NOT \array_reg[0][1]~regout\;
\ALT_INV_array_reg[2][1]~regout\ <= NOT \array_reg[2][1]~regout\;
\ALT_INV_array_reg[0][0]~regout\ <= NOT \array_reg[0][0]~regout\;

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ReadRegister[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_ReadRegister(4),
	combout => \ReadRegister~combout\(4));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ReadRegister[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_ReadRegister(1),
	combout => \ReadRegister~combout\(1));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ReadRegister[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_ReadRegister(3),
	combout => \ReadRegister~combout\(3));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ReadRegister[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_ReadRegister(2),
	combout => \ReadRegister~combout\(2));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(0),
	combout => \WriteData~combout\(0));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\RegWrite~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_RegWrite,
	combout => \RegWrite~combout\);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteRegister[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteRegister(1),
	combout => \WriteRegister~combout\(1));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteRegister[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteRegister(0),
	combout => \WriteRegister~combout\(0));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteRegister[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteRegister(2),
	combout => \WriteRegister~combout\(2));

-- Location: LC_X8_Y13_N0
\Decoder0~6\ : maxii_lcell
-- Equation(s):
-- \Decoder0~6_combout\ = (\RegWrite~combout\ & (!\WriteRegister~combout\(1) & (\WriteRegister~combout\(0) & !\WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~6_combout\);

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteRegister[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteRegister(4),
	combout => \WriteRegister~combout\(4));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteRegister[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteRegister(3),
	combout => \WriteRegister~combout\(3));

-- Location: LC_X9_Y12_N1
\Decoder0~10\ : maxii_lcell
-- Equation(s):
-- \Decoder0~10_combout\ = ((\Decoder0~6_combout\ & (\WriteRegister~combout\(4) & !\WriteRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~6_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~10_combout\);

-- Location: LC_X12_Y10_N4
\array_reg[17][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][0]~regout\);

-- Location: LC_X8_Y13_N8
\Decoder0~8\ : maxii_lcell
-- Equation(s):
-- \Decoder0~8_combout\ = (\RegWrite~combout\ & (!\WriteRegister~combout\(1) & (\WriteRegister~combout\(0) & \WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~8_combout\);

-- Location: LC_X8_Y13_N6
\Decoder0~9\ : maxii_lcell
-- Equation(s):
-- \Decoder0~9_combout\ = (\Decoder0~8_combout\ & (((!\WriteRegister~combout\(3) & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~8_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~9_combout\);

-- Location: LC_X12_Y10_N8
\array_reg[21][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][0]~regout\);

-- Location: LC_X12_Y10_N9
\Mux31~2\ : maxii_lcell
-- Equation(s):
-- \Mux31~2_combout\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[21][0]~regout\))) # (!\ReadRegister~combout\(2) & (!\array_reg[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \array_reg[17][0]~regout\,
	datad => \array_reg[21][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~2_combout\);

-- Location: LC_X8_Y13_N4
\Decoder0~7\ : maxii_lcell
-- Equation(s):
-- \Decoder0~7_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~6_combout\ & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~6_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~7_combout\);

-- Location: LC_X10_Y8_N7
\array_reg[25][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][0]~regout\);

-- Location: LC_X9_Y12_N2
\Decoder0~11\ : maxii_lcell
-- Equation(s):
-- \Decoder0~11_combout\ = ((\Decoder0~8_combout\ & (\WriteRegister~combout\(4) & \WriteRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~8_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~11_combout\);

-- Location: LC_X13_Y10_N1
\array_reg[29][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][0]~regout\);

-- Location: LC_X12_Y10_N2
\Mux31~3\ : maxii_lcell
-- Equation(s):
-- \Mux31~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux31~2_combout\ & ((!\array_reg[29][0]~regout\))) # (!\Mux31~2_combout\ & (!\array_reg[25][0]~regout\)))) # (!\ReadRegister~combout\(3) & (\Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "46ce",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux31~2_combout\,
	datac => \array_reg[25][0]~regout\,
	datad => \array_reg[29][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~3_combout\);

-- Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ReadRegister[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_ReadRegister(0),
	combout => \ReadRegister~combout\(0));

-- Location: LC_X8_Y13_N9
\Decoder0~12\ : maxii_lcell
-- Equation(s):
-- \Decoder0~12_combout\ = (\RegWrite~combout\ & (!\WriteRegister~combout\(1) & (!\WriteRegister~combout\(0) & \WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~12_combout\);

-- Location: LC_X10_Y12_N6
\Decoder0~17\ : maxii_lcell
-- Equation(s):
-- \Decoder0~17_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~12_combout\ & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~12_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~17_combout\);

-- Location: LC_X8_Y10_N3
\array_reg[28][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][0]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][0]~regout\);

-- Location: LC_X8_Y13_N7
\Decoder0~14\ : maxii_lcell
-- Equation(s):
-- \Decoder0~14_combout\ = (\RegWrite~combout\ & (!\WriteRegister~combout\(1) & (!\WriteRegister~combout\(0) & !\WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~14_combout\);

-- Location: LC_X9_Y11_N3
\Decoder0~16\ : maxii_lcell
-- Equation(s):
-- \Decoder0~16_combout\ = (!\WriteRegister~combout\(3) & (((\Decoder0~14_combout\ & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~14_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~16_combout\);

-- Location: LC_X9_Y9_N2
\array_reg[16][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][0]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][0]~regout\);

-- Location: LC_X9_Y11_N2
\Decoder0~15\ : maxii_lcell
-- Equation(s):
-- \Decoder0~15_combout\ = (\WriteRegister~combout\(3) & (((\Decoder0~14_combout\ & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~14_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~15_combout\);

-- Location: LC_X9_Y9_N4
\array_reg[24][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][0])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(0),
	datad => \array_reg[16][0]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~4\,
	regout => \array_reg[24][0]~regout\);

-- Location: LC_X8_Y12_N7
\Decoder0~13\ : maxii_lcell
-- Equation(s):
-- \Decoder0~13_combout\ = (!\WriteRegister~combout\(3) & (((\Decoder0~12_combout\ & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~12_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~13_combout\);

-- Location: LC_X8_Y10_N0
\array_reg[20][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~5\ = (\ReadRegister~combout\(2) & ((\Mux31~4\ & (\array_reg[28][0]~regout\)) # (!\Mux31~4\ & ((array_reg[20][0]))))) # (!\ReadRegister~combout\(2) & (((\Mux31~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[28][0]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(0),
	datad => \Mux31~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~5\,
	regout => \array_reg[20][0]~regout\);

-- Location: LC_X13_Y11_N6
\Mux31~6\ : maxii_lcell
-- Equation(s):
-- \Mux31~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux31~3_combout\)) # (!\ReadRegister~combout\(0) & ((\Mux31~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux31~3_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux31~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~6_combout\);

-- Location: LC_X8_Y13_N1
\Decoder0~2\ : maxii_lcell
-- Equation(s):
-- \Decoder0~2_combout\ = (\RegWrite~combout\ & (\WriteRegister~combout\(1) & (!\WriteRegister~combout\(0) & !\WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~2_combout\);

-- Location: LC_X9_Y12_N9
\Decoder0~4\ : maxii_lcell
-- Equation(s):
-- \Decoder0~4_combout\ = (\Decoder0~2_combout\ & (((\WriteRegister~combout\(4) & !\WriteRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~4_combout\);

-- Location: LC_X11_Y11_N3
\array_reg[18][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][0]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][0]~regout\);

-- Location: LC_X9_Y12_N7
\Decoder0~3\ : maxii_lcell
-- Equation(s):
-- \Decoder0~3_combout\ = (\Decoder0~2_combout\ & (((\WriteRegister~combout\(4) & \WriteRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~3_combout\);

-- Location: LC_X11_Y11_N6
\array_reg[26][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][0])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(0),
	datad => \array_reg[18][0]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~0\,
	regout => \array_reg[26][0]~regout\);

-- Location: LC_X8_Y13_N5
\Decoder0~0\ : maxii_lcell
-- Equation(s):
-- \Decoder0~0_combout\ = (\RegWrite~combout\ & (\WriteRegister~combout\(1) & (!\WriteRegister~combout\(0) & \WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~0_combout\);

-- Location: LC_X10_Y12_N7
\Decoder0~5\ : maxii_lcell
-- Equation(s):
-- \Decoder0~5_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~0_combout\ & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~0_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~5_combout\);

-- Location: LC_X11_Y10_N8
\array_reg[30][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][0]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][0]~regout\);

-- Location: LC_X10_Y12_N9
\Decoder0~1\ : maxii_lcell
-- Equation(s):
-- \Decoder0~1_combout\ = ((!\WriteRegister~combout\(3) & (\Decoder0~0_combout\ & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~0_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~1_combout\);

-- Location: LC_X11_Y10_N0
\array_reg[22][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~1\ = (\ReadRegister~combout\(2) & ((\Mux31~0\ & ((\array_reg[30][0]~regout\))) # (!\Mux31~0\ & (array_reg[22][0])))) # (!\ReadRegister~combout\(2) & (\Mux31~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux31~0\,
	datac => \WriteData~combout\(0),
	datad => \array_reg[30][0]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~1\,
	regout => \array_reg[22][0]~regout\);

-- Location: LC_X8_Y13_N3
\Decoder0~18\ : maxii_lcell
-- Equation(s):
-- \Decoder0~18_combout\ = (\RegWrite~combout\ & (\WriteRegister~combout\(1) & (\WriteRegister~combout\(0) & !\WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~18_combout\);

-- Location: LC_X8_Y12_N4
\Decoder0~19\ : maxii_lcell
-- Equation(s):
-- \Decoder0~19_combout\ = ((\Decoder0~18_combout\ & (\WriteRegister~combout\(3) & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~18_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~19_combout\);

-- Location: LC_X5_Y11_N2
\array_reg[27][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][0]~regout\);

-- Location: LC_X8_Y13_N2
\Decoder0~20\ : maxii_lcell
-- Equation(s):
-- \Decoder0~20_combout\ = (\RegWrite~combout\ & (\WriteRegister~combout\(1) & (\WriteRegister~combout\(0) & \WriteRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~combout\,
	datab => \WriteRegister~combout\(1),
	datac => \WriteRegister~combout\(0),
	datad => \WriteRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~20_combout\);

-- Location: LC_X8_Y12_N9
\Decoder0~21\ : maxii_lcell
-- Equation(s):
-- \Decoder0~21_combout\ = (!\WriteRegister~combout\(3) & (((\Decoder0~20_combout\ & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~20_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~21_combout\);

-- Location: LC_X5_Y10_N6
\array_reg[23][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][0]~regout\);

-- Location: LC_X8_Y12_N3
\Decoder0~22\ : maxii_lcell
-- Equation(s):
-- \Decoder0~22_combout\ = ((\Decoder0~18_combout\ & (!\WriteRegister~combout\(3) & \WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~18_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~22_combout\);

-- Location: LC_X6_Y12_N0
\array_reg[19][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][0]~regout\ = DFFEAS((!\WriteData~combout\(0)), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(0),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][0]~regout\);

-- Location: LC_X5_Y10_N0
\Mux31~7\ : maxii_lcell
-- Equation(s):
-- \Mux31~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))) # (!\array_reg[23][0]~regout\))) # (!\ReadRegister~combout\(2) & (((!\ReadRegister~combout\(3) & !\array_reg[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][0]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[19][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~7_combout\);

-- Location: LC_X8_Y12_N6
\Decoder0~23\ : maxii_lcell
-- Equation(s):
-- \Decoder0~23_combout\ = (\WriteRegister~combout\(3) & (((\Decoder0~20_combout\ & \WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~20_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~23_combout\);

-- Location: LC_X5_Y11_N1
\array_reg[31][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][0]~regout\);

-- Location: LC_X5_Y11_N4
\Mux31~8\ : maxii_lcell
-- Equation(s):
-- \Mux31~8_combout\ = (\ReadRegister~combout\(3) & ((\Mux31~7_combout\ & ((!\array_reg[31][0]~regout\))) # (!\Mux31~7_combout\ & (!\array_reg[27][0]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "52f2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[27][0]~regout\,
	datac => \Mux31~7_combout\,
	datad => \array_reg[31][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~8_combout\);

-- Location: LC_X13_Y11_N5
\Mux31~9\ : maxii_lcell
-- Equation(s):
-- \Mux31~9_combout\ = (\Mux31~6_combout\ & (((\Mux31~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux31~6_combout\ & (\Mux31~1\ & (\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~6_combout\,
	datab => \Mux31~1\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~9_combout\);

-- Location: LC_X10_Y12_N1
\Decoder0~36\ : maxii_lcell
-- Equation(s):
-- \Decoder0~36_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~8_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~8_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~36_combout\);

-- Location: LC_X13_Y8_N6
\array_reg[13][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][0]~regout\);

-- Location: LC_X9_Y11_N9
\Decoder0~39\ : maxii_lcell
-- Equation(s):
-- \Decoder0~39_combout\ = ((\Decoder0~20_combout\ & (\WriteRegister~combout\(3) & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~20_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~39_combout\);

-- Location: LC_X13_Y10_N6
\array_reg[15][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][0]~regout\);

-- Location: LC_X10_Y12_N2
\Decoder0~38\ : maxii_lcell
-- Equation(s):
-- \Decoder0~38_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~12_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~12_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~38_combout\);

-- Location: LC_X12_Y6_N1
\array_reg[12][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][0]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][0]~regout\);

-- Location: LC_X10_Y12_N0
\Decoder0~37\ : maxii_lcell
-- Equation(s):
-- \Decoder0~37_combout\ = ((\WriteRegister~combout\(3) & (\Decoder0~0_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~0_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~37_combout\);

-- Location: LC_X12_Y6_N5
\array_reg[14][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][0]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[12][0]~regout\,
	datac => \WriteData~combout\(0),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~17\,
	regout => \array_reg[14][0]~regout\);

-- Location: LC_X13_Y8_N8
\Mux31~18\ : maxii_lcell
-- Equation(s):
-- \Mux31~18_combout\ = (\ReadRegister~combout\(0) & ((\Mux31~17\ & ((!\array_reg[15][0]~regout\))) # (!\Mux31~17\ & (!\array_reg[13][0]~regout\)))) # (!\ReadRegister~combout\(0) & (((\Mux31~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][0]~regout\,
	datab => \array_reg[15][0]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux31~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~18_combout\);

-- Location: LC_X8_Y12_N5
\Decoder0~27\ : maxii_lcell
-- Equation(s):
-- \Decoder0~27_combout\ = ((\Decoder0~18_combout\ & (\WriteRegister~combout\(3) & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~18_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~27_combout\);

-- Location: LC_X12_Y8_N0
\array_reg[11][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][0]~regout\ = DFFEAS((!\WriteData~combout\(0)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(0),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][0]~regout\);

-- Location: LC_X9_Y12_N5
\Decoder0~25\ : maxii_lcell
-- Equation(s):
-- \Decoder0~25_combout\ = ((\Decoder0~6_combout\ & (!\WriteRegister~combout\(4) & \WriteRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~6_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~25_combout\);

-- Location: LC_X17_Y8_N2
\array_reg[9][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][0]~regout\);

-- Location: LC_X9_Y11_N6
\Decoder0~26\ : maxii_lcell
-- Equation(s):
-- \Decoder0~26_combout\ = (\WriteRegister~combout\(3) & (((\Decoder0~14_combout\ & !\WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~14_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~26_combout\);

-- Location: LC_X13_Y11_N9
\array_reg[8][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~10\ = (\ReadRegister~combout\(1) & (\ReadRegister~combout\(0))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((!\array_reg[9][0]~regout\))) # (!\ReadRegister~combout\(0) & (array_reg[8][0]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(0),
	datad => \array_reg[9][0]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~10\,
	regout => \array_reg[8][0]~regout\);

-- Location: LC_X9_Y12_N8
\Decoder0~24\ : maxii_lcell
-- Equation(s):
-- \Decoder0~24_combout\ = (\Decoder0~2_combout\ & (((!\WriteRegister~combout\(4) & \WriteRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~24_combout\);

-- Location: LC_X13_Y11_N0
\array_reg[10][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~11\ = (\ReadRegister~combout\(1) & ((\Mux31~10\ & (!\array_reg[11][0]~regout\)) # (!\Mux31~10\ & ((array_reg[10][0]))))) # (!\ReadRegister~combout\(1) & (((\Mux31~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[11][0]~regout\,
	datac => \WriteData~combout\(0),
	datad => \Mux31~10\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~11\,
	regout => \array_reg[10][0]~regout\);

-- Location: LC_X9_Y12_N4
\Decoder0~33\ : maxii_lcell
-- Equation(s):
-- \Decoder0~33_combout\ = ((\Decoder0~6_combout\ & (!\WriteRegister~combout\(4) & !\WriteRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~6_combout\,
	datac => \WriteRegister~combout\(4),
	datad => \WriteRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~33_combout\);

-- Location: LC_X20_Y12_N4
\array_reg[1][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][0]~regout\ = DFFEAS((!\WriteData~combout\(0)), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(0),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][0]~regout\);

-- Location: LC_X9_Y11_N4
\Decoder0~34\ : maxii_lcell
-- Equation(s):
-- \Decoder0~34_combout\ = (!\WriteRegister~combout\(3) & (((\Decoder0~14_combout\ & !\WriteRegister~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WriteRegister~combout\(3),
	datac => \Decoder0~14_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~34_combout\);

-- Location: LC_X19_Y9_N2
\array_reg[0][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][0]~regout\);

-- Location: LC_X20_Y12_N5
\Mux31~14\ : maxii_lcell
-- Equation(s):
-- \Mux31~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[1][0]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[0][0]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[1][0]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[0][0]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~14_combout\);

-- Location: LC_X8_Y12_N1
\Decoder0~35\ : maxii_lcell
-- Equation(s):
-- \Decoder0~35_combout\ = ((\Decoder0~18_combout\ & (!\WriteRegister~combout\(3) & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~18_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~35_combout\);

-- Location: LC_X19_Y13_N5
\array_reg[3][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][0]~regout\);

-- Location: LC_X10_Y13_N9
\Decoder0~32\ : maxii_lcell
-- Equation(s):
-- \Decoder0~32_combout\ = ((!\WriteRegister~combout\(3) & (\Decoder0~2_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~2_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~32_combout\);

-- Location: LC_X20_Y12_N8
\array_reg[2][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~15\ = (\Mux31~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][0]~regout\))) # (!\Mux31~14_combout\ & (((array_reg[2][0] & \ReadRegister~combout\(1)))))
-- \array_reg[2][0]~regout\ = DFFEAS(\Mux31~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~32_combout\, \WriteData~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux31~14_combout\,
	datab => \array_reg[3][0]~regout\,
	datac => \WriteData~combout\(0),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~15\,
	regout => \array_reg[2][0]~regout\);

-- Location: LC_X10_Y12_N5
\Decoder0~28\ : maxii_lcell
-- Equation(s):
-- \Decoder0~28_combout\ = ((!\WriteRegister~combout\(3) & (\Decoder0~8_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~8_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~28_combout\);

-- Location: LC_X18_Y9_N4
\array_reg[5][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][0]~regout\ = DFFEAS((((!\WriteData~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(0),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][0]~regout\);

-- Location: LC_X10_Y12_N8
\Decoder0~30\ : maxii_lcell
-- Equation(s):
-- \Decoder0~30_combout\ = ((!\WriteRegister~combout\(3) & (\Decoder0~12_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~12_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~30_combout\);

-- Location: LC_X18_Y8_N0
\array_reg[4][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][0]~regout\ = DFFEAS((((\WriteData~combout\(0)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(0),
	aclr => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][0]~regout\);

-- Location: LC_X10_Y12_N3
\Decoder0~29\ : maxii_lcell
-- Equation(s):
-- \Decoder0~29_combout\ = ((!\WriteRegister~combout\(3) & (\Decoder0~0_combout\ & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WriteRegister~combout\(3),
	datac => \Decoder0~0_combout\,
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~29_combout\);

-- Location: LC_X18_Y9_N1
\array_reg[6][0]\ : maxii_lcell
-- Equation(s):
-- \Mux31~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[6][0]))) # (!\ReadRegister~combout\(1) & (\array_reg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][0]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(0),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~12\,
	regout => \array_reg[6][0]~regout\);

-- Location: LC_X9_Y11_N5
\Decoder0~31\ : maxii_lcell
-- Equation(s):
-- \Decoder0~31_combout\ = ((\Decoder0~20_combout\ & (!\WriteRegister~combout\(3) & !\WriteRegister~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Decoder0~20_combout\,
	datac => \WriteRegister~combout\(3),
	datad => \WriteRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Decoder0~31_combout\);

-- Location: LC_X19_Y11_N9
\array_reg[7][0]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][0]~regout\ = DFFEAS(((!\WriteData~combout\(0))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(0),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][0]~regout\);

-- Location: LC_X18_Y9_N0
\Mux31~13\ : maxii_lcell
-- Equation(s):
-- \Mux31~13_combout\ = (\Mux31~12\ & (((!\array_reg[7][0]~regout\) # (!\ReadRegister~combout\(0))))) # (!\Mux31~12\ & (!\array_reg[5][0]~regout\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1cdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][0]~regout\,
	datab => \Mux31~12\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[7][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~13_combout\);

-- Location: LC_X18_Y9_N9
\Mux31~16\ : maxii_lcell
-- Equation(s):
-- \Mux31~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((\Mux31~13_combout\))) # (!\ReadRegister~combout\(2) & (\Mux31~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~15\,
	datab => \Mux31~13_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~16_combout\);

-- Location: LC_X13_Y11_N2
\Mux31~19\ : maxii_lcell
-- Equation(s):
-- \Mux31~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux31~16_combout\ & (\Mux31~18_combout\)) # (!\Mux31~16_combout\ & ((\Mux31~11\))))) # (!\ReadRegister~combout\(3) & (((\Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux31~18_combout\,
	datac => \Mux31~11\,
	datad => \Mux31~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~19_combout\);

-- Location: LC_X13_Y11_N4
\Mux31~20\ : maxii_lcell
-- Equation(s):
-- \Mux31~20_combout\ = (\ReadRegister~combout\(4) & (((\Mux31~9_combout\)))) # (!\ReadRegister~combout\(4) & (((\Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(4),
	datac => \Mux31~9_combout\,
	datad => \Mux31~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux31~20_combout\);

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(1),
	combout => \WriteData~combout\(1));

-- Location: LC_X6_Y11_N7
\array_reg[17][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][1]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, \WriteData~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][1]~regout\);

-- Location: LC_X6_Y11_N2
\array_reg[25][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~0\ = (\ReadRegister~combout\(3) & (((array_reg[25][1]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[17][1]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[17][1]~regout\,
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~0\,
	regout => \array_reg[25][1]~regout\);

-- Location: LC_X13_Y10_N2
\array_reg[29][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][1]~regout\);

-- Location: LC_X5_Y10_N4
\array_reg[21][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~1\ = (\Mux30~0\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[29][1]~regout\))) # (!\Mux30~0\ & (((array_reg[21][1] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux30~0\,
	datab => \array_reg[29][1]~regout\,
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~1\,
	regout => \array_reg[21][1]~regout\);

-- Location: LC_X5_Y11_N5
\array_reg[31][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][1]~regout\);

-- Location: LC_X5_Y11_N3
\array_reg[27][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][1]~regout\);

-- Location: LC_X2_Y10_N4
\array_reg[19][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][1]~regout\);

-- Location: LC_X5_Y10_N1
\Mux30~7\ : maxii_lcell
-- Equation(s):
-- \Mux30~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][1]~regout\))) # (!\ReadRegister~combout\(3) & (((!\array_reg[19][1]~regout\ & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[27][1]~regout\,
	datac => \array_reg[19][1]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~7_combout\);

-- Location: LC_X5_Y10_N7
\array_reg[23][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][1]~regout\);

-- Location: LC_X5_Y10_N9
\Mux30~8\ : maxii_lcell
-- Equation(s):
-- \Mux30~8_combout\ = (\Mux30~7_combout\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][1]~regout\))) # (!\Mux30~7_combout\ & (((!\array_reg[23][1]~regout\ & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][1]~regout\,
	datab => \Mux30~7_combout\,
	datac => \array_reg[23][1]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~8_combout\);

-- Location: LC_X6_Y8_N5
\array_reg[22][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][1]~regout\);

-- Location: LC_X6_Y7_N4
\array_reg[18][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][1]~regout\ = DFFEAS(((!\WriteData~combout\(1))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][1]~regout\);

-- Location: LC_X6_Y7_N6
\Mux30~2\ : maxii_lcell
-- Equation(s):
-- \Mux30~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[22][1]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[22][1]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \array_reg[18][1]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~2_combout\);

-- Location: LC_X5_Y8_N6
\array_reg[26][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][1]~regout\);

-- Location: LC_X6_Y7_N1
\array_reg[30][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~3\ = (\Mux30~2_combout\ & (((array_reg[30][1]) # (!\ReadRegister~combout\(3))))) # (!\Mux30~2_combout\ & (!\array_reg[26][1]~regout\ & ((\ReadRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux30~2_combout\,
	datab => \array_reg[26][1]~regout\,
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~3\,
	regout => \array_reg[30][1]~regout\);

-- Location: LC_X3_Y7_N3
\array_reg[16][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][1]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][1]~regout\);

-- Location: LC_X3_Y7_N7
\array_reg[20][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][1]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][1]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~4\,
	regout => \array_reg[20][1]~regout\);

-- Location: LC_X3_Y11_N8
\array_reg[28][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][1]~regout\);

-- Location: LC_X3_Y11_N5
\array_reg[24][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~5\ = (\Mux30~4\ & (((!\array_reg[28][1]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux30~4\ & (\ReadRegister~combout\(3) & (array_reg[24][1])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux30~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(1),
	datad => \array_reg[28][1]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~5\,
	regout => \array_reg[24][1]~regout\);

-- Location: LC_X6_Y10_N9
\Mux30~6\ : maxii_lcell
-- Equation(s):
-- \Mux30~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux30~3\)) # (!\ReadRegister~combout\(1) & ((\Mux30~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~3\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \Mux30~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~6_combout\);

-- Location: LC_X5_Y10_N2
\Mux30~9\ : maxii_lcell
-- Equation(s):
-- \Mux30~9_combout\ = (\Mux30~6_combout\ & (((\Mux30~8_combout\) # (!\ReadRegister~combout\(0))))) # (!\Mux30~6_combout\ & (\Mux30~1\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~1\,
	datab => \Mux30~8_combout\,
	datac => \Mux30~6_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~9_combout\);

-- Location: LC_X18_Y8_N7
\array_reg[4][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][1]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][1]~regout\);

-- Location: LC_X18_Y9_N5
\array_reg[5][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][1]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][1]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][1]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~10\,
	regout => \array_reg[5][1]~regout\);

-- Location: LC_X18_Y8_N1
\array_reg[7][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][1]~regout\);

-- Location: LC_X18_Y9_N8
\array_reg[6][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][1]~regout\);

-- Location: LC_X18_Y9_N6
\Mux30~11\ : maxii_lcell
-- Equation(s):
-- \Mux30~11_combout\ = (\Mux30~10\ & (((!\array_reg[7][1]~regout\)) # (!\ReadRegister~combout\(1)))) # (!\Mux30~10\ & (\ReadRegister~combout\(1) & ((!\array_reg[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a6e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~10\,
	datab => \ReadRegister~combout\(1),
	datac => \array_reg[7][1]~regout\,
	datad => \array_reg[6][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~11_combout\);

-- Location: LC_X16_Y6_N2
\array_reg[12][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][1]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][1]~regout\);

-- Location: LC_X16_Y6_N3
\array_reg[13][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~17\ = (\ReadRegister~combout\(1) & (\ReadRegister~combout\(0))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (array_reg[13][1])) # (!\ReadRegister~combout\(0) & ((\array_reg[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(1),
	datad => \array_reg[12][1]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~17\,
	regout => \array_reg[13][1]~regout\);

-- Location: LC_X13_Y10_N9
\array_reg[15][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][1]~regout\);

-- Location: LC_X11_Y6_N5
\array_reg[14][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][1]~regout\);

-- Location: LC_X16_Y6_N4
\Mux30~18\ : maxii_lcell
-- Equation(s):
-- \Mux30~18_combout\ = (\Mux30~17\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[15][1]~regout\))) # (!\Mux30~17\ & (((!\array_reg[14][1]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~17\,
	datab => \array_reg[15][1]~regout\,
	datac => \array_reg[14][1]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~18_combout\);

-- Location: LC_X19_Y10_N3
\array_reg[11][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][1]~regout\ = DFFEAS((!\WriteData~combout\(1)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][1]~regout\);

-- Location: LC_X20_Y11_N4
\array_reg[10][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][1]~regout\ = DFFEAS(((!\WriteData~combout\(1))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][1]~regout\);

-- Location: LC_X20_Y11_N9
\array_reg[8][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][1]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][1])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[10][1]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~12\,
	regout => \array_reg[8][1]~regout\);

-- Location: LC_X19_Y10_N7
\array_reg[9][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~13\ = (\Mux30~12\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][1]~regout\))) # (!\Mux30~12\ & (((array_reg[9][1] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][1]~regout\,
	datab => \Mux30~12\,
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~13\,
	regout => \array_reg[9][1]~regout\);

-- Location: LC_X20_Y9_N8
\array_reg[3][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][1]~regout\ = DFFEAS(((!\WriteData~combout\(1))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(1),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][1]~regout\);

-- Location: LC_X20_Y8_N0
\array_reg[0][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][1]~regout\);

-- Location: LC_X20_Y8_N2
\array_reg[2][1]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][1]~regout\ = DFFEAS((((!\WriteData~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(1),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][1]~regout\);

-- Location: LC_X20_Y8_N7
\Mux30~14\ : maxii_lcell
-- Equation(s):
-- \Mux30~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[2][1]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[0][1]~regout\,
	datac => \array_reg[2][1]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~14_combout\);

-- Location: LC_X20_Y9_N3
\array_reg[1][1]\ : maxii_lcell
-- Equation(s):
-- \Mux30~15\ = (\Mux30~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][1]~regout\))) # (!\Mux30~14_combout\ & (((array_reg[1][1] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][1]~regout\,
	datab => \Mux30~14_combout\,
	datac => \WriteData~combout\(1),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~15\,
	regout => \array_reg[1][1]~regout\);

-- Location: LC_X18_Y9_N3
\Mux30~16\ : maxii_lcell
-- Equation(s):
-- \Mux30~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux30~13\)) # (!\ReadRegister~combout\(3) & ((\Mux30~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~13\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux30~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~16_combout\);

-- Location: LC_X18_Y9_N2
\Mux30~19\ : maxii_lcell
-- Equation(s):
-- \Mux30~19_combout\ = (\ReadRegister~combout\(2) & ((\Mux30~16_combout\ & ((\Mux30~18_combout\))) # (!\Mux30~16_combout\ & (\Mux30~11_combout\)))) # (!\ReadRegister~combout\(2) & (((\Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \Mux30~18_combout\,
	datad => \Mux30~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~19_combout\);

-- Location: LC_X5_Y10_N3
\Mux30~20\ : maxii_lcell
-- Equation(s):
-- \Mux30~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux30~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux30~9_combout\,
	datac => \Mux30~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux30~20_combout\);

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(2),
	combout => \WriteData~combout\(2));

-- Location: LC_X12_Y8_N5
\array_reg[11][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][2]~regout\);

-- Location: LC_X12_Y7_N9
\array_reg[8][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][2]~regout\);

-- Location: LC_X12_Y7_N4
\array_reg[9][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][2]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][2]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[8][2]~regout\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~10\,
	regout => \array_reg[9][2]~regout\);

-- Location: LC_X13_Y7_N0
\array_reg[10][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~11\ = (\Mux29~10\ & ((\array_reg[11][2]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux29~10\ & (((array_reg[10][2] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][2]~regout\,
	datab => \Mux29~10\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~11\,
	regout => \array_reg[10][2]~regout\);

-- Location: LC_X12_Y4_N1
\array_reg[13][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][2]~regout\);

-- Location: LC_X12_Y4_N6
\array_reg[15][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][2]~regout\);

-- Location: LC_X13_Y4_N3
\array_reg[14][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][2]~regout\);

-- Location: LC_X13_Y4_N2
\array_reg[12][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][2]~regout\);

-- Location: LC_X13_Y4_N5
\Mux29~17\ : maxii_lcell
-- Equation(s):
-- \Mux29~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][2]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][2]~regout\,
	datab => \array_reg[12][2]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~17_combout\);

-- Location: LC_X12_Y4_N0
\Mux29~18\ : maxii_lcell
-- Equation(s):
-- \Mux29~18_combout\ = (\ReadRegister~combout\(0) & ((\Mux29~17_combout\ & ((!\array_reg[15][2]~regout\))) # (!\Mux29~17_combout\ & (!\array_reg[13][2]~regout\)))) # (!\ReadRegister~combout\(0) & (((\Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[13][2]~regout\,
	datac => \array_reg[15][2]~regout\,
	datad => \Mux29~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~18_combout\);

-- Location: LC_X15_Y11_N3
\array_reg[5][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][2]~regout\);

-- Location: LC_X14_Y8_N4
\array_reg[7][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][2]~regout\);

-- Location: LC_X15_Y8_N9
\array_reg[6][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][2]~regout\);

-- Location: LC_X15_Y8_N7
\array_reg[4][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][2]~regout\);

-- Location: LC_X15_Y8_N5
\Mux29~12\ : maxii_lcell
-- Equation(s):
-- \Mux29~12_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))) # (!\array_reg[6][2]~regout\))) # (!\ReadRegister~combout\(1) & (((!\array_reg[4][2]~regout\ & !\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[6][2]~regout\,
	datac => \array_reg[4][2]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~12_combout\);

-- Location: LC_X15_Y8_N6
\Mux29~13\ : maxii_lcell
-- Equation(s):
-- \Mux29~13_combout\ = (\Mux29~12_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][2]~regout\)))) # (!\Mux29~12_combout\ & (!\array_reg[5][2]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][2]~regout\,
	datab => \array_reg[7][2]~regout\,
	datac => \Mux29~12_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~13_combout\);

-- Location: LC_X10_Y4_N5
\array_reg[0][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][2]~regout\);

-- Location: LC_X10_Y4_N1
\array_reg[1][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~14\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[1][2])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(2),
	datad => \array_reg[0][2]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~14\,
	regout => \array_reg[1][2]~regout\);

-- Location: LC_X14_Y10_N7
\array_reg[2][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~32_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][2]~regout\);

-- Location: LC_X17_Y7_N7
\array_reg[3][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~15\ = (\Mux29~14\ & (((array_reg[3][2]) # (!\ReadRegister~combout\(1))))) # (!\Mux29~14\ & (\array_reg[2][2]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux29~14\,
	datab => \array_reg[2][2]~regout\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~15\,
	regout => \array_reg[3][2]~regout\);

-- Location: LC_X15_Y8_N3
\Mux29~16\ : maxii_lcell
-- Equation(s):
-- \Mux29~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (\Mux29~13_combout\)) # (!\ReadRegister~combout\(2) & ((\Mux29~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~13_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \Mux29~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~16_combout\);

-- Location: LC_X15_Y8_N2
\Mux29~19\ : maxii_lcell
-- Equation(s):
-- \Mux29~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux29~16_combout\ & ((\Mux29~18_combout\))) # (!\Mux29~16_combout\ & (\Mux29~11\)))) # (!\ReadRegister~combout\(3) & (((\Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~11\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux29~18_combout\,
	datad => \Mux29~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~19_combout\);

-- Location: LC_X11_Y10_N4
\array_reg[22][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][2]~regout\);

-- Location: LC_X11_Y10_N7
\array_reg[30][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][2]~regout\);

-- Location: LC_X11_Y11_N2
\array_reg[18][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][2]~regout\ = DFFEAS((((\WriteData~combout\(2)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(2),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][2]~regout\);

-- Location: LC_X11_Y11_N5
\array_reg[26][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][2])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(2),
	datad => \array_reg[18][2]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~0\,
	regout => \array_reg[26][2]~regout\);

-- Location: LC_X11_Y10_N9
\Mux29~1\ : maxii_lcell
-- Equation(s):
-- \Mux29~1_combout\ = (\ReadRegister~combout\(2) & ((\Mux29~0\ & ((!\array_reg[30][2]~regout\))) # (!\Mux29~0\ & (!\array_reg[22][2]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux29~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[22][2]~regout\,
	datab => \array_reg[30][2]~regout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux29~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~1_combout\);

-- Location: LC_X9_Y8_N3
\array_reg[29][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][2]~regout\);

-- Location: LC_X9_Y5_N7
\array_reg[21][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][2]~regout\ = DFFEAS((!\WriteData~combout\(2)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(2),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][2]~regout\);

-- Location: LC_X9_Y5_N0
\array_reg[17][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][2]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[17][2])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[21][2]~regout\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~2\,
	regout => \array_reg[17][2]~regout\);

-- Location: LC_X9_Y8_N5
\array_reg[25][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~3\ = (\Mux29~2\ & ((\array_reg[29][2]~regout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux29~2\ & (((array_reg[25][2] & \ReadRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][2]~regout\,
	datab => \Mux29~2\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~3\,
	regout => \array_reg[25][2]~regout\);

-- Location: LC_X3_Y6_N0
\array_reg[20][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][2]~regout\);

-- Location: LC_X9_Y9_N3
\array_reg[16][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][2]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][2]~regout\);

-- Location: LC_X8_Y7_N2
\array_reg[24][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][2]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][2]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][2]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~4\,
	regout => \array_reg[24][2]~regout\);

-- Location: LC_X8_Y7_N1
\array_reg[28][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~5\ = (\Mux29~4\ & (((array_reg[28][2]) # (!\ReadRegister~combout\(2))))) # (!\Mux29~4\ & (!\array_reg[20][2]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[20][2]~regout\,
	datab => \Mux29~4\,
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~5\,
	regout => \array_reg[28][2]~regout\);

-- Location: LC_X9_Y7_N2
\Mux29~6\ : maxii_lcell
-- Equation(s):
-- \Mux29~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux29~3\)) # (!\ReadRegister~combout\(0) & ((\Mux29~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux29~3\,
	datac => \Mux29~5\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~6_combout\);

-- Location: LC_X2_Y9_N8
\array_reg[31][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][2]~regout\);

-- Location: LC_X2_Y9_N0
\array_reg[23][2]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][2]~regout\ = DFFEAS((((!\WriteData~combout\(2)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(2),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][2]~regout\);

-- Location: LC_X3_Y9_N0
\array_reg[19][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][2]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[19][2])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[23][2]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(2),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~7\,
	regout => \array_reg[19][2]~regout\);

-- Location: LC_X3_Y9_N5
\array_reg[27][2]\ : maxii_lcell
-- Equation(s):
-- \Mux29~8\ = (\ReadRegister~combout\(3) & ((\Mux29~7\ & (!\array_reg[31][2]~regout\)) # (!\Mux29~7\ & ((array_reg[27][2]))))) # (!\ReadRegister~combout\(3) & (((\Mux29~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][2]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(2),
	datad => \Mux29~7\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~8\,
	regout => \array_reg[27][2]~regout\);

-- Location: LC_X10_Y8_N1
\Mux29~9\ : maxii_lcell
-- Equation(s):
-- \Mux29~9_combout\ = (\Mux29~6_combout\ & (((\Mux29~8\) # (!\ReadRegister~combout\(1))))) # (!\Mux29~6_combout\ & (\Mux29~1_combout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux29~6_combout\,
	datac => \Mux29~8\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~9_combout\);

-- Location: LC_X15_Y8_N8
\Mux29~20\ : maxii_lcell
-- Equation(s):
-- \Mux29~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux29~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux29~19_combout\,
	datac => \Mux29~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux29~20_combout\);

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(3),
	combout => \WriteData~combout\(3));

-- Location: LC_X2_Y9_N4
\array_reg[31][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][3]~regout\ = DFFEAS((!\WriteData~combout\(3)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][3]~regout\);

-- Location: LC_X3_Y9_N4
\array_reg[27][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][3]~regout\);

-- Location: LC_X3_Y9_N8
\array_reg[19][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][3]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[19][3] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[27][3]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~7\,
	regout => \array_reg[19][3]~regout\);

-- Location: LC_X2_Y9_N3
\array_reg[23][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~8\ = (\Mux28~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][3]~regout\))) # (!\Mux28~7\ & (((array_reg[23][3] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][3]~regout\,
	datab => \Mux28~7\,
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~8\,
	regout => \array_reg[23][3]~regout\);

-- Location: LC_X6_Y5_N6
\array_reg[16][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][3]~regout\ = DFFEAS((((\WriteData~combout\(3)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(3),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][3]~regout\);

-- Location: LC_X4_Y6_N2
\array_reg[20][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~4\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((array_reg[20][3])))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((\array_reg[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \array_reg[16][3]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~4\,
	regout => \array_reg[20][3]~regout\);

-- Location: LC_X4_Y7_N3
\array_reg[24][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][3]~regout\ = DFFEAS((((!\WriteData~combout\(3)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(3),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][3]~regout\);

-- Location: LC_X4_Y7_N7
\array_reg[28][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~5\ = (\Mux28~4\ & (((array_reg[28][3])) # (!\ReadRegister~combout\(3)))) # (!\Mux28~4\ & (\ReadRegister~combout\(3) & ((!\array_reg[24][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux28~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \array_reg[24][3]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~5\,
	regout => \array_reg[28][3]~regout\);

-- Location: LC_X4_Y5_N8
\array_reg[18][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][3]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][3]~regout\);

-- Location: LC_X4_Y5_N0
\array_reg[22][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][3]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][3]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~2\,
	regout => \array_reg[22][3]~regout\);

-- Location: LC_X5_Y5_N9
\array_reg[26][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][3]~regout\ = DFFEAS((((!\WriteData~combout\(3)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(3),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][3]~regout\);

-- Location: LC_X5_Y5_N7
\array_reg[30][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~3\ = (\Mux28~2\ & (((array_reg[30][3])) # (!\ReadRegister~combout\(3)))) # (!\Mux28~2\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux28~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \array_reg[26][3]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~3\,
	regout => \array_reg[30][3]~regout\);

-- Location: LC_X4_Y7_N9
\Mux28~6\ : maxii_lcell
-- Equation(s):
-- \Mux28~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux28~3\))) # (!\ReadRegister~combout\(1) & (\Mux28~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux28~5\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux28~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~6_combout\);

-- Location: LC_X7_Y7_N7
\array_reg[29][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][3]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][3]~regout\);

-- Location: LC_X10_Y8_N9
\array_reg[25][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][3]~regout\);

-- Location: LC_X12_Y8_N7
\array_reg[17][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~0\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[25][3]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[17][3] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[25][3]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~0\,
	regout => \array_reg[17][3]~regout\);

-- Location: LC_X7_Y7_N2
\array_reg[21][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~1\ = (\ReadRegister~combout\(2) & ((\Mux28~0\ & (\array_reg[29][3]~regout\)) # (!\Mux28~0\ & ((array_reg[21][3]))))) # (!\ReadRegister~combout\(2) & (((\Mux28~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[29][3]~regout\,
	datac => \WriteData~combout\(3),
	datad => \Mux28~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~1\,
	regout => \array_reg[21][3]~regout\);

-- Location: LC_X4_Y7_N0
\Mux28~9\ : maxii_lcell
-- Equation(s):
-- \Mux28~9_combout\ = (\Mux28~6_combout\ & ((\Mux28~8\) # ((!\ReadRegister~combout\(0))))) # (!\Mux28~6_combout\ & (((\ReadRegister~combout\(0) & \Mux28~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~8\,
	datab => \Mux28~6_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux28~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~9_combout\);

-- Location: LC_X14_Y4_N2
\array_reg[12][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][3]~regout\ = DFFEAS((!\WriteData~combout\(3)), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][3]~regout\);

-- Location: LC_X14_Y4_N4
\array_reg[13][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][3]~regout\ = DFFEAS((!\WriteData~combout\(3)), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][3]~regout\);

-- Location: LC_X14_Y4_N5
\Mux28~17\ : maxii_lcell
-- Equation(s):
-- \Mux28~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[13][3]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[12][3]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[12][3]~regout\,
	datac => \array_reg[13][3]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~17_combout\);

-- Location: LC_X15_Y7_N0
\array_reg[15][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][3]~regout\);

-- Location: LC_X15_Y7_N7
\array_reg[14][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][3]~regout\);

-- Location: LC_X15_Y7_N3
\Mux28~18\ : maxii_lcell
-- Equation(s):
-- \Mux28~18_combout\ = (\Mux28~17_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[15][3]~regout\))) # (!\Mux28~17_combout\ & (((!\array_reg[14][3]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~17_combout\,
	datab => \array_reg[15][3]~regout\,
	datac => \array_reg[14][3]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~18_combout\);

-- Location: LC_X14_Y7_N7
\array_reg[10][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][3]~regout\);

-- Location: LC_X14_Y7_N4
\array_reg[8][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][3]~regout\ = DFFEAS(((!\WriteData~combout\(3))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][3]~regout\);

-- Location: LC_X14_Y7_N8
\Mux28~12\ : maxii_lcell
-- Equation(s):
-- \Mux28~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][3]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][3]~regout\,
	datac => \array_reg[8][3]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~12_combout\);

-- Location: LC_X12_Y8_N8
\array_reg[11][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][3]~regout\ = DFFEAS((!\WriteData~combout\(3)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][3]~regout\);

-- Location: LC_X12_Y7_N2
\array_reg[9][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][3]~regout\ = DFFEAS((((!\WriteData~combout\(3)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(3),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][3]~regout\);

-- Location: LC_X14_Y7_N6
\Mux28~13\ : maxii_lcell
-- Equation(s):
-- \Mux28~13_combout\ = (\Mux28~12_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][3]~regout\))) # (!\Mux28~12_combout\ & (((\ReadRegister~combout\(0) & !\array_reg[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a7a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~12_combout\,
	datab => \array_reg[11][3]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[9][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~13_combout\);

-- Location: LC_X17_Y9_N4
\array_reg[3][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][3]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][3]~regout\);

-- Location: LC_X19_Y4_N5
\array_reg[0][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][3]~regout\ = DFFEAS((!\WriteData~combout\(3)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(3),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][3]~regout\);

-- Location: LC_X19_Y4_N3
\array_reg[2][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~14\ = (\ReadRegister~combout\(1) & (((array_reg[2][3]) # (\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][3]~regout\ & ((!\ReadRegister~combout\(0)))))
-- \array_reg[2][3]~regout\ = DFFEAS(\Mux28~14\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~32_combout\, \WriteData~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccd1",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][3]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~14\,
	regout => \array_reg[2][3]~regout\);

-- Location: LC_X17_Y9_N7
\array_reg[1][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~15\ = (\Mux28~14\ & ((\array_reg[3][3]~regout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux28~14\ & (((array_reg[1][3] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][3]~regout\,
	datab => \Mux28~14\,
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~15\,
	regout => \array_reg[1][3]~regout\);

-- Location: LC_X14_Y7_N2
\Mux28~16\ : maxii_lcell
-- Equation(s):
-- \Mux28~16_combout\ = (\ReadRegister~combout\(3) & ((\Mux28~13_combout\) # ((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (((!\ReadRegister~combout\(2) & \Mux28~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~13_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \Mux28~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~16_combout\);

-- Location: LC_X18_Y4_N1
\array_reg[4][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][3]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][3]~regout\);

-- Location: LC_X18_Y5_N5
\array_reg[5][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][3]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][3]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][3]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~10\,
	regout => \array_reg[5][3]~regout\);

-- Location: LC_X18_Y5_N6
\array_reg[7][3]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][3]~regout\ = DFFEAS((((\WriteData~combout\(3)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(3),
	aclr => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][3]~regout\);

-- Location: LC_X18_Y4_N3
\array_reg[6][3]\ : maxii_lcell
-- Equation(s):
-- \Mux28~11\ = (\Mux28~10\ & ((\array_reg[7][3]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux28~10\ & (((array_reg[6][3] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux28~10\,
	datab => \array_reg[7][3]~regout\,
	datac => \WriteData~combout\(3),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~11\,
	regout => \array_reg[6][3]~regout\);

-- Location: LC_X14_Y7_N9
\Mux28~19\ : maxii_lcell
-- Equation(s):
-- \Mux28~19_combout\ = (\Mux28~16_combout\ & ((\Mux28~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux28~16_combout\ & (((\ReadRegister~combout\(2) & \Mux28~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~18_combout\,
	datab => \Mux28~16_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux28~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~19_combout\);

-- Location: LC_X5_Y7_N5
\Mux28~20\ : maxii_lcell
-- Equation(s):
-- \Mux28~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux28~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~9_combout\,
	datab => \Mux28~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux28~20_combout\);

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(4),
	combout => \WriteData~combout\(4));

-- Location: LC_X17_Y10_N0
\array_reg[9][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][4]~regout\);

-- Location: LC_X16_Y10_N6
\array_reg[8][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~10\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[9][4]~regout\))) # (!\ReadRegister~combout\(0) & (((array_reg[8][4] & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][4]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(4),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~10\,
	regout => \array_reg[8][4]~regout\);

-- Location: LC_X17_Y11_N6
\array_reg[11][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][4]~regout\ = DFFEAS((!\WriteData~combout\(4)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(4),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][4]~regout\);

-- Location: LC_X16_Y10_N0
\array_reg[10][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~11\ = (\Mux27~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][4]~regout\))) # (!\Mux27~10\ & (((array_reg[10][4] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux27~10\,
	datab => \array_reg[11][4]~regout\,
	datac => \WriteData~combout\(4),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~11\,
	regout => \array_reg[10][4]~regout\);

-- Location: LC_X16_Y13_N8
\array_reg[13][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][4]~regout\);

-- Location: LC_X17_Y13_N8
\array_reg[15][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][4]~regout\);

-- Location: LC_X14_Y13_N4
\array_reg[12][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][4]~regout\ = DFFEAS((((\WriteData~combout\(4)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(4),
	aclr => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][4]~regout\);

-- Location: LC_X16_Y13_N3
\array_reg[14][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~17\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (array_reg[14][4])) # (!\ReadRegister~combout\(1) & ((\array_reg[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(4),
	datad => \array_reg[12][4]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~17\,
	regout => \array_reg[14][4]~regout\);

-- Location: LC_X16_Y13_N7
\Mux27~18\ : maxii_lcell
-- Equation(s):
-- \Mux27~18_combout\ = (\ReadRegister~combout\(0) & ((\Mux27~17\ & ((!\array_reg[15][4]~regout\))) # (!\Mux27~17\ & (!\array_reg[13][4]~regout\)))) # (!\ReadRegister~combout\(0) & (((\Mux27~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][4]~regout\,
	datab => \array_reg[15][4]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux27~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~18_combout\);

-- Location: LC_X17_Y12_N3
\array_reg[3][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][4]~regout\ = DFFEAS((!\WriteData~combout\(4)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(4),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][4]~regout\);

-- Location: LC_X17_Y13_N5
\array_reg[0][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][4]~regout\);

-- Location: LC_X12_Y13_N5
\array_reg[1][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][4]~regout\);

-- Location: LC_X17_Y12_N0
\Mux27~14\ : maxii_lcell
-- Equation(s):
-- \Mux27~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[1][4]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[0][4]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[0][4]~regout\,
	datac => \array_reg[1][4]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~14_combout\);

-- Location: LC_X17_Y12_N2
\array_reg[2][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~15\ = (\Mux27~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][4]~regout\))) # (!\Mux27~14_combout\ & (((array_reg[2][4] & \ReadRegister~combout\(1)))))
-- \array_reg[2][4]~regout\ = DFFEAS(\Mux27~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~32_combout\, \WriteData~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][4]~regout\,
	datab => \Mux27~14_combout\,
	datac => \WriteData~combout\(4),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~15\,
	regout => \array_reg[2][4]~regout\);

-- Location: LC_X14_Y12_N5
\array_reg[4][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][4]~regout\ = DFFEAS((((\WriteData~combout\(4)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(4),
	aclr => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][4]~regout\);

-- Location: LC_X18_Y11_N8
\array_reg[6][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[6][4]))) # (!\ReadRegister~combout\(1) & (\array_reg[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][4]~regout\,
	datac => \WriteData~combout\(4),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~12\,
	regout => \array_reg[6][4]~regout\);

-- Location: LC_X19_Y11_N8
\array_reg[7][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][4]~regout\);

-- Location: LC_X18_Y11_N5
\array_reg[5][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][4]~regout\ = DFFEAS((!\WriteData~combout\(4)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(4),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][4]~regout\);

-- Location: LC_X18_Y11_N1
\Mux27~13\ : maxii_lcell
-- Equation(s):
-- \Mux27~13_combout\ = (\Mux27~12\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[7][4]~regout\))) # (!\Mux27~12\ & (((!\array_reg[5][4]~regout\ & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~12\,
	datab => \array_reg[7][4]~regout\,
	datac => \array_reg[5][4]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~13_combout\);

-- Location: LC_X17_Y11_N3
\Mux27~16\ : maxii_lcell
-- Equation(s):
-- \Mux27~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (\Mux27~13_combout\)))) # (!\ReadRegister~combout\(2) & (\Mux27~15\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux27~15\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux27~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~16_combout\);

-- Location: LC_X17_Y11_N2
\Mux27~19\ : maxii_lcell
-- Equation(s):
-- \Mux27~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux27~16_combout\ & ((\Mux27~18_combout\))) # (!\Mux27~16_combout\ & (\Mux27~11\)))) # (!\ReadRegister~combout\(3) & (((\Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~11\,
	datab => \Mux27~18_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux27~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~19_combout\);

-- Location: LC_X11_Y10_N1
\array_reg[30][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][4]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(4),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][4]~regout\);

-- Location: LC_X11_Y9_N3
\array_reg[18][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][4]~regout\ = DFFEAS((((\WriteData~combout\(4)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(4),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][4]~regout\);

-- Location: LC_X11_Y9_N5
\array_reg[26][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][4])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(4),
	datad => \array_reg[18][4]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~0\,
	regout => \array_reg[26][4]~regout\);

-- Location: LC_X11_Y10_N2
\array_reg[22][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~1\ = (\ReadRegister~combout\(2) & ((\Mux27~0\ & (\array_reg[30][4]~regout\)) # (!\Mux27~0\ & ((array_reg[22][4]))))) # (!\ReadRegister~combout\(2) & (((\Mux27~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[30][4]~regout\,
	datac => \WriteData~combout\(4),
	datad => \Mux27~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~1\,
	regout => \array_reg[22][4]~regout\);

-- Location: LC_X12_Y11_N8
\array_reg[25][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][4]~regout\ = DFFEAS(((!\WriteData~combout\(4))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(4),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][4]~regout\);

-- Location: LC_X9_Y10_N9
\array_reg[21][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][4]~regout\);

-- Location: LC_X9_Y10_N3
\array_reg[17][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][4]~regout\);

-- Location: LC_X9_Y10_N0
\Mux27~2\ : maxii_lcell
-- Equation(s):
-- \Mux27~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))) # (!\array_reg[21][4]~regout\))) # (!\ReadRegister~combout\(2) & (((!\ReadRegister~combout\(3) & !\array_reg[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2a7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[21][4]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[17][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~2_combout\);

-- Location: LC_X13_Y10_N7
\array_reg[29][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][4]~regout\);

-- Location: LC_X9_Y10_N6
\Mux27~3\ : maxii_lcell
-- Equation(s):
-- \Mux27~3_combout\ = (\Mux27~2_combout\ & (((!\array_reg[29][4]~regout\) # (!\ReadRegister~combout\(3))))) # (!\Mux27~2_combout\ & (!\array_reg[25][4]~regout\ & (\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1cdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[25][4]~regout\,
	datab => \Mux27~2_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[29][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~3_combout\);

-- Location: LC_X9_Y9_N1
\array_reg[16][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][4]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(4),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][4]~regout\);

-- Location: LC_X9_Y9_N8
\array_reg[24][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][4])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(4),
	datad => \array_reg[16][4]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~4\,
	regout => \array_reg[24][4]~regout\);

-- Location: LC_X8_Y10_N9
\array_reg[28][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][4]~regout\ = DFFEAS((!\WriteData~combout\(4)), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(4),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][4]~regout\);

-- Location: LC_X8_Y10_N1
\array_reg[20][4]\ : maxii_lcell
-- Equation(s):
-- \Mux27~5\ = (\Mux27~4\ & (((!\array_reg[28][4]~regout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux27~4\ & (\ReadRegister~combout\(2) & (array_reg[20][4])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux27~4\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(4),
	datad => \array_reg[28][4]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~5\,
	regout => \array_reg[20][4]~regout\);

-- Location: LC_X9_Y10_N2
\Mux27~6\ : maxii_lcell
-- Equation(s):
-- \Mux27~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux27~3_combout\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((\Mux27~5\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~3_combout\,
	datab => \ReadRegister~combout\(0),
	datac => \Mux27~5\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~6_combout\);

-- Location: LC_X5_Y11_N7
\array_reg[27][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][4]~regout\);

-- Location: LC_X5_Y11_N0
\array_reg[31][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][4]~regout\);

-- Location: LC_X6_Y12_N8
\array_reg[23][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][4]~regout\);

-- Location: LC_X6_Y12_N2
\array_reg[19][4]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][4]~regout\ = DFFEAS((((!\WriteData~combout\(4)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(4),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][4]~regout\);

-- Location: LC_X6_Y12_N6
\Mux27~7\ : maxii_lcell
-- Equation(s):
-- \Mux27~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][4]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][4]~regout\,
	datab => \array_reg[19][4]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~7_combout\);

-- Location: LC_X5_Y11_N8
\Mux27~8\ : maxii_lcell
-- Equation(s):
-- \Mux27~8_combout\ = (\ReadRegister~combout\(3) & ((\Mux27~7_combout\ & ((!\array_reg[31][4]~regout\))) # (!\Mux27~7_combout\ & (!\array_reg[27][4]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[27][4]~regout\,
	datac => \array_reg[31][4]~regout\,
	datad => \Mux27~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~8_combout\);

-- Location: LC_X9_Y10_N4
\Mux27~9\ : maxii_lcell
-- Equation(s):
-- \Mux27~9_combout\ = (\Mux27~6_combout\ & (((\Mux27~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux27~6_combout\ & (\Mux27~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~1\,
	datab => \Mux27~6_combout\,
	datac => \Mux27~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~9_combout\);

-- Location: LC_X17_Y11_N5
\Mux27~20\ : maxii_lcell
-- Equation(s):
-- \Mux27~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux27~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux27~19_combout\,
	datac => \Mux27~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux27~20_combout\);

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[5]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(5),
	combout => \WriteData~combout\(5));

-- Location: LC_X17_Y9_N3
\array_reg[3][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][5]~regout\);

-- Location: LC_X20_Y8_N3
\array_reg[0][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][5]~regout\);

-- Location: LC_X20_Y8_N9
\array_reg[2][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][5]~regout\);

-- Location: LC_X20_Y8_N5
\Mux26~14\ : maxii_lcell
-- Equation(s):
-- \Mux26~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[2][5]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[0][5]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[2][5]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~14_combout\);

-- Location: LC_X17_Y9_N5
\array_reg[1][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~15\ = (\Mux26~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][5]~regout\))) # (!\Mux26~14_combout\ & (((array_reg[1][5] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][5]~regout\,
	datab => \Mux26~14_combout\,
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~15\,
	regout => \array_reg[1][5]~regout\);

-- Location: LC_X19_Y10_N6
\array_reg[11][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][5]~regout\);

-- Location: LC_X20_Y11_N6
\array_reg[10][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][5]~regout\);

-- Location: LC_X20_Y11_N3
\array_reg[8][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][5]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][5])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[10][5]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~12\,
	regout => \array_reg[8][5]~regout\);

-- Location: LC_X19_Y10_N0
\array_reg[9][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~13\ = (\Mux26~12\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][5]~regout\))) # (!\Mux26~12\ & (((array_reg[9][5] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][5]~regout\,
	datab => \Mux26~12\,
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~13\,
	regout => \array_reg[9][5]~regout\);

-- Location: LC_X17_Y7_N6
\Mux26~16\ : maxii_lcell
-- Equation(s):
-- \Mux26~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((\Mux26~13\))) # (!\ReadRegister~combout\(3) & (\Mux26~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux26~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~16_combout\);

-- Location: LC_X15_Y10_N1
\array_reg[12][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][5]~regout\ = DFFEAS((((\WriteData~combout\(5)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(5),
	aclr => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][5]~regout\);

-- Location: LC_X15_Y10_N2
\array_reg[13][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][5]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][5]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[12][5]~regout\,
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~17\,
	regout => \array_reg[13][5]~regout\);

-- Location: LC_X15_Y7_N9
\array_reg[14][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][5]~regout\);

-- Location: LC_X15_Y7_N6
\array_reg[15][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][5]~regout\);

-- Location: LC_X15_Y7_N1
\Mux26~18\ : maxii_lcell
-- Equation(s):
-- \Mux26~18_combout\ = (\Mux26~17\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][5]~regout\)))) # (!\Mux26~17\ & (!\array_reg[14][5]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~17\,
	datab => \array_reg[14][5]~regout\,
	datac => \array_reg[15][5]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~18_combout\);

-- Location: LC_X18_Y9_N7
\array_reg[6][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][5]~regout\);

-- Location: LC_X16_Y3_N9
\array_reg[4][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][5]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(5),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][5]~regout\);

-- Location: LC_X18_Y5_N9
\array_reg[5][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][5]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][5]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][5]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~10\,
	regout => \array_reg[5][5]~regout\);

-- Location: LC_X18_Y5_N0
\array_reg[7][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][5]~regout\ = DFFEAS(((!\WriteData~combout\(5))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][5]~regout\);

-- Location: LC_X18_Y5_N7
\Mux26~11\ : maxii_lcell
-- Equation(s):
-- \Mux26~11_combout\ = (\Mux26~10\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[7][5]~regout\)))) # (!\Mux26~10\ & (!\array_reg[6][5]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[6][5]~regout\,
	datab => \Mux26~10\,
	datac => \array_reg[7][5]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~11_combout\);

-- Location: LC_X17_Y7_N2
\Mux26~19\ : maxii_lcell
-- Equation(s):
-- \Mux26~19_combout\ = (\Mux26~16_combout\ & ((\Mux26~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux26~16_combout\ & (((\ReadRegister~combout\(2) & \Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~16_combout\,
	datab => \Mux26~18_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux26~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~19_combout\);

-- Location: LC_X4_Y12_N8
\array_reg[29][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][5]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(5),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][5]~regout\);

-- Location: LC_X6_Y11_N9
\array_reg[17][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][5]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, \WriteData~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(5),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][5]~regout\);

-- Location: LC_X6_Y11_N8
\array_reg[25][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~0\ = (\ReadRegister~combout\(3) & (((array_reg[25][5]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[17][5]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[17][5]~regout\,
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~0\,
	regout => \array_reg[25][5]~regout\);

-- Location: LC_X4_Y12_N3
\array_reg[21][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~1\ = (\Mux26~0\ & ((\array_reg[29][5]~regout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux26~0\ & (((array_reg[21][5] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][5]~regout\,
	datab => \Mux26~0\,
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~1\,
	regout => \array_reg[21][5]~regout\);

-- Location: LC_X2_Y9_N6
\array_reg[23][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][5]~regout\);

-- Location: LC_X4_Y10_N9
\array_reg[27][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][5]~regout\);

-- Location: LC_X2_Y10_N6
\array_reg[19][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][5]~regout\);

-- Location: LC_X2_Y9_N2
\Mux26~7\ : maxii_lcell
-- Equation(s):
-- \Mux26~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][5]~regout\))) # (!\ReadRegister~combout\(3) & (((!\array_reg[19][5]~regout\ & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][5]~regout\,
	datab => \array_reg[19][5]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~7_combout\);

-- Location: LC_X2_Y9_N7
\array_reg[31][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][5]~regout\);

-- Location: LC_X2_Y9_N5
\Mux26~8\ : maxii_lcell
-- Equation(s):
-- \Mux26~8_combout\ = (\Mux26~7_combout\ & (((!\ReadRegister~combout\(2)) # (!\array_reg[31][5]~regout\)))) # (!\Mux26~7_combout\ & (!\array_reg[23][5]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][5]~regout\,
	datab => \Mux26~7_combout\,
	datac => \array_reg[31][5]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~8_combout\);

-- Location: LC_X4_Y10_N6
\array_reg[16][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][5]~regout\ = DFFEAS((((\WriteData~combout\(5)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(5),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][5]~regout\);

-- Location: LC_X5_Y9_N5
\array_reg[20][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][5]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][5]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(5),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~4\,
	regout => \array_reg[20][5]~regout\);

-- Location: LC_X7_Y8_N8
\array_reg[28][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][5]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(5),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][5]~regout\);

-- Location: LC_X7_Y8_N7
\array_reg[24][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~5\ = (\Mux26~4\ & (((\array_reg[28][5]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux26~4\ & (\ReadRegister~combout\(3) & (array_reg[24][5])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux26~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(5),
	datad => \array_reg[28][5]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~5\,
	regout => \array_reg[24][5]~regout\);

-- Location: LC_X8_Y8_N8
\array_reg[22][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][5]~regout\);

-- Location: LC_X6_Y7_N3
\array_reg[18][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][5]~regout\ = DFFEAS((!\WriteData~combout\(5)), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(5),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][5]~regout\);

-- Location: LC_X6_Y7_N8
\Mux26~2\ : maxii_lcell
-- Equation(s):
-- \Mux26~2_combout\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((!\array_reg[22][5]~regout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((!\array_reg[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8a9b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \array_reg[22][5]~regout\,
	datad => \array_reg[18][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~2_combout\);

-- Location: LC_X2_Y6_N4
\array_reg[26][5]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][5]~regout\ = DFFEAS((((!\WriteData~combout\(5)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(5),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][5]~regout\);

-- Location: LC_X6_Y7_N5
\array_reg[30][5]\ : maxii_lcell
-- Equation(s):
-- \Mux26~3\ = (\Mux26~2_combout\ & (((array_reg[30][5])) # (!\ReadRegister~combout\(3)))) # (!\Mux26~2_combout\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux26~2_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(5),
	datad => \array_reg[26][5]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~3\,
	regout => \array_reg[30][5]~regout\);

-- Location: LC_X7_Y8_N2
\Mux26~6\ : maxii_lcell
-- Equation(s):
-- \Mux26~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux26~3\))) # (!\ReadRegister~combout\(1) & (\Mux26~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux26~5\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux26~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~6_combout\);

-- Location: LC_X4_Y8_N5
\Mux26~9\ : maxii_lcell
-- Equation(s):
-- \Mux26~9_combout\ = (\ReadRegister~combout\(0) & ((\Mux26~6_combout\ & ((\Mux26~8_combout\))) # (!\Mux26~6_combout\ & (\Mux26~1\)))) # (!\ReadRegister~combout\(0) & (((\Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~1\,
	datab => \Mux26~8_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux26~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~9_combout\);

-- Location: LC_X17_Y7_N0
\Mux26~20\ : maxii_lcell
-- Equation(s):
-- \Mux26~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux26~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux26~19_combout\,
	datac => \Mux26~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux26~20_combout\);

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[6]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(6),
	combout => \WriteData~combout\(6));

-- Location: LC_X14_Y11_N3
\array_reg[5][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][6]~regout\);

-- Location: LC_X14_Y11_N1
\array_reg[7][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][6]~regout\);

-- Location: LC_X17_Y6_N1
\array_reg[6][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][6]~regout\);

-- Location: LC_X17_Y6_N4
\array_reg[4][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][6]~regout\);

-- Location: LC_X17_Y6_N8
\Mux25~12\ : maxii_lcell
-- Equation(s):
-- \Mux25~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[6][6]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[6][6]~regout\,
	datac => \array_reg[4][6]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~12_combout\);

-- Location: LC_X14_Y11_N0
\Mux25~13\ : maxii_lcell
-- Equation(s):
-- \Mux25~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux25~12_combout\ & ((!\array_reg[7][6]~regout\))) # (!\Mux25~12_combout\ & (!\array_reg[5][6]~regout\)))) # (!\ReadRegister~combout\(0) & (((\Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][6]~regout\,
	datab => \array_reg[7][6]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux25~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~13_combout\);

-- Location: LC_X15_Y6_N4
\array_reg[3][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][6]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(6),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][6]~regout\);

-- Location: LC_X10_Y4_N8
\array_reg[0][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][6]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(6),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][6]~regout\);

-- Location: LC_X10_Y4_N9
\array_reg[1][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~14\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[1][6])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(6),
	datad => \array_reg[0][6]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~14\,
	regout => \array_reg[1][6]~regout\);

-- Location: LC_X15_Y6_N1
\array_reg[2][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~15\ = (\Mux25~14\ & ((\array_reg[3][6]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux25~14\ & (((array_reg[2][6] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][6]~regout\,
	datab => \Mux25~14\,
	datac => \WriteData~combout\(6),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~15\,
	regout => \array_reg[2][6]~regout\);

-- Location: LC_X14_Y6_N1
\Mux25~16\ : maxii_lcell
-- Equation(s):
-- \Mux25~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (\Mux25~13_combout\)) # (!\ReadRegister~combout\(2) & ((\Mux25~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux25~13_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux25~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~16_combout\);

-- Location: LC_X14_Y6_N5
\array_reg[15][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][6]~regout\ = DFFEAS((!\WriteData~combout\(6)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(6),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][6]~regout\);

-- Location: LC_X12_Y6_N2
\array_reg[14][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][6]~regout\);

-- Location: LC_X12_Y6_N6
\array_reg[12][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][6]~regout\);

-- Location: LC_X12_Y6_N8
\Mux25~17\ : maxii_lcell
-- Equation(s):
-- \Mux25~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][6]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[14][6]~regout\,
	datac => \array_reg[12][6]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~17_combout\);

-- Location: LC_X14_Y6_N8
\array_reg[13][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][6]~regout\ = DFFEAS((!\WriteData~combout\(6)), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(6),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][6]~regout\);

-- Location: LC_X14_Y6_N4
\Mux25~18\ : maxii_lcell
-- Equation(s):
-- \Mux25~18_combout\ = (\ReadRegister~combout\(0) & ((\Mux25~17_combout\ & (!\array_reg[15][6]~regout\)) # (!\Mux25~17_combout\ & ((!\array_reg[13][6]~regout\))))) # (!\ReadRegister~combout\(0) & (((\Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][6]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \Mux25~17_combout\,
	datad => \array_reg[13][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~18_combout\);

-- Location: LC_X20_Y11_N2
\array_reg[8][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][6]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(6),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][6]~regout\);

-- Location: LC_X20_Y10_N6
\array_reg[9][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[9][6]))) # (!\ReadRegister~combout\(0) & (\array_reg[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[8][6]~regout\,
	datac => \WriteData~combout\(6),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~10\,
	regout => \array_reg[9][6]~regout\);

-- Location: LC_X20_Y10_N4
\array_reg[11][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][6]~regout\ = DFFEAS((((\WriteData~combout\(6)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(6),
	aclr => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][6]~regout\);

-- Location: LC_X20_Y11_N5
\array_reg[10][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~11\ = (\Mux25~10\ & ((\array_reg[11][6]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux25~10\ & (((array_reg[10][6] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux25~10\,
	datab => \array_reg[11][6]~regout\,
	datac => \WriteData~combout\(6),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~11\,
	regout => \array_reg[10][6]~regout\);

-- Location: LC_X14_Y6_N7
\Mux25~19\ : maxii_lcell
-- Equation(s):
-- \Mux25~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux25~16_combout\ & (\Mux25~18_combout\)) # (!\Mux25~16_combout\ & ((\Mux25~11\))))) # (!\ReadRegister~combout\(3) & (\Mux25~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux25~16_combout\,
	datac => \Mux25~18_combout\,
	datad => \Mux25~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~19_combout\);

-- Location: LC_X11_Y9_N8
\array_reg[18][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][6]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(6),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][6]~regout\);

-- Location: LC_X11_Y9_N4
\array_reg[26][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][6])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(6),
	datad => \array_reg[18][6]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~0\,
	regout => \array_reg[26][6]~regout\);

-- Location: LC_X11_Y10_N6
\array_reg[30][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][6]~regout\);

-- Location: LC_X10_Y9_N3
\array_reg[22][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][6]~regout\);

-- Location: LC_X10_Y9_N1
\Mux25~1\ : maxii_lcell
-- Equation(s):
-- \Mux25~1_combout\ = (\ReadRegister~combout\(2) & ((\Mux25~0\ & (!\array_reg[30][6]~regout\)) # (!\Mux25~0\ & ((!\array_reg[22][6]~regout\))))) # (!\ReadRegister~combout\(2) & (\Mux25~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c6e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux25~0\,
	datac => \array_reg[30][6]~regout\,
	datad => \array_reg[22][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~1_combout\);

-- Location: LC_X5_Y10_N5
\array_reg[21][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][6]~regout\);

-- Location: LC_X5_Y12_N6
\array_reg[17][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][6]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[17][6])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[21][6]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(6),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~2\,
	regout => \array_reg[17][6]~regout\);

-- Location: LC_X9_Y11_N8
\array_reg[29][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][6]~regout\ = DFFEAS(((!\WriteData~combout\(6))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(6),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][6]~regout\);

-- Location: LC_X5_Y12_N5
\array_reg[25][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~3\ = (\Mux25~2\ & (((!\array_reg[29][6]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux25~2\ & (\ReadRegister~combout\(3) & (array_reg[25][6])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux25~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(6),
	datad => \array_reg[29][6]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~3\,
	regout => \array_reg[25][6]~regout\);

-- Location: LC_X4_Y6_N8
\array_reg[20][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][6]~regout\);

-- Location: LC_X9_Y9_N7
\array_reg[16][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][6]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(6),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][6]~regout\);

-- Location: LC_X8_Y7_N9
\array_reg[24][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][6])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(6),
	datad => \array_reg[16][6]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~4\,
	regout => \array_reg[24][6]~regout\);

-- Location: LC_X8_Y7_N8
\array_reg[28][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~5\ = (\ReadRegister~combout\(2) & ((\Mux25~4\ & ((array_reg[28][6]))) # (!\Mux25~4\ & (!\array_reg[20][6]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux25~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[20][6]~regout\,
	datac => \WriteData~combout\(6),
	datad => \Mux25~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~5\,
	regout => \array_reg[28][6]~regout\);

-- Location: LC_X8_Y7_N7
\Mux25~6\ : maxii_lcell
-- Equation(s):
-- \Mux25~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux25~3\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((!\ReadRegister~combout\(1) & \Mux25~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~3\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \Mux25~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~6_combout\);

-- Location: LC_X4_Y4_N6
\array_reg[31][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][6]~regout\);

-- Location: LC_X4_Y4_N2
\array_reg[23][6]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][6]~regout\ = DFFEAS((((!\WriteData~combout\(6)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(6),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][6]~regout\);

-- Location: LC_X6_Y4_N5
\array_reg[19][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][6]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[19][6])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[23][6]~regout\,
	datac => \WriteData~combout\(6),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~7\,
	regout => \array_reg[19][6]~regout\);

-- Location: LC_X6_Y4_N6
\array_reg[27][6]\ : maxii_lcell
-- Equation(s):
-- \Mux25~8\ = (\ReadRegister~combout\(3) & ((\Mux25~7\ & (!\array_reg[31][6]~regout\)) # (!\Mux25~7\ & ((array_reg[27][6]))))) # (!\ReadRegister~combout\(3) & (((\Mux25~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[31][6]~regout\,
	datac => \WriteData~combout\(6),
	datad => \Mux25~7\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~8\,
	regout => \array_reg[27][6]~regout\);

-- Location: LC_X9_Y7_N5
\Mux25~9\ : maxii_lcell
-- Equation(s):
-- \Mux25~9_combout\ = (\Mux25~6_combout\ & (((\Mux25~8\) # (!\ReadRegister~combout\(1))))) # (!\Mux25~6_combout\ & (\Mux25~1_combout\ & (\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux25~6_combout\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux25~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~9_combout\);

-- Location: LC_X14_Y6_N0
\Mux25~20\ : maxii_lcell
-- Equation(s):
-- \Mux25~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux25~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux25~19_combout\,
	datac => \Mux25~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux25~20_combout\);

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[7]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(7),
	combout => \WriteData~combout\(7));

-- Location: LC_X7_Y4_N5
\array_reg[31][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][7]~regout\ = DFFEAS(((!\WriteData~combout\(7))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][7]~regout\);

-- Location: LC_X6_Y4_N8
\array_reg[27][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][7]~regout\ = DFFEAS(((!\WriteData~combout\(7))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][7]~regout\);

-- Location: LC_X6_Y4_N7
\array_reg[19][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~7\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((!\array_reg[27][7]~regout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (array_reg[19][7])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(7),
	datad => \array_reg[27][7]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~7\,
	regout => \array_reg[19][7]~regout\);

-- Location: LC_X7_Y4_N1
\array_reg[23][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~8\ = (\Mux24~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][7]~regout\))) # (!\Mux24~7\ & (((array_reg[23][7] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][7]~regout\,
	datab => \Mux24~7\,
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~8\,
	regout => \array_reg[23][7]~regout\);

-- Location: LC_X7_Y7_N8
\array_reg[29][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][7]~regout\);

-- Location: LC_X10_Y8_N6
\array_reg[25][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][7]~regout\);

-- Location: LC_X5_Y7_N9
\array_reg[17][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~0\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[25][7]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[17][7] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][7]~regout\,
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~0\,
	regout => \array_reg[17][7]~regout\);

-- Location: LC_X5_Y7_N2
\array_reg[21][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~1\ = (\Mux24~0\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[29][7]~regout\))) # (!\Mux24~0\ & (((array_reg[21][7] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][7]~regout\,
	datab => \Mux24~0\,
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~1\,
	regout => \array_reg[21][7]~regout\);

-- Location: LC_X5_Y9_N3
\array_reg[28][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][7]~regout\);

-- Location: LC_X4_Y9_N4
\array_reg[24][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][7]~regout\);

-- Location: LC_X4_Y10_N7
\array_reg[16][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][7]~regout\ = DFFEAS((((\WriteData~combout\(7)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(7),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][7]~regout\);

-- Location: LC_X5_Y9_N9
\array_reg[20][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][7]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][7]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~4\,
	regout => \array_reg[20][7]~regout\);

-- Location: LC_X5_Y9_N1
\Mux24~5\ : maxii_lcell
-- Equation(s):
-- \Mux24~5_combout\ = (\ReadRegister~combout\(3) & ((\Mux24~4\ & (!\array_reg[28][7]~regout\)) # (!\Mux24~4\ & ((!\array_reg[24][7]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux24~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[28][7]~regout\,
	datab => \array_reg[24][7]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux24~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~5_combout\);

-- Location: LC_X5_Y5_N3
\array_reg[26][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][7]~regout\);

-- Location: LC_X4_Y5_N9
\array_reg[18][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][7]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(7),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][7]~regout\);

-- Location: LC_X4_Y5_N2
\array_reg[22][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][7]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[18][7]~regout\,
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~2\,
	regout => \array_reg[22][7]~regout\);

-- Location: LC_X5_Y5_N8
\array_reg[30][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~3\ = (\ReadRegister~combout\(3) & ((\Mux24~2\ & ((array_reg[30][7]))) # (!\Mux24~2\ & (!\array_reg[26][7]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux24~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[26][7]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(7),
	datad => \Mux24~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~3\,
	regout => \array_reg[30][7]~regout\);

-- Location: LC_X5_Y7_N0
\Mux24~6\ : maxii_lcell
-- Equation(s):
-- \Mux24~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux24~3\))) # (!\ReadRegister~combout\(1) & (\Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux24~5_combout\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux24~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~6_combout\);

-- Location: LC_X5_Y7_N1
\Mux24~9\ : maxii_lcell
-- Equation(s):
-- \Mux24~9_combout\ = (\ReadRegister~combout\(0) & ((\Mux24~6_combout\ & (\Mux24~8\)) # (!\Mux24~6_combout\ & ((\Mux24~1\))))) # (!\ReadRegister~combout\(0) & (((\Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~8\,
	datab => \Mux24~1\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux24~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~9_combout\);

-- Location: LC_X19_Y4_N6
\array_reg[0][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][7]~regout\);

-- Location: LC_X19_Y4_N9
\array_reg[2][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~14\ = (\ReadRegister~combout\(1) & (((array_reg[2][7]) # (\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][7]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccd1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][7]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~14\,
	regout => \array_reg[2][7]~regout\);

-- Location: LC_X16_Y4_N0
\array_reg[3][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][7]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(7),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][7]~regout\);

-- Location: LC_X16_Y4_N6
\array_reg[1][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~15\ = (\Mux24~14\ & ((\array_reg[3][7]~regout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux24~14\ & (((array_reg[1][7] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux24~14\,
	datab => \array_reg[3][7]~regout\,
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~15\,
	regout => \array_reg[1][7]~regout\);

-- Location: LC_X18_Y10_N1
\array_reg[8][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][7]~regout\);

-- Location: LC_X18_Y10_N4
\array_reg[10][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][7]~regout\);

-- Location: LC_X18_Y10_N7
\Mux24~12\ : maxii_lcell
-- Equation(s):
-- \Mux24~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[10][7]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[8][7]~regout\,
	datac => \array_reg[10][7]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~12_combout\);

-- Location: LC_X17_Y10_N9
\array_reg[9][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][7]~regout\);

-- Location: LC_X17_Y10_N3
\array_reg[11][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][7]~regout\ = DFFEAS((!\WriteData~combout\(7)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(7),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][7]~regout\);

-- Location: LC_X17_Y10_N5
\Mux24~13\ : maxii_lcell
-- Equation(s):
-- \Mux24~13_combout\ = (\Mux24~12_combout\ & (((!\array_reg[11][7]~regout\) # (!\ReadRegister~combout\(0))))) # (!\Mux24~12_combout\ & (!\array_reg[9][7]~regout\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1aba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~12_combout\,
	datab => \array_reg[9][7]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[11][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~13_combout\);

-- Location: LC_X16_Y4_N2
\Mux24~16\ : maxii_lcell
-- Equation(s):
-- \Mux24~16_combout\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((\Mux24~13_combout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (\Mux24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \Mux24~15\,
	datad => \Mux24~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~16_combout\);

-- Location: LC_X13_Y6_N4
\array_reg[14][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][7]~regout\);

-- Location: LC_X13_Y6_N8
\array_reg[12][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][7]~regout\);

-- Location: LC_X9_Y6_N6
\array_reg[13][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][7]~regout\);

-- Location: LC_X13_Y6_N1
\Mux24~17\ : maxii_lcell
-- Equation(s):
-- \Mux24~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[13][7]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[12][7]~regout\ & (!\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[12][7]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[13][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~17_combout\);

-- Location: LC_X9_Y6_N3
\array_reg[15][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][7]~regout\ = DFFEAS((((!\WriteData~combout\(7)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(7),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][7]~regout\);

-- Location: LC_X13_Y6_N2
\Mux24~18\ : maxii_lcell
-- Equation(s):
-- \Mux24~18_combout\ = (\Mux24~17_combout\ & (((!\array_reg[15][7]~regout\) # (!\ReadRegister~combout\(1))))) # (!\Mux24~17_combout\ & (!\array_reg[14][7]~regout\ & (\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1cdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][7]~regout\,
	datab => \Mux24~17_combout\,
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[15][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~18_combout\);

-- Location: LC_X18_Y5_N3
\array_reg[7][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][7]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(7),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][7]~regout\);

-- Location: LC_X16_Y3_N5
\array_reg[4][7]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][7]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(7),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][7]~regout\);

-- Location: LC_X17_Y5_N3
\array_reg[5][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][7]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][7]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(7),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~10\,
	regout => \array_reg[5][7]~regout\);

-- Location: LC_X17_Y5_N0
\array_reg[6][7]\ : maxii_lcell
-- Equation(s):
-- \Mux24~11\ = (\ReadRegister~combout\(1) & ((\Mux24~10\ & (\array_reg[7][7]~regout\)) # (!\Mux24~10\ & ((array_reg[6][7]))))) # (!\ReadRegister~combout\(1) & (((\Mux24~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[7][7]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(7),
	datad => \Mux24~10\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~11\,
	regout => \array_reg[6][7]~regout\);

-- Location: LC_X14_Y6_N3
\Mux24~19\ : maxii_lcell
-- Equation(s):
-- \Mux24~19_combout\ = (\Mux24~16_combout\ & ((\Mux24~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux24~16_combout\ & (((\ReadRegister~combout\(2) & \Mux24~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~16_combout\,
	datab => \Mux24~18_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux24~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~19_combout\);

-- Location: LC_X5_Y7_N4
\Mux24~20\ : maxii_lcell
-- Equation(s):
-- \Mux24~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux24~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux24~9_combout\,
	datac => \Mux24~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux24~20_combout\);

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[8]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(8),
	combout => \WriteData~combout\(8));

-- Location: LC_X16_Y13_N5
\array_reg[13][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][8]~regout\);

-- Location: LC_X15_Y10_N6
\array_reg[12][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][8]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(8),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][8]~regout\);

-- Location: LC_X16_Y13_N2
\array_reg[14][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][8]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[12][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~17\,
	regout => \array_reg[14][8]~regout\);

-- Location: LC_X17_Y13_N7
\array_reg[15][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][8]~regout\);

-- Location: LC_X16_Y13_N1
\Mux23~18\ : maxii_lcell
-- Equation(s):
-- \Mux23~18_combout\ = (\Mux23~17\ & (((!\array_reg[15][8]~regout\) # (!\ReadRegister~combout\(0))))) # (!\Mux23~17\ & (!\array_reg[13][8]~regout\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1cdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][8]~regout\,
	datab => \Mux23~17\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[15][8]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~18_combout\);

-- Location: LC_X17_Y8_N6
\array_reg[9][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][8]~regout\);

-- Location: LC_X16_Y10_N5
\array_reg[8][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~10\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[9][8]~regout\))) # (!\ReadRegister~combout\(0) & (((array_reg[8][8] & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][8]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(8),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~10\,
	regout => \array_reg[8][8]~regout\);

-- Location: LC_X17_Y8_N4
\array_reg[11][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][8]~regout\);

-- Location: LC_X16_Y10_N2
\array_reg[10][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~11\ = (\Mux23~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][8]~regout\))) # (!\Mux23~10\ & (((array_reg[10][8] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux23~10\,
	datab => \array_reg[11][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~11\,
	regout => \array_reg[10][8]~regout\);

-- Location: LC_X19_Y9_N4
\array_reg[0][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][8]~regout\);

-- Location: LC_X17_Y9_N6
\array_reg[1][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][8]~regout\);

-- Location: LC_X17_Y12_N6
\Mux23~14\ : maxii_lcell
-- Equation(s):
-- \Mux23~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[1][8]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[0][8]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[0][8]~regout\,
	datac => \array_reg[1][8]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~14_combout\);

-- Location: LC_X17_Y12_N7
\array_reg[3][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][8]~regout\);

-- Location: LC_X17_Y12_N8
\array_reg[2][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~15\ = (\Mux23~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][8]~regout\))) # (!\Mux23~14_combout\ & (((array_reg[2][8] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux23~14_combout\,
	datab => \array_reg[3][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~15\,
	regout => \array_reg[2][8]~regout\);

-- Location: LC_X18_Y8_N5
\array_reg[4][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][8]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(8),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][8]~regout\);

-- Location: LC_X18_Y11_N2
\array_reg[6][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[6][8]))) # (!\ReadRegister~combout\(1) & (\array_reg[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~12\,
	regout => \array_reg[6][8]~regout\);

-- Location: LC_X18_Y11_N6
\array_reg[5][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][8]~regout\);

-- Location: LC_X19_Y11_N4
\array_reg[7][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][8]~regout\);

-- Location: LC_X18_Y11_N4
\Mux23~13\ : maxii_lcell
-- Equation(s):
-- \Mux23~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux23~12\ & ((!\array_reg[7][8]~regout\))) # (!\Mux23~12\ & (!\array_reg[5][8]~regout\)))) # (!\ReadRegister~combout\(0) & (\Mux23~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "46ce",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux23~12\,
	datac => \array_reg[5][8]~regout\,
	datad => \array_reg[7][8]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~13_combout\);

-- Location: LC_X17_Y11_N1
\Mux23~16\ : maxii_lcell
-- Equation(s):
-- \Mux23~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (\Mux23~13_combout\)))) # (!\ReadRegister~combout\(2) & (\Mux23~15\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux23~15\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux23~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~16_combout\);

-- Location: LC_X17_Y11_N0
\Mux23~19\ : maxii_lcell
-- Equation(s):
-- \Mux23~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux23~16_combout\ & (\Mux23~18_combout\)) # (!\Mux23~16_combout\ & ((\Mux23~11\))))) # (!\ReadRegister~combout\(3) & (((\Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~18_combout\,
	datab => \Mux23~11\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux23~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~19_combout\);

-- Location: LC_X10_Y11_N6
\array_reg[30][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][8]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(8),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][8]~regout\);

-- Location: LC_X11_Y11_N1
\array_reg[18][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][8]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(8),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][8]~regout\);

-- Location: LC_X11_Y11_N4
\array_reg[26][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][8])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(8),
	datad => \array_reg[18][8]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~0\,
	regout => \array_reg[26][8]~regout\);

-- Location: LC_X10_Y11_N9
\array_reg[22][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~1\ = (\ReadRegister~combout\(2) & ((\Mux23~0\ & (\array_reg[30][8]~regout\)) # (!\Mux23~0\ & ((array_reg[22][8]))))) # (!\ReadRegister~combout\(2) & (((\Mux23~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[30][8]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(8),
	datad => \Mux23~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~1\,
	regout => \array_reg[22][8]~regout\);

-- Location: LC_X5_Y11_N9
\array_reg[31][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][8]~regout\ = DFFEAS(((!\WriteData~combout\(8))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][8]~regout\);

-- Location: LC_X5_Y11_N6
\array_reg[27][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][8]~regout\ = DFFEAS(((!\WriteData~combout\(8))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][8]~regout\);

-- Location: LC_X7_Y13_N5
\array_reg[23][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][8]~regout\);

-- Location: LC_X7_Y13_N9
\array_reg[19][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][8]~regout\);

-- Location: LC_X7_Y13_N3
\Mux23~7\ : maxii_lcell
-- Equation(s):
-- \Mux23~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))) # (!\array_reg[23][8]~regout\))) # (!\ReadRegister~combout\(2) & (((!\ReadRegister~combout\(3) & !\array_reg[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][8]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[19][8]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~7_combout\);

-- Location: LC_X7_Y11_N2
\Mux23~8\ : maxii_lcell
-- Equation(s):
-- \Mux23~8_combout\ = (\ReadRegister~combout\(3) & ((\Mux23~7_combout\ & (!\array_reg[31][8]~regout\)) # (!\Mux23~7_combout\ & ((!\array_reg[27][8]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][8]~regout\,
	datab => \array_reg[27][8]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux23~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~8_combout\);

-- Location: LC_X6_Y11_N4
\array_reg[25][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][8]~regout\);

-- Location: LC_X9_Y10_N5
\array_reg[21][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][8]~regout\ = DFFEAS((!\WriteData~combout\(8)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(8),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][8]~regout\);

-- Location: LC_X6_Y11_N6
\array_reg[17][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][8]~regout\ = DFFEAS((((!\WriteData~combout\(8)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(8),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][8]~regout\);

-- Location: LC_X7_Y11_N7
\Mux23~2\ : maxii_lcell
-- Equation(s):
-- \Mux23~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))) # (!\array_reg[21][8]~regout\))) # (!\ReadRegister~combout\(2) & (((!\array_reg[17][8]~regout\ & !\ReadRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[21][8]~regout\,
	datab => \array_reg[17][8]~regout\,
	datac => \ReadRegister~combout\(2),
	datad => \ReadRegister~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~2_combout\);

-- Location: LC_X7_Y11_N8
\array_reg[29][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~3\ = (\ReadRegister~combout\(3) & ((\Mux23~2_combout\ & ((array_reg[29][8]))) # (!\Mux23~2_combout\ & (!\array_reg[25][8]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \Mux23~2_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~3\,
	regout => \array_reg[29][8]~regout\);

-- Location: LC_X3_Y10_N1
\array_reg[28][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][8]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(8),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][8]~regout\);

-- Location: LC_X9_Y9_N9
\array_reg[16][8]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][8]~regout\ = DFFEAS((((\WriteData~combout\(8)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(8),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][8]~regout\);

-- Location: LC_X9_Y9_N5
\array_reg[24][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][8])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(8),
	datad => \array_reg[16][8]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~4\,
	regout => \array_reg[24][8]~regout\);

-- Location: LC_X7_Y11_N9
\array_reg[20][8]\ : maxii_lcell
-- Equation(s):
-- \Mux23~5\ = (\ReadRegister~combout\(2) & ((\Mux23~4\ & (\array_reg[28][8]~regout\)) # (!\Mux23~4\ & ((array_reg[20][8]))))) # (!\ReadRegister~combout\(2) & (((\Mux23~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[28][8]~regout\,
	datac => \WriteData~combout\(8),
	datad => \Mux23~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~5\,
	regout => \array_reg[20][8]~regout\);

-- Location: LC_X7_Y11_N6
\Mux23~6\ : maxii_lcell
-- Equation(s):
-- \Mux23~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux23~3\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((\Mux23~5\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~3\,
	datab => \Mux23~5\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~6_combout\);

-- Location: LC_X7_Y11_N5
\Mux23~9\ : maxii_lcell
-- Equation(s):
-- \Mux23~9_combout\ = (\Mux23~6_combout\ & (((\Mux23~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux23~6_combout\ & (\Mux23~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~1\,
	datab => \Mux23~8_combout\,
	datac => \Mux23~6_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~9_combout\);

-- Location: LC_X7_Y11_N4
\Mux23~20\ : maxii_lcell
-- Equation(s):
-- \Mux23~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux23~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~19_combout\,
	datac => \Mux23~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux23~20_combout\);

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[9]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(9),
	combout => \WriteData~combout\(9));

-- Location: LC_X20_Y11_N8
\array_reg[10][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][9]~regout\);

-- Location: LC_X20_Y11_N7
\array_reg[8][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][9]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][9])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[10][9]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~12\,
	regout => \array_reg[8][9]~regout\);

-- Location: LC_X19_Y10_N2
\array_reg[11][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][9]~regout\);

-- Location: LC_X19_Y10_N8
\array_reg[9][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~13\ = (\Mux22~12\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][9]~regout\))) # (!\Mux22~12\ & (((array_reg[9][9] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux22~12\,
	datab => \array_reg[11][9]~regout\,
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~13\,
	regout => \array_reg[9][9]~regout\);

-- Location: LC_X20_Y9_N5
\array_reg[3][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][9]~regout\ = DFFEAS((!\WriteData~combout\(9)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][9]~regout\);

-- Location: LC_X20_Y7_N3
\array_reg[0][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][9]~regout\);

-- Location: LC_X20_Y7_N6
\array_reg[2][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][9]~regout\);

-- Location: LC_X20_Y7_N2
\Mux22~14\ : maxii_lcell
-- Equation(s):
-- \Mux22~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[2][9]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[0][9]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[2][9]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~14_combout\);

-- Location: LC_X20_Y9_N4
\array_reg[1][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~15\ = (\Mux22~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][9]~regout\))) # (!\Mux22~14_combout\ & (((array_reg[1][9] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][9]~regout\,
	datab => \Mux22~14_combout\,
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~15\,
	regout => \array_reg[1][9]~regout\);

-- Location: LC_X19_Y10_N9
\Mux22~16\ : maxii_lcell
-- Equation(s):
-- \Mux22~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux22~13\)) # (!\ReadRegister~combout\(3) & ((\Mux22~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~13\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux22~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~16_combout\);

-- Location: LC_X17_Y6_N6
\array_reg[4][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][9]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(9),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][9]~regout\);

-- Location: LC_X15_Y9_N8
\array_reg[5][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][9]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[4][9]~regout\,
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~10\,
	regout => \array_reg[5][9]~regout\);

-- Location: LC_X15_Y9_N2
\array_reg[7][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][9]~regout\ = DFFEAS(((!\WriteData~combout\(9))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][9]~regout\);

-- Location: LC_X13_Y9_N8
\array_reg[6][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][9]~regout\ = DFFEAS(((!\WriteData~combout\(9))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][9]~regout\);

-- Location: LC_X15_Y9_N9
\Mux22~11\ : maxii_lcell
-- Equation(s):
-- \Mux22~11_combout\ = (\Mux22~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[7][9]~regout\))) # (!\Mux22~10\ & (((!\array_reg[6][9]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~10\,
	datab => \array_reg[7][9]~regout\,
	datac => \array_reg[6][9]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~11_combout\);

-- Location: LC_X15_Y12_N4
\array_reg[15][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][9]~regout\);

-- Location: LC_X16_Y6_N5
\array_reg[12][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][9]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(9),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][9]~regout\);

-- Location: LC_X16_Y6_N6
\array_reg[13][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][9]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][9]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][9]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~17\,
	regout => \array_reg[13][9]~regout\);

-- Location: LC_X15_Y12_N9
\array_reg[14][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][9]~regout\);

-- Location: LC_X15_Y12_N0
\Mux22~18\ : maxii_lcell
-- Equation(s):
-- \Mux22~18_combout\ = (\Mux22~17\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[15][9]~regout\))) # (!\Mux22~17\ & (((!\array_reg[14][9]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][9]~regout\,
	datab => \Mux22~17\,
	datac => \array_reg[14][9]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~18_combout\);

-- Location: LC_X15_Y9_N1
\Mux22~19\ : maxii_lcell
-- Equation(s):
-- \Mux22~19_combout\ = (\Mux22~16_combout\ & (((\Mux22~18_combout\) # (!\ReadRegister~combout\(2))))) # (!\Mux22~16_combout\ & (\Mux22~11_combout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~16_combout\,
	datab => \Mux22~11_combout\,
	datac => \Mux22~18_combout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~19_combout\);

-- Location: LC_X3_Y8_N3
\array_reg[26][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][9]~regout\ = DFFEAS(((!\WriteData~combout\(9))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][9]~regout\);

-- Location: LC_X6_Y8_N8
\array_reg[22][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][9]~regout\ = DFFEAS((!\WriteData~combout\(9)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][9]~regout\);

-- Location: LC_X6_Y7_N7
\array_reg[18][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][9]~regout\);

-- Location: LC_X6_Y8_N1
\Mux22~2\ : maxii_lcell
-- Equation(s):
-- \Mux22~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[22][9]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[22][9]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \array_reg[18][9]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~2_combout\);

-- Location: LC_X6_Y8_N2
\array_reg[30][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~3\ = (\ReadRegister~combout\(3) & ((\Mux22~2_combout\ & ((array_reg[30][9]))) # (!\Mux22~2_combout\ & (!\array_reg[26][9]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[26][9]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(9),
	datad => \Mux22~2_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~3\,
	regout => \array_reg[30][9]~regout\);

-- Location: LC_X3_Y11_N2
\array_reg[28][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][9]~regout\);

-- Location: LC_X4_Y10_N4
\array_reg[16][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][9]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(9),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][9]~regout\);

-- Location: LC_X6_Y10_N6
\array_reg[20][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][9]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][9]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~4\,
	regout => \array_reg[20][9]~regout\);

-- Location: LC_X8_Y11_N7
\array_reg[24][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~5\ = (\ReadRegister~combout\(3) & ((\Mux22~4\ & (!\array_reg[28][9]~regout\)) # (!\Mux22~4\ & ((array_reg[24][9]))))) # (!\ReadRegister~combout\(3) & (((\Mux22~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[28][9]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(9),
	datad => \Mux22~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~5\,
	regout => \array_reg[24][9]~regout\);

-- Location: LC_X7_Y8_N4
\Mux22~6\ : maxii_lcell
-- Equation(s):
-- \Mux22~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux22~3\)) # (!\ReadRegister~combout\(1) & ((\Mux22~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux22~3\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux22~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~6_combout\);

-- Location: LC_X6_Y9_N6
\array_reg[23][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][9]~regout\);

-- Location: LC_X4_Y10_N5
\array_reg[27][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][9]~regout\ = DFFEAS(((!\WriteData~combout\(9))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][9]~regout\);

-- Location: LC_X6_Y9_N2
\array_reg[19][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][9]~regout\ = DFFEAS((((!\WriteData~combout\(9)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(9),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][9]~regout\);

-- Location: LC_X6_Y9_N9
\Mux22~7\ : maxii_lcell
-- Equation(s):
-- \Mux22~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (!\array_reg[27][9]~regout\)) # (!\ReadRegister~combout\(3) & ((!\array_reg[19][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b0b5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[27][9]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[19][9]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~7_combout\);

-- Location: LC_X1_Y10_N5
\array_reg[31][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][9]~regout\ = DFFEAS((!\WriteData~combout\(9)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(9),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][9]~regout\);

-- Location: LC_X6_Y9_N7
\Mux22~8\ : maxii_lcell
-- Equation(s):
-- \Mux22~8_combout\ = (\Mux22~7_combout\ & (((!\ReadRegister~combout\(2)) # (!\array_reg[31][9]~regout\)))) # (!\Mux22~7_combout\ & (!\array_reg[23][9]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][9]~regout\,
	datab => \Mux22~7_combout\,
	datac => \array_reg[31][9]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~8_combout\);

-- Location: LC_X6_Y11_N1
\array_reg[17][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][9]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, \WriteData~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(9),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][9]~regout\);

-- Location: LC_X6_Y11_N5
\array_reg[25][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~0\ = (\ReadRegister~combout\(3) & (((array_reg[25][9]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[17][9]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[17][9]~regout\,
	datac => \WriteData~combout\(9),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~0\,
	regout => \array_reg[25][9]~regout\);

-- Location: LC_X7_Y7_N9
\array_reg[29][9]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][9]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(9),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][9]~regout\);

-- Location: LC_X7_Y7_N0
\array_reg[21][9]\ : maxii_lcell
-- Equation(s):
-- \Mux22~1\ = (\ReadRegister~combout\(2) & ((\Mux22~0\ & ((\array_reg[29][9]~regout\))) # (!\Mux22~0\ & (array_reg[21][9])))) # (!\ReadRegister~combout\(2) & (\Mux22~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux22~0\,
	datac => \WriteData~combout\(9),
	datad => \array_reg[29][9]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~1\,
	regout => \array_reg[21][9]~regout\);

-- Location: LC_X7_Y8_N1
\Mux22~9\ : maxii_lcell
-- Equation(s):
-- \Mux22~9_combout\ = (\Mux22~6_combout\ & ((\Mux22~8_combout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux22~6_combout\ & (((\ReadRegister~combout\(0) & \Mux22~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~6_combout\,
	datab => \Mux22~8_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux22~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~9_combout\);

-- Location: LC_X15_Y9_N6
\Mux22~20\ : maxii_lcell
-- Equation(s):
-- \Mux22~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux22~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux22~19_combout\,
	datac => \Mux22~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux22~20_combout\);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[10]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(10),
	combout => \WriteData~combout\(10));

-- Location: LC_X15_Y12_N3
\array_reg[14][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][10]~regout\);

-- Location: LC_X15_Y10_N7
\array_reg[12][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][10]~regout\);

-- Location: LC_X15_Y12_N6
\Mux21~17\ : maxii_lcell
-- Equation(s):
-- \Mux21~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][10]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][10]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[12][10]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~17_combout\);

-- Location: LC_X15_Y10_N8
\array_reg[13][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][10]~regout\);

-- Location: LC_X15_Y12_N7
\array_reg[15][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][10]~regout\);

-- Location: LC_X15_Y12_N5
\Mux21~18\ : maxii_lcell
-- Equation(s):
-- \Mux21~18_combout\ = (\Mux21~17_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][10]~regout\)))) # (!\Mux21~17_combout\ & (!\array_reg[13][10]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~17_combout\,
	datab => \array_reg[13][10]~regout\,
	datac => \array_reg[15][10]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~18_combout\);

-- Location: LC_X15_Y6_N8
\array_reg[3][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][10]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(10),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][10]~regout\);

-- Location: LC_X13_Y13_N2
\array_reg[0][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][10]~regout\ = DFFEAS((((\WriteData~combout\(10)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(10),
	aclr => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][10]~regout\);

-- Location: LC_X13_Y13_N9
\array_reg[1][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~14\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[1][10]))) # (!\ReadRegister~combout\(0) & (\array_reg[0][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[0][10]~regout\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~14\,
	regout => \array_reg[1][10]~regout\);

-- Location: LC_X15_Y6_N7
\array_reg[2][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~15\ = (\Mux21~14\ & ((\array_reg[3][10]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux21~14\ & (((array_reg[2][10] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][10]~regout\,
	datab => \Mux21~14\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~15\,
	regout => \array_reg[2][10]~regout\);

-- Location: LC_X15_Y9_N3
\array_reg[7][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][10]~regout\);

-- Location: LC_X15_Y5_N3
\array_reg[5][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][10]~regout\);

-- Location: LC_X17_Y6_N9
\array_reg[6][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][10]~regout\);

-- Location: LC_X17_Y6_N5
\array_reg[4][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][10]~regout\);

-- Location: LC_X17_Y6_N3
\Mux21~12\ : maxii_lcell
-- Equation(s):
-- \Mux21~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[6][10]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[6][10]~regout\,
	datac => \array_reg[4][10]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~12_combout\);

-- Location: LC_X15_Y6_N9
\Mux21~13\ : maxii_lcell
-- Equation(s):
-- \Mux21~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux21~12_combout\ & (!\array_reg[7][10]~regout\)) # (!\Mux21~12_combout\ & ((!\array_reg[5][10]~regout\))))) # (!\ReadRegister~combout\(0) & (((\Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[7][10]~regout\,
	datac => \array_reg[5][10]~regout\,
	datad => \Mux21~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~13_combout\);

-- Location: LC_X15_Y6_N0
\Mux21~16\ : maxii_lcell
-- Equation(s):
-- \Mux21~16_combout\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((\Mux21~13_combout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & (\Mux21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \Mux21~15\,
	datad => \Mux21~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~16_combout\);

-- Location: LC_X17_Y11_N4
\array_reg[11][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][10]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(10),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][10]~regout\);

-- Location: LC_X16_Y9_N6
\array_reg[8][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][10]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(10),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][10]~regout\);

-- Location: LC_X16_Y9_N2
\array_reg[9][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][10]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][10]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[8][10]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~10\,
	regout => \array_reg[9][10]~regout\);

-- Location: LC_X17_Y11_N8
\array_reg[10][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~11\ = (\Mux21~10\ & ((\array_reg[11][10]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux21~10\ & (((array_reg[10][10] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][10]~regout\,
	datab => \Mux21~10\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~11\,
	regout => \array_reg[10][10]~regout\);

-- Location: LC_X17_Y11_N7
\Mux21~19\ : maxii_lcell
-- Equation(s):
-- \Mux21~19_combout\ = (\Mux21~16_combout\ & ((\Mux21~18_combout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux21~16_combout\ & (((\ReadRegister~combout\(3) & \Mux21~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~18_combout\,
	datab => \Mux21~16_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux21~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~19_combout\);

-- Location: LC_X10_Y9_N8
\array_reg[22][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][10]~regout\);

-- Location: LC_X10_Y9_N2
\array_reg[30][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][10]~regout\);

-- Location: LC_X11_Y11_N8
\array_reg[18][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][10]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(10),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][10]~regout\);

-- Location: LC_X11_Y11_N7
\array_reg[26][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][10])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(10),
	datad => \array_reg[18][10]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~0\,
	regout => \array_reg[26][10]~regout\);

-- Location: LC_X10_Y9_N4
\Mux21~1\ : maxii_lcell
-- Equation(s):
-- \Mux21~1_combout\ = (\ReadRegister~combout\(2) & ((\Mux21~0\ & ((!\array_reg[30][10]~regout\))) # (!\Mux21~0\ & (!\array_reg[22][10]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux21~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[22][10]~regout\,
	datab => \array_reg[30][10]~regout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux21~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~1_combout\);

-- Location: LC_X9_Y9_N6
\array_reg[16][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][10]~regout\ = DFFEAS((((\WriteData~combout\(10)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(10),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][10]~regout\);

-- Location: LC_X8_Y7_N5
\array_reg[24][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][10])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(10),
	datad => \array_reg[16][10]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~4\,
	regout => \array_reg[24][10]~regout\);

-- Location: LC_X4_Y6_N3
\array_reg[20][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][10]~regout\);

-- Location: LC_X8_Y7_N4
\array_reg[28][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~5\ = (\Mux21~4\ & (((array_reg[28][10]) # (!\ReadRegister~combout\(2))))) # (!\Mux21~4\ & (!\array_reg[20][10]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux21~4\,
	datab => \array_reg[20][10]~regout\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~5\,
	regout => \array_reg[28][10]~regout\);

-- Location: LC_X9_Y8_N4
\array_reg[29][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][10]~regout\ = DFFEAS((((\WriteData~combout\(10)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(10),
	aclr => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][10]~regout\);

-- Location: LC_X8_Y6_N1
\array_reg[21][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][10]~regout\ = DFFEAS((!\WriteData~combout\(10)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(10),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][10]~regout\);

-- Location: LC_X8_Y6_N6
\array_reg[17][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~2\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((!\array_reg[21][10]~regout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & (array_reg[17][10])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(10),
	datad => \array_reg[21][10]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~2\,
	regout => \array_reg[17][10]~regout\);

-- Location: LC_X9_Y8_N2
\array_reg[25][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~3\ = (\Mux21~2\ & ((\array_reg[29][10]~regout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux21~2\ & (((array_reg[25][10] & \ReadRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][10]~regout\,
	datab => \Mux21~2\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~3\,
	regout => \array_reg[25][10]~regout\);

-- Location: LC_X9_Y7_N0
\Mux21~6\ : maxii_lcell
-- Equation(s):
-- \Mux21~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((\Mux21~3\))) # (!\ReadRegister~combout\(0) & (\Mux21~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux21~5\,
	datac => \Mux21~3\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~6_combout\);

-- Location: LC_X6_Y12_N1
\array_reg[23][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][10]~regout\ = DFFEAS((((!\WriteData~combout\(10)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(10),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][10]~regout\);

-- Location: LC_X6_Y12_N3
\array_reg[19][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][10]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[19][10])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[23][10]~regout\,
	datac => \WriteData~combout\(10),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~7\,
	regout => \array_reg[19][10]~regout\);

-- Location: LC_X8_Y9_N9
\array_reg[31][10]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][10]~regout\ = DFFEAS(((!\WriteData~combout\(10))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(10),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][10]~regout\);

-- Location: LC_X8_Y9_N1
\array_reg[27][10]\ : maxii_lcell
-- Equation(s):
-- \Mux21~8\ = (\Mux21~7\ & (((!\array_reg[31][10]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux21~7\ & (\ReadRegister~combout\(3) & (array_reg[27][10])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux21~7\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(10),
	datad => \array_reg[31][10]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~8\,
	regout => \array_reg[27][10]~regout\);

-- Location: LC_X10_Y9_N6
\Mux21~9\ : maxii_lcell
-- Equation(s):
-- \Mux21~9_combout\ = (\Mux21~6_combout\ & (((\Mux21~8\) # (!\ReadRegister~combout\(1))))) # (!\Mux21~6_combout\ & (\Mux21~1_combout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~1_combout\,
	datab => \Mux21~6_combout\,
	datac => \Mux21~8\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~9_combout\);

-- Location: LC_X17_Y11_N9
\Mux21~20\ : maxii_lcell
-- Equation(s):
-- \Mux21~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux21~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux21~19_combout\,
	datac => \Mux21~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux21~20_combout\);

-- Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[11]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(11),
	combout => \WriteData~combout\(11));

-- Location: LC_X16_Y4_N3
\array_reg[3][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][11]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(11),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][11]~regout\);

-- Location: LC_X19_Y4_N4
\array_reg[0][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][11]~regout\ = DFFEAS((!\WriteData~combout\(11)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][11]~regout\);

-- Location: LC_X19_Y4_N7
\array_reg[2][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~14\ = (\ReadRegister~combout\(1) & (((array_reg[2][11]) # (\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][11]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccd1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][11]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~14\,
	regout => \array_reg[2][11]~regout\);

-- Location: LC_X16_Y4_N4
\array_reg[1][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~15\ = (\Mux20~14\ & ((\array_reg[3][11]~regout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux20~14\ & (((array_reg[1][11] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][11]~regout\,
	datab => \Mux20~14\,
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~15\,
	regout => \array_reg[1][11]~regout\);

-- Location: LC_X19_Y7_N3
\array_reg[8][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][11]~regout\);

-- Location: LC_X18_Y6_N2
\array_reg[10][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][11]~regout\ = DFFEAS(((!\WriteData~combout\(11))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][11]~regout\);

-- Location: LC_X19_Y7_N6
\Mux20~12\ : maxii_lcell
-- Equation(s):
-- \Mux20~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[10][11]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[8][11]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[10][11]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~12_combout\);

-- Location: LC_X17_Y8_N5
\array_reg[9][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][11]~regout\ = DFFEAS(((!\WriteData~combout\(11))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][11]~regout\);

-- Location: LC_X19_Y7_N8
\array_reg[11][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][11]~regout\);

-- Location: LC_X19_Y7_N5
\Mux20~13\ : maxii_lcell
-- Equation(s):
-- \Mux20~13_combout\ = (\Mux20~12_combout\ & (((!\array_reg[11][11]~regout\)) # (!\ReadRegister~combout\(0)))) # (!\Mux20~12_combout\ & (\ReadRegister~combout\(0) & (!\array_reg[9][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "26ae",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~12_combout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[9][11]~regout\,
	datad => \array_reg[11][11]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~13_combout\);

-- Location: LC_X16_Y4_N1
\Mux20~16\ : maxii_lcell
-- Equation(s):
-- \Mux20~16_combout\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((\Mux20~13_combout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (\Mux20~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \Mux20~15\,
	datad => \Mux20~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~16_combout\);

-- Location: LC_X11_Y6_N3
\array_reg[14][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][11]~regout\ = DFFEAS(((!\WriteData~combout\(11))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][11]~regout\);

-- Location: LC_X9_Y6_N5
\array_reg[13][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][11]~regout\);

-- Location: LC_X11_Y6_N4
\array_reg[12][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][11]~regout\ = DFFEAS(((!\WriteData~combout\(11))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][11]~regout\);

-- Location: LC_X9_Y6_N2
\Mux20~17\ : maxii_lcell
-- Equation(s):
-- \Mux20~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[13][11]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[12][11]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][11]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[12][11]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~17_combout\);

-- Location: LC_X9_Y6_N0
\array_reg[15][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][11]~regout\);

-- Location: LC_X9_Y6_N4
\Mux20~18\ : maxii_lcell
-- Equation(s):
-- \Mux20~18_combout\ = (\Mux20~17_combout\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][11]~regout\)))) # (!\Mux20~17_combout\ & (!\array_reg[14][11]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][11]~regout\,
	datab => \Mux20~17_combout\,
	datac => \array_reg[15][11]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~18_combout\);

-- Location: LC_X18_Y6_N1
\array_reg[7][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][11]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(11),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][11]~regout\);

-- Location: LC_X14_Y9_N2
\array_reg[4][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][11]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(11),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][11]~regout\);

-- Location: LC_X14_Y9_N6
\array_reg[5][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][11]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[4][11]~regout\,
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~10\,
	regout => \array_reg[5][11]~regout\);

-- Location: LC_X17_Y6_N7
\array_reg[6][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~11\ = (\Mux20~10\ & ((\array_reg[7][11]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux20~10\ & (((array_reg[6][11] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[7][11]~regout\,
	datab => \Mux20~10\,
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~11\,
	regout => \array_reg[6][11]~regout\);

-- Location: LC_X10_Y6_N5
\Mux20~19\ : maxii_lcell
-- Equation(s):
-- \Mux20~19_combout\ = (\Mux20~16_combout\ & ((\Mux20~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux20~16_combout\ & (((\ReadRegister~combout\(2) & \Mux20~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~16_combout\,
	datab => \Mux20~18_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux20~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~19_combout\);

-- Location: LC_X5_Y5_N4
\array_reg[26][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][11]~regout\ = DFFEAS((!\WriteData~combout\(11)), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][11]~regout\);

-- Location: LC_X4_Y5_N6
\array_reg[18][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][11]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(11),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][11]~regout\);

-- Location: LC_X4_Y5_N7
\array_reg[22][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][11]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][11]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~2\,
	regout => \array_reg[22][11]~regout\);

-- Location: LC_X5_Y5_N0
\array_reg[30][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~3\ = (\ReadRegister~combout\(3) & ((\Mux20~2\ & ((array_reg[30][11]))) # (!\Mux20~2\ & (!\array_reg[26][11]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux20~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[26][11]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(11),
	datad => \Mux20~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~3\,
	regout => \array_reg[30][11]~regout\);

-- Location: LC_X3_Y6_N5
\array_reg[16][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][11]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(11),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][11]~regout\);

-- Location: LC_X4_Y6_N9
\array_reg[20][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~4\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((array_reg[20][11])))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((\array_reg[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(11),
	datad => \array_reg[16][11]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~4\,
	regout => \array_reg[20][11]~regout\);

-- Location: LC_X10_Y6_N2
\array_reg[24][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][11]~regout\ = DFFEAS(((!\WriteData~combout\(11))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][11]~regout\);

-- Location: LC_X10_Y6_N6
\array_reg[28][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~5\ = (\ReadRegister~combout\(3) & ((\Mux20~4\ & (array_reg[28][11])) # (!\Mux20~4\ & ((!\array_reg[24][11]~regout\))))) # (!\ReadRegister~combout\(3) & (\Mux20~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \Mux20~4\,
	datac => \WriteData~combout\(11),
	datad => \array_reg[24][11]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~5\,
	regout => \array_reg[28][11]~regout\);

-- Location: LC_X10_Y6_N8
\Mux20~6\ : maxii_lcell
-- Equation(s):
-- \Mux20~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux20~3\)) # (!\ReadRegister~combout\(1) & ((\Mux20~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux20~3\,
	datac => \Mux20~5\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~6_combout\);

-- Location: LC_X7_Y6_N4
\array_reg[25][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][11]~regout\);

-- Location: LC_X8_Y6_N3
\array_reg[17][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[25][11]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[17][11]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(11),
	datad => \array_reg[25][11]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~0\,
	regout => \array_reg[17][11]~regout\);

-- Location: LC_X7_Y6_N2
\array_reg[29][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][11]~regout\ = DFFEAS((((\WriteData~combout\(11)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(11),
	aclr => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][11]~regout\);

-- Location: LC_X8_Y6_N9
\array_reg[21][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~1\ = (\Mux20~0\ & ((\array_reg[29][11]~regout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux20~0\ & (((array_reg[21][11] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux20~0\,
	datab => \array_reg[29][11]~regout\,
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~1\,
	regout => \array_reg[21][11]~regout\);

-- Location: LC_X7_Y4_N6
\array_reg[31][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][11]~regout\ = DFFEAS((((!\WriteData~combout\(11)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(11),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][11]~regout\);

-- Location: LC_X6_Y4_N3
\array_reg[27][11]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][11]~regout\ = DFFEAS((!\WriteData~combout\(11)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(11),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][11]~regout\);

-- Location: LC_X6_Y4_N4
\array_reg[19][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~7\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((!\array_reg[27][11]~regout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (array_reg[19][11])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(11),
	datad => \array_reg[27][11]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~7\,
	regout => \array_reg[19][11]~regout\);

-- Location: LC_X7_Y4_N9
\array_reg[23][11]\ : maxii_lcell
-- Equation(s):
-- \Mux20~8\ = (\Mux20~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][11]~regout\))) # (!\Mux20~7\ & (((array_reg[23][11] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][11]~regout\,
	datab => \Mux20~7\,
	datac => \WriteData~combout\(11),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~8\,
	regout => \array_reg[23][11]~regout\);

-- Location: LC_X10_Y6_N4
\Mux20~9\ : maxii_lcell
-- Equation(s):
-- \Mux20~9_combout\ = (\Mux20~6_combout\ & (((\Mux20~8\) # (!\ReadRegister~combout\(0))))) # (!\Mux20~6_combout\ & (\Mux20~1\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~6_combout\,
	datab => \Mux20~1\,
	datac => \Mux20~8\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~9_combout\);

-- Location: LC_X10_Y6_N9
\Mux20~20\ : maxii_lcell
-- Equation(s):
-- \Mux20~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux20~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~19_combout\,
	datac => \Mux20~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux20~20_combout\);

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[12]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(12),
	combout => \WriteData~combout\(12));

-- Location: LC_X12_Y9_N0
\array_reg[3][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][12]~regout\);

-- Location: LC_X14_Y10_N2
\array_reg[0][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][12]~regout\ = DFFEAS(((!\WriteData~combout\(12))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(12),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][12]~regout\);

-- Location: LC_X17_Y9_N2
\array_reg[1][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][12]~regout\);

-- Location: LC_X14_Y10_N9
\Mux19~14\ : maxii_lcell
-- Equation(s):
-- \Mux19~14_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((!\array_reg[1][12]~regout\))) # (!\ReadRegister~combout\(0) & (!\array_reg[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[0][12]~regout\,
	datac => \array_reg[1][12]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~14_combout\);

-- Location: LC_X14_Y10_N4
\array_reg[2][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~15\ = (\ReadRegister~combout\(1) & ((\Mux19~14_combout\ & (!\array_reg[3][12]~regout\)) # (!\Mux19~14_combout\ & ((array_reg[2][12]))))) # (!\ReadRegister~combout\(1) & (((\Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[3][12]~regout\,
	datac => \WriteData~combout\(12),
	datad => \Mux19~14_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~15\,
	regout => \array_reg[2][12]~regout\);

-- Location: LC_X14_Y11_N8
\array_reg[7][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][12]~regout\);

-- Location: LC_X14_Y11_N2
\array_reg[5][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][12]~regout\);

-- Location: LC_X18_Y8_N6
\array_reg[4][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][12]~regout\ = DFFEAS((((\WriteData~combout\(12)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(12),
	aclr => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][12]~regout\);

-- Location: LC_X18_Y11_N3
\array_reg[6][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~12\ = (\ReadRegister~combout\(1) & (((array_reg[6][12]) # (\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (\array_reg[4][12]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][12]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(12),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~12\,
	regout => \array_reg[6][12]~regout\);

-- Location: LC_X14_Y11_N5
\Mux19~13\ : maxii_lcell
-- Equation(s):
-- \Mux19~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux19~12\ & (!\array_reg[7][12]~regout\)) # (!\Mux19~12\ & ((!\array_reg[5][12]~regout\))))) # (!\ReadRegister~combout\(0) & (((\Mux19~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[7][12]~regout\,
	datab => \array_reg[5][12]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux19~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~13_combout\);

-- Location: LC_X14_Y10_N8
\Mux19~16\ : maxii_lcell
-- Equation(s):
-- \Mux19~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((\Mux19~13_combout\))) # (!\ReadRegister~combout\(2) & (\Mux19~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~15\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \Mux19~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~16_combout\);

-- Location: LC_X12_Y9_N4
\array_reg[15][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][12]~regout\);

-- Location: LC_X15_Y10_N4
\array_reg[13][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][12]~regout\);

-- Location: LC_X15_Y13_N4
\array_reg[12][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][12]~regout\ = DFFEAS((((\WriteData~combout\(12)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(12),
	aclr => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][12]~regout\);

-- Location: LC_X15_Y13_N9
\array_reg[14][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][12]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][12]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(12),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~17\,
	regout => \array_reg[14][12]~regout\);

-- Location: LC_X14_Y10_N0
\Mux19~18\ : maxii_lcell
-- Equation(s):
-- \Mux19~18_combout\ = (\Mux19~17\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[15][12]~regout\))) # (!\Mux19~17\ & (((!\array_reg[13][12]~regout\ & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][12]~regout\,
	datab => \array_reg[13][12]~regout\,
	datac => \Mux19~17\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~18_combout\);

-- Location: LC_X17_Y10_N6
\array_reg[11][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][12]~regout\ = DFFEAS(((!\WriteData~combout\(12))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(12),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][12]~regout\);

-- Location: LC_X17_Y10_N1
\array_reg[9][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][12]~regout\ = DFFEAS(((!\WriteData~combout\(12))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(12),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][12]~regout\);

-- Location: LC_X16_Y10_N9
\array_reg[8][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~10\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[9][12]~regout\))) # (!\ReadRegister~combout\(0) & (((array_reg[8][12] & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][12]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(12),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~10\,
	regout => \array_reg[8][12]~regout\);

-- Location: LC_X16_Y10_N8
\array_reg[10][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~11\ = (\Mux19~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][12]~regout\))) # (!\Mux19~10\ & (((array_reg[10][12] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][12]~regout\,
	datab => \Mux19~10\,
	datac => \WriteData~combout\(12),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~11\,
	regout => \array_reg[10][12]~regout\);

-- Location: LC_X14_Y10_N6
\Mux19~19\ : maxii_lcell
-- Equation(s):
-- \Mux19~19_combout\ = (\Mux19~16_combout\ & (((\Mux19~18_combout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux19~16_combout\ & (\ReadRegister~combout\(3) & ((\Mux19~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~16_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux19~18_combout\,
	datad => \Mux19~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~19_combout\);

-- Location: LC_X10_Y10_N8
\array_reg[18][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][12]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(12),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][12]~regout\);

-- Location: LC_X7_Y10_N0
\array_reg[26][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][12])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(12),
	datad => \array_reg[18][12]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~0\,
	regout => \array_reg[26][12]~regout\);

-- Location: LC_X10_Y11_N2
\array_reg[30][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][12]~regout\);

-- Location: LC_X10_Y11_N7
\array_reg[22][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~1\ = (\Mux19~0\ & (((!\array_reg[30][12]~regout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux19~0\ & (\ReadRegister~combout\(2) & (array_reg[22][12])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux19~0\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(12),
	datad => \array_reg[30][12]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~1\,
	regout => \array_reg[22][12]~regout\);

-- Location: LC_X7_Y9_N3
\array_reg[25][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][12]~regout\);

-- Location: LC_X7_Y9_N1
\array_reg[29][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][12]~regout\);

-- Location: LC_X7_Y12_N0
\array_reg[21][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][12]~regout\);

-- Location: LC_X7_Y12_N3
\array_reg[17][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][12]~regout\);

-- Location: LC_X7_Y10_N5
\Mux19~2\ : maxii_lcell
-- Equation(s):
-- \Mux19~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][12]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0d3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[21][12]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \array_reg[17][12]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~2_combout\);

-- Location: LC_X7_Y9_N4
\Mux19~3\ : maxii_lcell
-- Equation(s):
-- \Mux19~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux19~2_combout\ & ((!\array_reg[29][12]~regout\))) # (!\Mux19~2_combout\ & (!\array_reg[25][12]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[25][12]~regout\,
	datab => \array_reg[29][12]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~3_combout\);

-- Location: LC_X2_Y11_N5
\array_reg[16][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][12]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(12),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][12]~regout\);

-- Location: LC_X6_Y10_N7
\array_reg[24][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][12]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][12]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][12]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(12),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~4\,
	regout => \array_reg[24][12]~regout\);

-- Location: LC_X8_Y10_N6
\array_reg[28][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][12]~regout\);

-- Location: LC_X6_Y10_N2
\array_reg[20][12]\ : maxii_lcell
-- Equation(s):
-- \Mux19~5\ = (\ReadRegister~combout\(2) & ((\Mux19~4\ & ((!\array_reg[28][12]~regout\))) # (!\Mux19~4\ & (array_reg[20][12])))) # (!\ReadRegister~combout\(2) & (\Mux19~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux19~4\,
	datac => \WriteData~combout\(12),
	datad => \array_reg[28][12]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~5\,
	regout => \array_reg[20][12]~regout\);

-- Location: LC_X6_Y10_N3
\Mux19~6\ : maxii_lcell
-- Equation(s):
-- \Mux19~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux19~3_combout\)) # (!\ReadRegister~combout\(0) & ((\Mux19~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux19~3_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux19~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~6_combout\);

-- Location: LC_X1_Y10_N6
\array_reg[31][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][12]~regout\);

-- Location: LC_X1_Y10_N2
\array_reg[27][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][12]~regout\ = DFFEAS((((!\WriteData~combout\(12)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(12),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][12]~regout\);

-- Location: LC_X2_Y12_N2
\array_reg[23][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][12]~regout\ = DFFEAS((!\WriteData~combout\(12)), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(12),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][12]~regout\);

-- Location: LC_X2_Y12_N4
\array_reg[19][12]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][12]~regout\ = DFFEAS((!\WriteData~combout\(12)), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(12),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][12]~regout\);

-- Location: LC_X2_Y12_N9
\Mux19~7\ : maxii_lcell
-- Equation(s):
-- \Mux19~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][12]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[23][12]~regout\,
	datac => \array_reg[19][12]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~7_combout\);

-- Location: LC_X1_Y10_N4
\Mux19~8\ : maxii_lcell
-- Equation(s):
-- \Mux19~8_combout\ = (\ReadRegister~combout\(3) & ((\Mux19~7_combout\ & (!\array_reg[31][12]~regout\)) # (!\Mux19~7_combout\ & ((!\array_reg[27][12]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][12]~regout\,
	datab => \array_reg[27][12]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux19~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~8_combout\);

-- Location: LC_X9_Y10_N1
\Mux19~9\ : maxii_lcell
-- Equation(s):
-- \Mux19~9_combout\ = (\Mux19~6_combout\ & (((\Mux19~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux19~6_combout\ & (\Mux19~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~1\,
	datab => \Mux19~6_combout\,
	datac => \Mux19~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~9_combout\);

-- Location: LC_X10_Y10_N5
\Mux19~20\ : maxii_lcell
-- Equation(s):
-- \Mux19~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux19~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux19~19_combout\,
	datac => \Mux19~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux19~20_combout\);

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[13]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(13),
	combout => \WriteData~combout\(13));

-- Location: LC_X14_Y8_N5
\array_reg[7][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][13]~regout\);

-- Location: LC_X14_Y9_N8
\array_reg[4][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][13]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(13),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][13]~regout\);

-- Location: LC_X14_Y9_N1
\array_reg[5][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~10\ = (\ReadRegister~combout\(1) & (\ReadRegister~combout\(0))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (array_reg[5][13])) # (!\ReadRegister~combout\(0) & ((\array_reg[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(13),
	datad => \array_reg[4][13]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~10\,
	regout => \array_reg[5][13]~regout\);

-- Location: LC_X15_Y8_N1
\array_reg[6][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][13]~regout\);

-- Location: LC_X14_Y9_N3
\Mux18~11\ : maxii_lcell
-- Equation(s):
-- \Mux18~11_combout\ = (\Mux18~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[7][13]~regout\))) # (!\Mux18~10\ & (((\ReadRegister~combout\(1) & !\array_reg[6][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c7c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[7][13]~regout\,
	datab => \Mux18~10\,
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[6][13]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~11_combout\);

-- Location: LC_X14_Y5_N4
\array_reg[14][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][13]~regout\);

-- Location: LC_X14_Y5_N9
\array_reg[15][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][13]~regout\);

-- Location: LC_X13_Y8_N2
\array_reg[12][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][13]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(13),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][13]~regout\);

-- Location: LC_X13_Y8_N0
\array_reg[13][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~17\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[13][13])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(13),
	datad => \array_reg[12][13]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~17\,
	regout => \array_reg[13][13]~regout\);

-- Location: LC_X14_Y5_N6
\Mux18~18\ : maxii_lcell
-- Equation(s):
-- \Mux18~18_combout\ = (\Mux18~17\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][13]~regout\)))) # (!\Mux18~17\ & (!\array_reg[14][13]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][13]~regout\,
	datab => \array_reg[15][13]~regout\,
	datac => \Mux18~17\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~18_combout\);

-- Location: LC_X13_Y13_N1
\array_reg[0][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][13]~regout\ = DFFEAS((!\WriteData~combout\(13)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(13),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][13]~regout\);

-- Location: LC_X17_Y12_N1
\array_reg[2][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][13]~regout\);

-- Location: LC_X13_Y13_N6
\Mux18~14\ : maxii_lcell
-- Equation(s):
-- \Mux18~14_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0)) # (!\array_reg[2][13]~regout\)))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][13]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[0][13]~regout\,
	datac => \array_reg[2][13]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~14_combout\);

-- Location: LC_X12_Y12_N2
\array_reg[3][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][13]~regout\);

-- Location: LC_X13_Y13_N7
\array_reg[1][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~15\ = (\Mux18~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][13]~regout\))) # (!\Mux18~14_combout\ & (((array_reg[1][13] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux18~14_combout\,
	datab => \array_reg[3][13]~regout\,
	datac => \WriteData~combout\(13),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~15\,
	regout => \array_reg[1][13]~regout\);

-- Location: LC_X19_Y10_N5
\array_reg[11][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][13]~regout\);

-- Location: LC_X18_Y10_N9
\array_reg[10][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][13]~regout\);

-- Location: LC_X18_Y10_N2
\array_reg[8][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][13]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][13])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][13]~regout\,
	datac => \WriteData~combout\(13),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~12\,
	regout => \array_reg[8][13]~regout\);

-- Location: LC_X19_Y10_N4
\array_reg[9][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~13\ = (\Mux18~12\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][13]~regout\))) # (!\Mux18~12\ & (((array_reg[9][13] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][13]~regout\,
	datab => \Mux18~12\,
	datac => \WriteData~combout\(13),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~13\,
	regout => \array_reg[9][13]~regout\);

-- Location: LC_X14_Y13_N5
\Mux18~16\ : maxii_lcell
-- Equation(s):
-- \Mux18~16_combout\ = (\ReadRegister~combout\(3) & (((\Mux18~13\) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\Mux18~15\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux18~15\,
	datac => \Mux18~13\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~16_combout\);

-- Location: LC_X14_Y13_N6
\Mux18~19\ : maxii_lcell
-- Equation(s):
-- \Mux18~19_combout\ = (\ReadRegister~combout\(2) & ((\Mux18~16_combout\ & ((\Mux18~18_combout\))) # (!\Mux18~16_combout\ & (\Mux18~11_combout\)))) # (!\ReadRegister~combout\(2) & (((\Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux18~11_combout\,
	datac => \Mux18~18_combout\,
	datad => \Mux18~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~19_combout\);

-- Location: LC_X12_Y12_N1
\array_reg[17][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][13]~regout\ = DFFEAS((((\WriteData~combout\(13)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(13),
	aclr => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][13]~regout\);

-- Location: LC_X12_Y11_N4
\array_reg[25][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~0\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((array_reg[25][13]))) # (!\ReadRegister~combout\(3) & (\array_reg[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[17][13]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(13),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~0\,
	regout => \array_reg[25][13]~regout\);

-- Location: LC_X4_Y12_N9
\array_reg[29][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][13]~regout\ = DFFEAS(((!\WriteData~combout\(13))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(13),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][13]~regout\);

-- Location: LC_X4_Y12_N5
\array_reg[21][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~1\ = (\Mux18~0\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[29][13]~regout\))) # (!\Mux18~0\ & (((array_reg[21][13] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux18~0\,
	datab => \array_reg[29][13]~regout\,
	datac => \WriteData~combout\(13),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~1\,
	regout => \array_reg[21][13]~regout\);

-- Location: LC_X5_Y5_N2
\array_reg[26][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][13]~regout\);

-- Location: LC_X5_Y5_N5
\array_reg[30][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][13]~regout\);

-- Location: LC_X5_Y6_N9
\array_reg[22][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][13]~regout\ = DFFEAS(((!\WriteData~combout\(13))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(13),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][13]~regout\);

-- Location: LC_X5_Y6_N1
\array_reg[18][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][13]~regout\ = DFFEAS(((!\WriteData~combout\(13))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(13),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][13]~regout\);

-- Location: LC_X5_Y6_N3
\Mux18~2\ : maxii_lcell
-- Equation(s):
-- \Mux18~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[22][13]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b0b5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[22][13]~regout\,
	datac => \ReadRegister~combout\(2),
	datad => \array_reg[18][13]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~2_combout\);

-- Location: LC_X5_Y6_N4
\Mux18~3\ : maxii_lcell
-- Equation(s):
-- \Mux18~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux18~2_combout\ & ((!\array_reg[30][13]~regout\))) # (!\Mux18~2_combout\ & (!\array_reg[26][13]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[26][13]~regout\,
	datab => \array_reg[30][13]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~3_combout\);

-- Location: LC_X3_Y11_N6
\array_reg[28][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][13]~regout\ = DFFEAS(((!\WriteData~combout\(13))), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(13),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][13]~regout\);

-- Location: LC_X4_Y11_N8
\array_reg[16][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][13]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(13),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][13]~regout\);

-- Location: LC_X4_Y11_N1
\array_reg[20][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~4\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (array_reg[20][13])) # (!\ReadRegister~combout\(2) & ((\array_reg[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(13),
	datad => \array_reg[16][13]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~4\,
	regout => \array_reg[20][13]~regout\);

-- Location: LC_X3_Y11_N0
\array_reg[24][13]\ : maxii_lcell
-- Equation(s):
-- \Mux18~5\ = (\ReadRegister~combout\(3) & ((\Mux18~4\ & (!\array_reg[28][13]~regout\)) # (!\Mux18~4\ & ((array_reg[24][13]))))) # (!\ReadRegister~combout\(3) & (((\Mux18~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[28][13]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(13),
	datad => \Mux18~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~5\,
	regout => \array_reg[24][13]~regout\);

-- Location: LC_X4_Y12_N2
\Mux18~6\ : maxii_lcell
-- Equation(s):
-- \Mux18~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux18~3_combout\)) # (!\ReadRegister~combout\(1) & ((\Mux18~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~3_combout\,
	datab => \Mux18~5\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~6_combout\);

-- Location: LC_X2_Y13_N4
\array_reg[31][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][13]~regout\);

-- Location: LC_X2_Y13_N8
\array_reg[27][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][13]~regout\);

-- Location: LC_X2_Y12_N5
\array_reg[19][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][13]~regout\);

-- Location: LC_X2_Y13_N7
\Mux18~7\ : maxii_lcell
-- Equation(s):
-- \Mux18~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][13]~regout\))) # (!\ReadRegister~combout\(3) & (((!\array_reg[19][13]~regout\ & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][13]~regout\,
	datab => \array_reg[19][13]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~7_combout\);

-- Location: LC_X2_Y12_N6
\array_reg[23][13]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][13]~regout\ = DFFEAS((((!\WriteData~combout\(13)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(13),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][13]~regout\);

-- Location: LC_X2_Y13_N5
\Mux18~8\ : maxii_lcell
-- Equation(s):
-- \Mux18~8_combout\ = (\Mux18~7_combout\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][13]~regout\))) # (!\Mux18~7_combout\ & (((!\array_reg[23][13]~regout\ & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][13]~regout\,
	datab => \Mux18~7_combout\,
	datac => \array_reg[23][13]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~8_combout\);

-- Location: LC_X4_Y12_N0
\Mux18~9\ : maxii_lcell
-- Equation(s):
-- \Mux18~9_combout\ = (\Mux18~6_combout\ & (((\Mux18~8_combout\) # (!\ReadRegister~combout\(0))))) # (!\Mux18~6_combout\ & (\Mux18~1\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~1\,
	datab => \Mux18~6_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux18~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~9_combout\);

-- Location: LC_X14_Y13_N1
\Mux18~20\ : maxii_lcell
-- Equation(s):
-- \Mux18~20_combout\ = (\ReadRegister~combout\(4) & (((\Mux18~9_combout\)))) # (!\ReadRegister~combout\(4) & (\Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~19_combout\,
	datab => \Mux18~9_combout\,
	datac => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux18~20_combout\);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[14]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(14),
	combout => \WriteData~combout\(14));

-- Location: LC_X10_Y4_N7
\array_reg[0][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][14]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(14),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][14]~regout\);

-- Location: LC_X10_Y4_N0
\array_reg[1][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~14\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[1][14])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[0][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(14),
	datad => \array_reg[0][14]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~14\,
	regout => \array_reg[1][14]~regout\);

-- Location: LC_X15_Y6_N6
\array_reg[3][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][14]~regout\ = DFFEAS((((\WriteData~combout\(14)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(14),
	aclr => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][14]~regout\);

-- Location: LC_X11_Y4_N3
\array_reg[2][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~15\ = (\Mux17~14\ & (((\array_reg[3][14]~regout\)) # (!\ReadRegister~combout\(1)))) # (!\Mux17~14\ & (\ReadRegister~combout\(1) & (array_reg[2][14])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux17~14\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(14),
	datad => \array_reg[3][14]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~15\,
	regout => \array_reg[2][14]~regout\);

-- Location: LC_X11_Y8_N1
\array_reg[4][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][14]~regout\);

-- Location: LC_X11_Y5_N5
\array_reg[6][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][14]~regout\ = DFFEAS(((!\WriteData~combout\(14))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][14]~regout\);

-- Location: LC_X13_Y5_N8
\Mux17~12\ : maxii_lcell
-- Equation(s):
-- \Mux17~12_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0)) # (!\array_reg[6][14]~regout\)))) # (!\ReadRegister~combout\(1) & (!\array_reg[4][14]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[4][14]~regout\,
	datac => \array_reg[6][14]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~12_combout\);

-- Location: LC_X13_Y5_N0
\array_reg[7][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][14]~regout\ = DFFEAS(((!\WriteData~combout\(14))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][14]~regout\);

-- Location: LC_X13_Y5_N7
\array_reg[5][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][14]~regout\ = DFFEAS(((!\WriteData~combout\(14))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][14]~regout\);

-- Location: LC_X13_Y5_N9
\Mux17~13\ : maxii_lcell
-- Equation(s):
-- \Mux17~13_combout\ = (\Mux17~12_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[7][14]~regout\))) # (!\Mux17~12_combout\ & (((!\array_reg[5][14]~regout\ & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~12_combout\,
	datab => \array_reg[7][14]~regout\,
	datac => \array_reg[5][14]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~13_combout\);

-- Location: LC_X13_Y5_N3
\Mux17~16\ : maxii_lcell
-- Equation(s):
-- \Mux17~16_combout\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((\Mux17~13_combout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & (\Mux17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \Mux17~15\,
	datad => \Mux17~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~16_combout\);

-- Location: LC_X14_Y5_N7
\array_reg[15][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][14]~regout\);

-- Location: LC_X11_Y8_N9
\array_reg[13][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][14]~regout\);

-- Location: LC_X14_Y5_N1
\array_reg[14][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][14]~regout\);

-- Location: LC_X13_Y6_N5
\array_reg[12][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][14]~regout\);

-- Location: LC_X13_Y5_N6
\Mux17~17\ : maxii_lcell
-- Equation(s):
-- \Mux17~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][14]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0d3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][14]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[12][14]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~17_combout\);

-- Location: LC_X13_Y5_N5
\Mux17~18\ : maxii_lcell
-- Equation(s):
-- \Mux17~18_combout\ = (\Mux17~17_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[15][14]~regout\))) # (!\Mux17~17_combout\ & (((!\array_reg[13][14]~regout\ & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][14]~regout\,
	datab => \array_reg[13][14]~regout\,
	datac => \Mux17~17_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~18_combout\);

-- Location: LC_X12_Y8_N1
\array_reg[11][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][14]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(14),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][14]~regout\);

-- Location: LC_X12_Y7_N0
\array_reg[8][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][14]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(14),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][14]~regout\);

-- Location: LC_X12_Y7_N6
\array_reg[9][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][14]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][14]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[8][14]~regout\,
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~10\,
	regout => \array_reg[9][14]~regout\);

-- Location: LC_X13_Y7_N5
\array_reg[10][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~11\ = (\Mux17~10\ & ((\array_reg[11][14]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux17~10\ & (((array_reg[10][14] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][14]~regout\,
	datab => \Mux17~10\,
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~11\,
	regout => \array_reg[10][14]~regout\);

-- Location: LC_X13_Y5_N4
\Mux17~19\ : maxii_lcell
-- Equation(s):
-- \Mux17~19_combout\ = (\Mux17~16_combout\ & (((\Mux17~18_combout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux17~16_combout\ & (\ReadRegister~combout\(3) & ((\Mux17~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~16_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux17~18_combout\,
	datad => \Mux17~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~19_combout\);

-- Location: LC_X6_Y8_N6
\array_reg[22][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][14]~regout\ = DFFEAS(((!\WriteData~combout\(14))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][14]~regout\);

-- Location: LC_X5_Y8_N3
\array_reg[18][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][14]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(14),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][14]~regout\);

-- Location: LC_X5_Y8_N7
\array_reg[26][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~0\ = (\ReadRegister~combout\(3) & (((array_reg[26][14]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[18][14]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][14]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~0\,
	regout => \array_reg[26][14]~regout\);

-- Location: LC_X6_Y8_N0
\array_reg[30][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~1\ = (\Mux17~0\ & (((array_reg[30][14]) # (!\ReadRegister~combout\(2))))) # (!\Mux17~0\ & (!\array_reg[22][14]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[22][14]~regout\,
	datab => \Mux17~0\,
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~1\,
	regout => \array_reg[30][14]~regout\);

-- Location: LC_X6_Y6_N8
\array_reg[29][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][14]~regout\ = DFFEAS((!\WriteData~combout\(14)), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][14]~regout\);

-- Location: LC_X8_Y6_N5
\array_reg[21][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][14]~regout\ = DFFEAS((!\WriteData~combout\(14)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][14]~regout\);

-- Location: LC_X8_Y6_N2
\array_reg[17][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][14]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[17][14])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[21][14]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~2\,
	regout => \array_reg[17][14]~regout\);

-- Location: LC_X6_Y6_N1
\array_reg[25][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~3\ = (\ReadRegister~combout\(3) & ((\Mux17~2\ & (!\array_reg[29][14]~regout\)) # (!\Mux17~2\ & ((array_reg[25][14]))))) # (!\ReadRegister~combout\(3) & (((\Mux17~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][14]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(14),
	datad => \Mux17~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~3\,
	regout => \array_reg[25][14]~regout\);

-- Location: LC_X3_Y6_N7
\array_reg[20][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][14]~regout\ = DFFEAS((!\WriteData~combout\(14)), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(14),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][14]~regout\);

-- Location: LC_X3_Y6_N6
\array_reg[16][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][14]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(14),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][14]~regout\);

-- Location: LC_X3_Y5_N2
\array_reg[24][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][14]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][14]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[16][14]~regout\,
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~4\,
	regout => \array_reg[24][14]~regout\);

-- Location: LC_X3_Y5_N3
\array_reg[28][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~5\ = (\Mux17~4\ & (((array_reg[28][14]) # (!\ReadRegister~combout\(2))))) # (!\Mux17~4\ & (!\array_reg[20][14]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[20][14]~regout\,
	datab => \Mux17~4\,
	datac => \WriteData~combout\(14),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~5\,
	regout => \array_reg[28][14]~regout\);

-- Location: LC_X6_Y6_N9
\Mux17~6\ : maxii_lcell
-- Equation(s):
-- \Mux17~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux17~3\)) # (!\ReadRegister~combout\(0) & ((\Mux17~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux17~3\,
	datac => \Mux17~5\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~6_combout\);

-- Location: LC_X1_Y9_N4
\array_reg[23][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][14]~regout\);

-- Location: LC_X3_Y9_N6
\array_reg[19][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~7\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((!\array_reg[23][14]~regout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & (array_reg[19][14])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(14),
	datad => \array_reg[23][14]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~7\,
	regout => \array_reg[19][14]~regout\);

-- Location: LC_X2_Y8_N5
\array_reg[31][14]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][14]~regout\ = DFFEAS((((!\WriteData~combout\(14)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(14),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][14]~regout\);

-- Location: LC_X3_Y9_N2
\array_reg[27][14]\ : maxii_lcell
-- Equation(s):
-- \Mux17~8\ = (\Mux17~7\ & (((!\array_reg[31][14]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux17~7\ & (\ReadRegister~combout\(3) & (array_reg[27][14])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux17~7\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(14),
	datad => \array_reg[31][14]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~8\,
	regout => \array_reg[27][14]~regout\);

-- Location: LC_X6_Y6_N0
\Mux17~9\ : maxii_lcell
-- Equation(s):
-- \Mux17~9_combout\ = (\Mux17~6_combout\ & (((\Mux17~8\) # (!\ReadRegister~combout\(1))))) # (!\Mux17~6_combout\ & (\Mux17~1\ & (\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1\,
	datab => \Mux17~6_combout\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux17~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~9_combout\);

-- Location: LC_X6_Y6_N6
\Mux17~20\ : maxii_lcell
-- Equation(s):
-- \Mux17~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux17~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux17~19_combout\,
	datac => \Mux17~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux17~20_combout\);

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[15]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(15),
	combout => \WriteData~combout\(15));

-- Location: LC_X12_Y11_N7
\array_reg[25][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][15]~regout\ = DFFEAS((!\WriteData~combout\(15)), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][15]~regout\);

-- Location: LC_X12_Y10_N5
\array_reg[17][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~0\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((!\array_reg[25][15]~regout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (array_reg[17][15])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(15),
	datad => \array_reg[25][15]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~0\,
	regout => \array_reg[17][15]~regout\);

-- Location: LC_X13_Y10_N8
\array_reg[29][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][15]~regout\);

-- Location: LC_X12_Y10_N1
\array_reg[21][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~1\ = (\Mux16~0\ & (((!\array_reg[29][15]~regout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux16~0\ & (\ReadRegister~combout\(2) & (array_reg[21][15])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~0\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(15),
	datad => \array_reg[29][15]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~1\,
	regout => \array_reg[21][15]~regout\);

-- Location: LC_X3_Y9_N9
\array_reg[27][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][15]~regout\ = DFFEAS((!\WriteData~combout\(15)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][15]~regout\);

-- Location: LC_X3_Y9_N1
\array_reg[19][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~7\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[27][15]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[19][15]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(15),
	datad => \array_reg[27][15]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~7\,
	regout => \array_reg[19][15]~regout\);

-- Location: LC_X2_Y9_N1
\array_reg[31][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][15]~regout\ = DFFEAS(((!\WriteData~combout\(15))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][15]~regout\);

-- Location: LC_X2_Y9_N9
\array_reg[23][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~8\ = (\Mux16~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][15]~regout\))) # (!\Mux16~7\ & (((array_reg[23][15] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~7\,
	datab => \array_reg[31][15]~regout\,
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~8\,
	regout => \array_reg[23][15]~regout\);

-- Location: LC_X3_Y7_N8
\array_reg[16][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][15]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(15),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][15]~regout\);

-- Location: LC_X3_Y7_N9
\array_reg[20][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][15]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][15]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~4\,
	regout => \array_reg[20][15]~regout\);

-- Location: LC_X4_Y7_N8
\array_reg[24][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][15]~regout\ = DFFEAS((!\WriteData~combout\(15)), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][15]~regout\);

-- Location: LC_X4_Y7_N1
\array_reg[28][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~5\ = (\Mux16~4\ & (((array_reg[28][15])) # (!\ReadRegister~combout\(3)))) # (!\Mux16~4\ & (\ReadRegister~combout\(3) & ((!\array_reg[24][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(15),
	datad => \array_reg[24][15]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~5\,
	regout => \array_reg[28][15]~regout\);

-- Location: LC_X5_Y8_N5
\array_reg[18][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][15]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(15),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][15]~regout\);

-- Location: LC_X6_Y8_N3
\array_reg[22][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][15]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][15]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~2\,
	regout => \array_reg[22][15]~regout\);

-- Location: LC_X7_Y10_N6
\array_reg[26][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][15]~regout\);

-- Location: LC_X6_Y8_N7
\array_reg[30][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~3\ = (\Mux16~2\ & (((array_reg[30][15])) # (!\ReadRegister~combout\(3)))) # (!\Mux16~2\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(15),
	datad => \array_reg[26][15]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~3\,
	regout => \array_reg[30][15]~regout\);

-- Location: LC_X4_Y8_N2
\Mux16~6\ : maxii_lcell
-- Equation(s):
-- \Mux16~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux16~3\))) # (!\ReadRegister~combout\(1) & (\Mux16~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux16~5\,
	datac => \Mux16~3\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~6_combout\);

-- Location: LC_X5_Y10_N8
\Mux16~9\ : maxii_lcell
-- Equation(s):
-- \Mux16~9_combout\ = (\Mux16~6_combout\ & (((\Mux16~8\) # (!\ReadRegister~combout\(0))))) # (!\Mux16~6_combout\ & (\Mux16~1\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~1\,
	datab => \Mux16~8\,
	datac => \Mux16~6_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~9_combout\);

-- Location: LC_X14_Y4_N9
\array_reg[13][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][15]~regout\ = DFFEAS(((!\WriteData~combout\(15))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][15]~regout\);

-- Location: LC_X14_Y4_N6
\array_reg[12][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][15]~regout\ = DFFEAS(((!\WriteData~combout\(15))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][15]~regout\);

-- Location: LC_X14_Y4_N3
\Mux16~17\ : maxii_lcell
-- Equation(s):
-- \Mux16~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[13][15]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[12][15]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[13][15]~regout\,
	datac => \array_reg[12][15]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~17_combout\);

-- Location: LC_X14_Y5_N8
\array_reg[14][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][15]~regout\);

-- Location: LC_X14_Y5_N3
\array_reg[15][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][15]~regout\);

-- Location: LC_X14_Y4_N7
\Mux16~18\ : maxii_lcell
-- Equation(s):
-- \Mux16~18_combout\ = (\Mux16~17_combout\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][15]~regout\)))) # (!\Mux16~17_combout\ & (!\array_reg[14][15]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~17_combout\,
	datab => \array_reg[14][15]~regout\,
	datac => \array_reg[15][15]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~18_combout\);

-- Location: LC_X19_Y4_N1
\array_reg[0][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][15]~regout\ = DFFEAS((!\WriteData~combout\(15)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][15]~regout\);

-- Location: LC_X19_Y4_N8
\array_reg[2][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~14\ = (\ReadRegister~combout\(1) & (((array_reg[2][15]) # (\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][15]~regout\ & ((!\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aab1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[0][15]~regout\,
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~14\,
	regout => \array_reg[2][15]~regout\);

-- Location: LC_X15_Y4_N2
\array_reg[3][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][15]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(15),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][15]~regout\);

-- Location: LC_X16_Y4_N5
\array_reg[1][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~15\ = (\Mux16~14\ & ((\array_reg[3][15]~regout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux16~14\ & (((array_reg[1][15] & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~14\,
	datab => \array_reg[3][15]~regout\,
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~15\,
	regout => \array_reg[1][15]~regout\);

-- Location: LC_X19_Y10_N1
\array_reg[11][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][15]~regout\);

-- Location: LC_X17_Y10_N4
\array_reg[9][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][15]~regout\ = DFFEAS((!\WriteData~combout\(15)), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(15),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][15]~regout\);

-- Location: LC_X19_Y12_N4
\array_reg[10][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][15]~regout\);

-- Location: LC_X19_Y12_N6
\array_reg[8][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][15]~regout\ = DFFEAS((((!\WriteData~combout\(15)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(15),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][15]~regout\);

-- Location: LC_X19_Y12_N2
\Mux16~12\ : maxii_lcell
-- Equation(s):
-- \Mux16~12_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))) # (!\array_reg[10][15]~regout\))) # (!\ReadRegister~combout\(1) & (((!\array_reg[8][15]~regout\ & !\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[10][15]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \array_reg[8][15]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~12_combout\);

-- Location: LC_X17_Y10_N2
\Mux16~13\ : maxii_lcell
-- Equation(s):
-- \Mux16~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux16~12_combout\ & (!\array_reg[11][15]~regout\)) # (!\Mux16~12_combout\ & ((!\array_reg[9][15]~regout\))))) # (!\ReadRegister~combout\(0) & (((\Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[11][15]~regout\,
	datac => \array_reg[9][15]~regout\,
	datad => \Mux16~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~13_combout\);

-- Location: LC_X16_Y4_N7
\Mux16~16\ : maxii_lcell
-- Equation(s):
-- \Mux16~16_combout\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((\Mux16~13_combout\)))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & (\Mux16~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \Mux16~15\,
	datad => \Mux16~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~16_combout\);

-- Location: LC_X16_Y3_N6
\array_reg[4][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][15]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(15),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][15]~regout\);

-- Location: LC_X17_Y5_N4
\array_reg[5][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][15]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][15]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][15]~regout\,
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~10\,
	regout => \array_reg[5][15]~regout\);

-- Location: LC_X18_Y5_N4
\array_reg[7][15]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][15]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(15),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][15]~regout\);

-- Location: LC_X17_Y5_N5
\array_reg[6][15]\ : maxii_lcell
-- Equation(s):
-- \Mux16~11\ = (\Mux16~10\ & ((\array_reg[7][15]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux16~10\ & (((array_reg[6][15] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux16~10\,
	datab => \array_reg[7][15]~regout\,
	datac => \WriteData~combout\(15),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~11\,
	regout => \array_reg[6][15]~regout\);

-- Location: LC_X14_Y4_N8
\Mux16~19\ : maxii_lcell
-- Equation(s):
-- \Mux16~19_combout\ = (\ReadRegister~combout\(2) & ((\Mux16~16_combout\ & (\Mux16~18_combout\)) # (!\Mux16~16_combout\ & ((\Mux16~11\))))) # (!\ReadRegister~combout\(2) & (((\Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux16~18_combout\,
	datac => \Mux16~16_combout\,
	datad => \Mux16~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~19_combout\);

-- Location: LC_X13_Y10_N3
\Mux16~20\ : maxii_lcell
-- Equation(s):
-- \Mux16~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux16~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~9_combout\,
	datab => \Mux16~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux16~20_combout\);

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[16]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(16),
	combout => \WriteData~combout\(16));

-- Location: LC_X10_Y11_N8
\array_reg[30][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][16]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(16),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][16]~regout\);

-- Location: LC_X11_Y9_N2
\array_reg[18][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][16]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(16),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][16]~regout\);

-- Location: LC_X11_Y9_N6
\array_reg[26][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][16])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(16),
	datad => \array_reg[18][16]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~0\,
	regout => \array_reg[26][16]~regout\);

-- Location: LC_X10_Y11_N4
\array_reg[22][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~1\ = (\ReadRegister~combout\(2) & ((\Mux15~0\ & (\array_reg[30][16]~regout\)) # (!\Mux15~0\ & ((array_reg[22][16]))))) # (!\ReadRegister~combout\(2) & (((\Mux15~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[30][16]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(16),
	datad => \Mux15~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~1\,
	regout => \array_reg[22][16]~regout\);

-- Location: LC_X8_Y11_N3
\array_reg[16][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][16]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(16),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][16]~regout\);

-- Location: LC_X8_Y11_N8
\array_reg[24][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][16]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][16]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][16]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~4\,
	regout => \array_reg[24][16]~regout\);

-- Location: LC_X5_Y9_N7
\array_reg[28][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][16]~regout\);

-- Location: LC_X5_Y9_N2
\array_reg[20][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~5\ = (\Mux15~4\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[28][16]~regout\))) # (!\Mux15~4\ & (((array_reg[20][16] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux15~4\,
	datab => \array_reg[28][16]~regout\,
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~5\,
	regout => \array_reg[20][16]~regout\);

-- Location: LC_X4_Y13_N2
\array_reg[25][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][16]~regout\);

-- Location: LC_X5_Y13_N3
\array_reg[21][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][16]~regout\);

-- Location: LC_X5_Y12_N0
\array_reg[17][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][16]~regout\);

-- Location: LC_X5_Y13_N8
\Mux15~2\ : maxii_lcell
-- Equation(s):
-- \Mux15~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][16]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[21][16]~regout\,
	datab => \array_reg[17][16]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~2_combout\);

-- Location: LC_X5_Y13_N9
\array_reg[29][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~3\ = (\ReadRegister~combout\(3) & ((\Mux15~2_combout\ & ((array_reg[29][16]))) # (!\Mux15~2_combout\ & (!\array_reg[25][16]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][16]~regout\,
	datac => \WriteData~combout\(16),
	datad => \Mux15~2_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~3\,
	regout => \array_reg[29][16]~regout\);

-- Location: LC_X5_Y13_N7
\Mux15~6\ : maxii_lcell
-- Equation(s):
-- \Mux15~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (\Mux15~3\)))) # (!\ReadRegister~combout\(0) & (\Mux15~5\ & (!\ReadRegister~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux15~5\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux15~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~6_combout\);

-- Location: LC_X6_Y13_N6
\array_reg[27][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][16]~regout\);

-- Location: LC_X6_Y12_N4
\array_reg[23][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][16]~regout\);

-- Location: LC_X6_Y12_N9
\array_reg[19][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][16]~regout\);

-- Location: LC_X6_Y12_N5
\Mux15~7\ : maxii_lcell
-- Equation(s):
-- \Mux15~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][16]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][16]~regout\,
	datab => \array_reg[19][16]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~7_combout\);

-- Location: LC_X6_Y13_N8
\array_reg[31][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][16]~regout\);

-- Location: LC_X6_Y13_N0
\Mux15~8\ : maxii_lcell
-- Equation(s):
-- \Mux15~8_combout\ = (\Mux15~7_combout\ & (((!\array_reg[31][16]~regout\) # (!\ReadRegister~combout\(3))))) # (!\Mux15~7_combout\ & (!\array_reg[27][16]~regout\ & (\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1cdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][16]~regout\,
	datab => \Mux15~7_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[31][16]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~8_combout\);

-- Location: LC_X6_Y13_N4
\Mux15~9\ : maxii_lcell
-- Equation(s):
-- \Mux15~9_combout\ = (\Mux15~6_combout\ & (((\Mux15~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux15~6_combout\ & (\Mux15~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~1\,
	datab => \Mux15~6_combout\,
	datac => \Mux15~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~9_combout\);

-- Location: LC_X15_Y12_N8
\array_reg[15][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][16]~regout\);

-- Location: LC_X15_Y13_N5
\array_reg[12][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][16]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(16),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][16]~regout\);

-- Location: LC_X15_Y13_N2
\array_reg[14][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][16]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][16]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~17\,
	regout => \array_reg[14][16]~regout\);

-- Location: LC_X16_Y13_N6
\array_reg[13][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][16]~regout\);

-- Location: LC_X15_Y13_N3
\Mux15~18\ : maxii_lcell
-- Equation(s):
-- \Mux15~18_combout\ = (\Mux15~17\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[15][16]~regout\))) # (!\Mux15~17\ & (((!\array_reg[13][16]~regout\ & \ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][16]~regout\,
	datab => \Mux15~17\,
	datac => \array_reg[13][16]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~18_combout\);

-- Location: LC_X10_Y13_N3
\array_reg[3][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][16]~regout\);

-- Location: LC_X13_Y13_N3
\array_reg[1][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][16]~regout\);

-- Location: LC_X13_Y13_N8
\array_reg[0][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][16]~regout\);

-- Location: LC_X13_Y13_N5
\Mux15~14\ : maxii_lcell
-- Equation(s):
-- \Mux15~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[1][16]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[0][16]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[1][16]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[0][16]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~14_combout\);

-- Location: LC_X10_Y13_N8
\array_reg[2][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~15\ = (\Mux15~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][16]~regout\))) # (!\Mux15~14_combout\ & (((array_reg[2][16] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][16]~regout\,
	datab => \Mux15~14_combout\,
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~15\,
	regout => \array_reg[2][16]~regout\);

-- Location: LC_X14_Y12_N4
\array_reg[4][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][16]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(16),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][16]~regout\);

-- Location: LC_X14_Y12_N6
\array_reg[6][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~12\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (array_reg[6][16])) # (!\ReadRegister~combout\(1) & ((\array_reg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(16),
	datad => \array_reg[4][16]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~12\,
	regout => \array_reg[6][16]~regout\);

-- Location: LC_X14_Y11_N7
\array_reg[5][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][16]~regout\);

-- Location: LC_X14_Y11_N9
\array_reg[7][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][16]~regout\ = DFFEAS((!\WriteData~combout\(16)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(16),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][16]~regout\);

-- Location: LC_X14_Y11_N6
\Mux15~13\ : maxii_lcell
-- Equation(s):
-- \Mux15~13_combout\ = (\Mux15~12\ & (((!\array_reg[7][16]~regout\) # (!\ReadRegister~combout\(0))))) # (!\Mux15~12\ & (!\array_reg[5][16]~regout\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1aba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~12\,
	datab => \array_reg[5][16]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[7][16]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~13_combout\);

-- Location: LC_X14_Y13_N7
\Mux15~16\ : maxii_lcell
-- Equation(s):
-- \Mux15~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (\Mux15~13_combout\)))) # (!\ReadRegister~combout\(2) & (\Mux15~15\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux15~15\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux15~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~16_combout\);

-- Location: LC_X17_Y10_N8
\array_reg[9][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][16]~regout\);

-- Location: LC_X18_Y10_N5
\array_reg[8][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~10\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[9][16]~regout\))) # (!\ReadRegister~combout\(0) & (((array_reg[8][16] & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[9][16]~regout\,
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~10\,
	regout => \array_reg[8][16]~regout\);

-- Location: LC_X17_Y10_N7
\array_reg[11][16]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][16]~regout\ = DFFEAS((((!\WriteData~combout\(16)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(16),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][16]~regout\);

-- Location: LC_X18_Y10_N8
\array_reg[10][16]\ : maxii_lcell
-- Equation(s):
-- \Mux15~11\ = (\Mux15~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][16]~regout\))) # (!\Mux15~10\ & (((array_reg[10][16] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux15~10\,
	datab => \array_reg[11][16]~regout\,
	datac => \WriteData~combout\(16),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~11\,
	regout => \array_reg[10][16]~regout\);

-- Location: LC_X14_Y13_N9
\Mux15~19\ : maxii_lcell
-- Equation(s):
-- \Mux15~19_combout\ = (\Mux15~16_combout\ & ((\Mux15~18_combout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux15~16_combout\ & (((\ReadRegister~combout\(3) & \Mux15~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~18_combout\,
	datab => \Mux15~16_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux15~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~19_combout\);

-- Location: LC_X14_Y13_N2
\Mux15~20\ : maxii_lcell
-- Equation(s):
-- \Mux15~20_combout\ = (\ReadRegister~combout\(4) & (\Mux15~9_combout\)) # (!\ReadRegister~combout\(4) & (((\Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(4),
	datab => \Mux15~9_combout\,
	datad => \Mux15~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux15~20_combout\);

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[17]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(17),
	combout => \WriteData~combout\(17));

-- Location: LC_X20_Y9_N6
\array_reg[3][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][17]~regout\);

-- Location: LC_X20_Y5_N5
\array_reg[2][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][17]~regout\);

-- Location: LC_X20_Y5_N3
\array_reg[0][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][17]~regout\);

-- Location: LC_X20_Y5_N8
\Mux14~14\ : maxii_lcell
-- Equation(s):
-- \Mux14~14_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))) # (!\array_reg[2][17]~regout\))) # (!\ReadRegister~combout\(1) & (((!\ReadRegister~combout\(0) & !\array_reg[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[2][17]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[0][17]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~14_combout\);

-- Location: LC_X20_Y9_N9
\array_reg[1][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~15\ = (\Mux14~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][17]~regout\))) # (!\Mux14~14_combout\ & (((array_reg[1][17] & \ReadRegister~combout\(0)))))
-- \array_reg[1][17]~regout\ = DFFEAS(\Mux14~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][17]~regout\,
	datab => \Mux14~14_combout\,
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~15\,
	regout => \array_reg[1][17]~regout\);

-- Location: LC_X10_Y10_N9
\array_reg[11][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][17]~regout\);

-- Location: LC_X13_Y7_N3
\array_reg[10][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][17]~regout\ = DFFEAS(((!\WriteData~combout\(17))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][17]~regout\);

-- Location: LC_X13_Y7_N1
\array_reg[8][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~12\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[10][17]~regout\))) # (!\ReadRegister~combout\(1) & (array_reg[8][17]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(17),
	datad => \array_reg[10][17]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~12\,
	regout => \array_reg[8][17]~regout\);

-- Location: LC_X12_Y7_N5
\array_reg[9][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~13\ = (\ReadRegister~combout\(0) & ((\Mux14~12\ & (!\array_reg[11][17]~regout\)) # (!\Mux14~12\ & ((array_reg[9][17]))))) # (!\ReadRegister~combout\(0) & (((\Mux14~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[11][17]~regout\,
	datac => \WriteData~combout\(17),
	datad => \Mux14~12\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~13\,
	regout => \array_reg[9][17]~regout\);

-- Location: LC_X12_Y5_N1
\Mux14~16\ : maxii_lcell
-- Equation(s):
-- \Mux14~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((\Mux14~13\))) # (!\ReadRegister~combout\(3) & (\Mux14~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux14~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~16_combout\);

-- Location: LC_X11_Y5_N4
\array_reg[7][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][17]~regout\);

-- Location: LC_X11_Y5_N1
\array_reg[6][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][17]~regout\);

-- Location: LC_X14_Y9_N7
\array_reg[4][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][17]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(17),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][17]~regout\);

-- Location: LC_X14_Y9_N4
\array_reg[5][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][17]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[4][17]~regout\,
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~10\,
	regout => \array_reg[5][17]~regout\);

-- Location: LC_X11_Y5_N7
\Mux14~11\ : maxii_lcell
-- Equation(s):
-- \Mux14~11_combout\ = (\Mux14~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[7][17]~regout\))) # (!\Mux14~10\ & (((!\array_reg[6][17]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[7][17]~regout\,
	datab => \array_reg[6][17]~regout\,
	datac => \Mux14~10\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~11_combout\);

-- Location: LC_X15_Y5_N4
\array_reg[15][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][17]~regout\);

-- Location: LC_X13_Y4_N1
\array_reg[14][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][17]~regout\);

-- Location: LC_X16_Y6_N7
\array_reg[12][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][17]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(17),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][17]~regout\);

-- Location: LC_X16_Y6_N1
\array_reg[13][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][17]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][17]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][17]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~17\,
	regout => \array_reg[13][17]~regout\);

-- Location: LC_X13_Y5_N2
\Mux14~18\ : maxii_lcell
-- Equation(s):
-- \Mux14~18_combout\ = (\ReadRegister~combout\(1) & ((\Mux14~17\ & (!\array_reg[15][17]~regout\)) # (!\Mux14~17\ & ((!\array_reg[14][17]~regout\))))) # (!\ReadRegister~combout\(1) & (((\Mux14~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][17]~regout\,
	datab => \array_reg[14][17]~regout\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux14~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~18_combout\);

-- Location: LC_X11_Y5_N2
\Mux14~19\ : maxii_lcell
-- Equation(s):
-- \Mux14~19_combout\ = (\Mux14~16_combout\ & (((\Mux14~18_combout\) # (!\ReadRegister~combout\(2))))) # (!\Mux14~16_combout\ & (\Mux14~11_combout\ & (\ReadRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~16_combout\,
	datab => \Mux14~11_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux14~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~19_combout\);

-- Location: LC_X3_Y8_N2
\array_reg[30][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][17]~regout\);

-- Location: LC_X10_Y10_N7
\array_reg[18][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][17]~regout\);

-- Location: LC_X8_Y8_N3
\array_reg[22][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][17]~regout\);

-- Location: LC_X8_Y8_N2
\Mux14~2\ : maxii_lcell
-- Equation(s):
-- \Mux14~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (!\array_reg[22][17]~regout\)))) # (!\ReadRegister~combout\(2) & (!\array_reg[18][17]~regout\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a1ab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[18][17]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[22][17]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~2_combout\);

-- Location: LC_X3_Y8_N8
\array_reg[26][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][17]~regout\);

-- Location: LC_X3_Y8_N5
\Mux14~3\ : maxii_lcell
-- Equation(s):
-- \Mux14~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux14~2_combout\ & (!\array_reg[30][17]~regout\)) # (!\Mux14~2_combout\ & ((!\array_reg[26][17]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[30][17]~regout\,
	datac => \Mux14~2_combout\,
	datad => \array_reg[26][17]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~3_combout\);

-- Location: LC_X4_Y11_N2
\array_reg[16][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][17]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(17),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][17]~regout\);

-- Location: LC_X4_Y11_N6
\array_reg[20][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][17]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[16][17]~regout\,
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~4\,
	regout => \array_reg[20][17]~regout\);

-- Location: LC_X3_Y10_N5
\array_reg[28][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][17]~regout\ = DFFEAS((((\WriteData~combout\(17)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(17),
	aclr => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][17]~regout\);

-- Location: LC_X4_Y9_N9
\array_reg[24][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~5\ = (\Mux14~4\ & (((\array_reg[28][17]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux14~4\ & (\ReadRegister~combout\(3) & (array_reg[24][17])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux14~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(17),
	datad => \array_reg[28][17]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~5\,
	regout => \array_reg[24][17]~regout\);

-- Location: LC_X4_Y9_N6
\Mux14~6\ : maxii_lcell
-- Equation(s):
-- \Mux14~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux14~3_combout\)) # (!\ReadRegister~combout\(1) & ((\Mux14~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~3_combout\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \Mux14~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~6_combout\);

-- Location: LC_X2_Y13_N3
\array_reg[31][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][17]~regout\);

-- Location: LC_X2_Y13_N6
\array_reg[27][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][17]~regout\ = DFFEAS((((!\WriteData~combout\(17)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(17),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][17]~regout\);

-- Location: LC_X2_Y10_N2
\array_reg[19][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][17]~regout\);

-- Location: LC_X2_Y13_N2
\Mux14~7\ : maxii_lcell
-- Equation(s):
-- \Mux14~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][17]~regout\))) # (!\ReadRegister~combout\(3) & (((!\array_reg[19][17]~regout\ & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][17]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \array_reg[19][17]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~7_combout\);

-- Location: LC_X2_Y10_N0
\array_reg[23][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][17]~regout\);

-- Location: LC_X2_Y13_N9
\Mux14~8\ : maxii_lcell
-- Equation(s):
-- \Mux14~8_combout\ = (\Mux14~7_combout\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][17]~regout\))) # (!\Mux14~7_combout\ & (((!\array_reg[23][17]~regout\ & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][17]~regout\,
	datab => \Mux14~7_combout\,
	datac => \array_reg[23][17]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~8_combout\);

-- Location: LC_X4_Y12_N4
\array_reg[29][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][17]~regout\ = DFFEAS((!\WriteData~combout\(17)), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(17),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][17]~regout\);

-- Location: LC_X5_Y12_N2
\array_reg[17][17]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][17]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, \WriteData~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(17),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][17]~regout\);

-- Location: LC_X5_Y12_N8
\array_reg[25][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~0\ = (\ReadRegister~combout\(3) & (((array_reg[25][17]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[17][17]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[17][17]~regout\,
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~0\,
	regout => \array_reg[25][17]~regout\);

-- Location: LC_X4_Y12_N6
\array_reg[21][17]\ : maxii_lcell
-- Equation(s):
-- \Mux14~1\ = (\Mux14~0\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[29][17]~regout\))) # (!\Mux14~0\ & (((array_reg[21][17] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][17]~regout\,
	datab => \Mux14~0\,
	datac => \WriteData~combout\(17),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~1\,
	regout => \array_reg[21][17]~regout\);

-- Location: LC_X4_Y9_N8
\Mux14~9\ : maxii_lcell
-- Equation(s):
-- \Mux14~9_combout\ = (\Mux14~6_combout\ & ((\Mux14~8_combout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux14~6_combout\ & (((\ReadRegister~combout\(0) & \Mux14~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~6_combout\,
	datab => \Mux14~8_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux14~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~9_combout\);

-- Location: LC_X11_Y5_N9
\Mux14~20\ : maxii_lcell
-- Equation(s):
-- \Mux14~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux14~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux14~19_combout\,
	datac => \Mux14~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux14~20_combout\);

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[18]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(18),
	combout => \WriteData~combout\(18));

-- Location: LC_X10_Y4_N2
\array_reg[0][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][18]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(18),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][18]~regout\);

-- Location: LC_X10_Y4_N6
\array_reg[1][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~14\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[1][18])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[0][18]~regout\))))
-- \array_reg[1][18]~regout\ = DFFEAS(\Mux13~14\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(18),
	datad => \array_reg[0][18]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~14\,
	regout => \array_reg[1][18]~regout\);

-- Location: LC_X16_Y4_N8
\array_reg[3][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][18]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(18),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][18]~regout\);

-- Location: LC_X11_Y4_N4
\array_reg[2][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~15\ = (\Mux13~14\ & ((\array_reg[3][18]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux13~14\ & (((array_reg[2][18] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux13~14\,
	datab => \array_reg[3][18]~regout\,
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~15\,
	regout => \array_reg[2][18]~regout\);

-- Location: LC_X13_Y5_N1
\array_reg[5][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][18]~regout\);

-- Location: LC_X11_Y5_N8
\array_reg[7][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][18]~regout\);

-- Location: LC_X16_Y3_N4
\array_reg[4][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][18]~regout\);

-- Location: LC_X11_Y5_N3
\array_reg[6][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][18]~regout\);

-- Location: LC_X11_Y4_N1
\Mux13~12\ : maxii_lcell
-- Equation(s):
-- \Mux13~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[6][18]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[4][18]~regout\,
	datab => \array_reg[6][18]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~12_combout\);

-- Location: LC_X11_Y4_N8
\Mux13~13\ : maxii_lcell
-- Equation(s):
-- \Mux13~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux13~12_combout\ & ((!\array_reg[7][18]~regout\))) # (!\Mux13~12_combout\ & (!\array_reg[5][18]~regout\)))) # (!\ReadRegister~combout\(0) & (((\Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][18]~regout\,
	datab => \array_reg[7][18]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux13~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~13_combout\);

-- Location: LC_X11_Y4_N2
\Mux13~16\ : maxii_lcell
-- Equation(s):
-- \Mux13~16_combout\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((\Mux13~13_combout\))) # (!\ReadRegister~combout\(2) & (\Mux13~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \Mux13~15\,
	datad => \Mux13~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~16_combout\);

-- Location: LC_X13_Y6_N6
\array_reg[14][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][18]~regout\);

-- Location: LC_X13_Y6_N9
\array_reg[12][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][18]~regout\);

-- Location: LC_X13_Y6_N7
\Mux13~17\ : maxii_lcell
-- Equation(s):
-- \Mux13~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][18]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0d3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][18]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[12][18]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~17_combout\);

-- Location: LC_X12_Y4_N2
\array_reg[15][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][18]~regout\);

-- Location: LC_X12_Y4_N8
\array_reg[13][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][18]~regout\);

-- Location: LC_X12_Y4_N3
\Mux13~18\ : maxii_lcell
-- Equation(s):
-- \Mux13~18_combout\ = (\Mux13~17_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[15][18]~regout\))) # (!\Mux13~17_combout\ & (((\ReadRegister~combout\(0) & !\array_reg[13][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a7a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~17_combout\,
	datab => \array_reg[15][18]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[13][18]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~18_combout\);

-- Location: LC_X16_Y9_N4
\array_reg[8][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][18]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(18),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][18]~regout\);

-- Location: LC_X16_Y9_N7
\array_reg[9][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][18]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][18]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[8][18]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~10\,
	regout => \array_reg[9][18]~regout\);

-- Location: LC_X16_Y7_N0
\array_reg[11][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][18]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(18),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][18]~regout\);

-- Location: LC_X16_Y7_N5
\array_reg[10][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~11\ = (\Mux13~10\ & ((\array_reg[11][18]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux13~10\ & (((array_reg[10][18] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux13~10\,
	datab => \array_reg[11][18]~regout\,
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~11\,
	regout => \array_reg[10][18]~regout\);

-- Location: LC_X11_Y4_N9
\Mux13~19\ : maxii_lcell
-- Equation(s):
-- \Mux13~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux13~16_combout\ & (\Mux13~18_combout\)) # (!\Mux13~16_combout\ & ((\Mux13~11\))))) # (!\ReadRegister~combout\(3) & (\Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux13~16_combout\,
	datac => \Mux13~18_combout\,
	datad => \Mux13~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~19_combout\);

-- Location: LC_X6_Y9_N8
\array_reg[23][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][18]~regout\ = DFFEAS((!\WriteData~combout\(18)), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(18),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][18]~regout\);

-- Location: LC_X6_Y9_N3
\array_reg[19][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][18]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[19][18])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[23][18]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~7\,
	regout => \array_reg[19][18]~regout\);

-- Location: LC_X8_Y9_N2
\array_reg[31][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][18]~regout\ = DFFEAS((!\WriteData~combout\(18)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(18),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][18]~regout\);

-- Location: LC_X8_Y9_N7
\array_reg[27][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~8\ = (\ReadRegister~combout\(3) & ((\Mux13~7\ & ((!\array_reg[31][18]~regout\))) # (!\Mux13~7\ & (array_reg[27][18])))) # (!\ReadRegister~combout\(3) & (\Mux13~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \Mux13~7\,
	datac => \WriteData~combout\(18),
	datad => \array_reg[31][18]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~8\,
	regout => \array_reg[27][18]~regout\);

-- Location: LC_X8_Y8_N0
\array_reg[22][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][18]~regout\ = DFFEAS((!\WriteData~combout\(18)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(18),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][18]~regout\);

-- Location: LC_X11_Y9_N9
\array_reg[18][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][18]~regout\ = DFFEAS((((\WriteData~combout\(18)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(18),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][18]~regout\);

-- Location: LC_X11_Y9_N7
\array_reg[26][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][18])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(18),
	datad => \array_reg[18][18]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~0\,
	regout => \array_reg[26][18]~regout\);

-- Location: LC_X8_Y8_N6
\array_reg[30][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~1\ = (\ReadRegister~combout\(2) & ((\Mux13~0\ & ((array_reg[30][18]))) # (!\Mux13~0\ & (!\array_reg[22][18]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux13~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[22][18]~regout\,
	datac => \WriteData~combout\(18),
	datad => \Mux13~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~1\,
	regout => \array_reg[30][18]~regout\);

-- Location: LC_X6_Y6_N4
\array_reg[29][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][18]~regout\ = DFFEAS((!\WriteData~combout\(18)), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(18),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][18]~regout\);

-- Location: LC_X7_Y5_N1
\array_reg[21][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][18]~regout\ = DFFEAS((((!\WriteData~combout\(18)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(18),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][18]~regout\);

-- Location: LC_X6_Y5_N5
\array_reg[17][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~2\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[21][18]~regout\))) # (!\ReadRegister~combout\(2) & (array_reg[17][18]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(18),
	datad => \array_reg[21][18]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~2\,
	regout => \array_reg[17][18]~regout\);

-- Location: LC_X6_Y6_N2
\array_reg[25][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~3\ = (\ReadRegister~combout\(3) & ((\Mux13~2\ & (!\array_reg[29][18]~regout\)) # (!\Mux13~2\ & ((array_reg[25][18]))))) # (!\ReadRegister~combout\(3) & (((\Mux13~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][18]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(18),
	datad => \Mux13~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~3\,
	regout => \array_reg[25][18]~regout\);

-- Location: LC_X3_Y6_N3
\array_reg[20][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][18]~regout\ = DFFEAS((!\WriteData~combout\(18)), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(18),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][18]~regout\);

-- Location: LC_X6_Y5_N2
\array_reg[16][18]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][18]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(18),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][18]~regout\);

-- Location: LC_X3_Y5_N9
\array_reg[24][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][18]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][18]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[16][18]~regout\,
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~4\,
	regout => \array_reg[24][18]~regout\);

-- Location: LC_X3_Y5_N4
\array_reg[28][18]\ : maxii_lcell
-- Equation(s):
-- \Mux13~5\ = (\Mux13~4\ & (((array_reg[28][18]) # (!\ReadRegister~combout\(2))))) # (!\Mux13~4\ & (!\array_reg[20][18]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[20][18]~regout\,
	datab => \Mux13~4\,
	datac => \WriteData~combout\(18),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~5\,
	regout => \array_reg[28][18]~regout\);

-- Location: LC_X6_Y6_N3
\Mux13~6\ : maxii_lcell
-- Equation(s):
-- \Mux13~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux13~3\)) # (!\ReadRegister~combout\(0) & ((\Mux13~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux13~3\,
	datac => \Mux13~5\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~6_combout\);

-- Location: LC_X6_Y6_N5
\Mux13~9\ : maxii_lcell
-- Equation(s):
-- \Mux13~9_combout\ = (\ReadRegister~combout\(1) & ((\Mux13~6_combout\ & (\Mux13~8\)) # (!\Mux13~6_combout\ & ((\Mux13~1\))))) # (!\ReadRegister~combout\(1) & (((\Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~8\,
	datab => \Mux13~1\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux13~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~9_combout\);

-- Location: LC_X6_Y6_N7
\Mux13~20\ : maxii_lcell
-- Equation(s):
-- \Mux13~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux13~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux13~19_combout\,
	datac => \Mux13~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux13~20_combout\);

-- Location: PIN_M17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[19]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(19),
	combout => \WriteData~combout\(19));

-- Location: LC_X10_Y5_N7
\array_reg[15][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][19]~regout\);

-- Location: LC_X11_Y6_N2
\array_reg[12][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][19]~regout\);

-- Location: LC_X10_Y5_N0
\array_reg[13][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][19]~regout\);

-- Location: LC_X10_Y5_N4
\Mux12~17\ : maxii_lcell
-- Equation(s):
-- \Mux12~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[13][19]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[12][19]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[12][19]~regout\,
	datab => \array_reg[13][19]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~17_combout\);

-- Location: LC_X11_Y6_N9
\array_reg[14][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][19]~regout\);

-- Location: LC_X10_Y5_N3
\Mux12~18\ : maxii_lcell
-- Equation(s):
-- \Mux12~18_combout\ = (\ReadRegister~combout\(1) & ((\Mux12~17_combout\ & (!\array_reg[15][19]~regout\)) # (!\Mux12~17_combout\ & ((!\array_reg[14][19]~regout\))))) # (!\ReadRegister~combout\(1) & (((\Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[15][19]~regout\,
	datac => \Mux12~17_combout\,
	datad => \array_reg[14][19]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~18_combout\);

-- Location: LC_X17_Y6_N2
\array_reg[4][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][19]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(19),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][19]~regout\);

-- Location: LC_X16_Y5_N5
\array_reg[5][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~10\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[5][19])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(19),
	datad => \array_reg[4][19]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~10\,
	regout => \array_reg[5][19]~regout\);

-- Location: LC_X19_Y5_N9
\array_reg[7][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][19]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(19),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][19]~regout\);

-- Location: LC_X16_Y5_N7
\array_reg[6][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~11\ = (\Mux12~10\ & ((\array_reg[7][19]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux12~10\ & (((array_reg[6][19] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux12~10\,
	datab => \array_reg[7][19]~regout\,
	datac => \WriteData~combout\(19),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~11\,
	regout => \array_reg[6][19]~regout\);

-- Location: LC_X19_Y12_N8
\array_reg[10][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][19]~regout\);

-- Location: LC_X19_Y12_N7
\array_reg[8][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][19]~regout\);

-- Location: LC_X19_Y12_N1
\Mux12~12\ : maxii_lcell
-- Equation(s):
-- \Mux12~12_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))) # (!\array_reg[10][19]~regout\))) # (!\ReadRegister~combout\(1) & (((!\array_reg[8][19]~regout\ & !\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[10][19]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \array_reg[8][19]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~12_combout\);

-- Location: LC_X18_Y12_N7
\array_reg[9][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][19]~regout\);

-- Location: LC_X18_Y12_N6
\array_reg[11][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][19]~regout\);

-- Location: LC_X18_Y12_N2
\Mux12~13\ : maxii_lcell
-- Equation(s):
-- \Mux12~13_combout\ = (\Mux12~12_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[11][19]~regout\)))) # (!\Mux12~12_combout\ & (!\array_reg[9][19]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~12_combout\,
	datab => \array_reg[9][19]~regout\,
	datac => \array_reg[11][19]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~13_combout\);

-- Location: LC_X20_Y6_N4
\array_reg[3][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][19]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(19),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][19]~regout\);

-- Location: LC_X20_Y7_N9
\array_reg[0][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][19]~regout\);

-- Location: LC_X20_Y7_N5
\array_reg[2][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~14\ = (\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0)) # ((array_reg[2][19])))) # (!\ReadRegister~combout\(1) & (!\ReadRegister~combout\(0) & ((!\array_reg[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a8b9",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(19),
	datad => \array_reg[0][19]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~14\,
	regout => \array_reg[2][19]~regout\);

-- Location: LC_X20_Y6_N6
\array_reg[1][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~15\ = (\Mux12~14\ & ((\array_reg[3][19]~regout\) # ((!\ReadRegister~combout\(0))))) # (!\Mux12~14\ & (((array_reg[1][19] & \ReadRegister~combout\(0)))))
-- \array_reg[1][19]~regout\ = DFFEAS(\Mux12~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][19]~regout\,
	datab => \Mux12~14\,
	datac => \WriteData~combout\(19),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~15\,
	regout => \array_reg[1][19]~regout\);

-- Location: LC_X18_Y7_N9
\Mux12~16\ : maxii_lcell
-- Equation(s):
-- \Mux12~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux12~13_combout\)) # (!\ReadRegister~combout\(3) & ((\Mux12~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~13_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux12~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~16_combout\);

-- Location: LC_X12_Y5_N2
\Mux12~19\ : maxii_lcell
-- Equation(s):
-- \Mux12~19_combout\ = (\ReadRegister~combout\(2) & ((\Mux12~16_combout\ & (\Mux12~18_combout\)) # (!\Mux12~16_combout\ & ((\Mux12~11\))))) # (!\ReadRegister~combout\(2) & (((\Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~18_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \Mux12~11\,
	datad => \Mux12~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~19_combout\);

-- Location: LC_X7_Y6_N8
\array_reg[25][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][19]~regout\);

-- Location: LC_X9_Y5_N6
\array_reg[17][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~0\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[25][19]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[17][19] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][19]~regout\,
	datac => \WriteData~combout\(19),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~0\,
	regout => \array_reg[17][19]~regout\);

-- Location: LC_X7_Y6_N9
\array_reg[29][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][19]~regout\);

-- Location: LC_X9_Y5_N8
\array_reg[21][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~1\ = (\Mux12~0\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[29][19]~regout\))) # (!\Mux12~0\ & (((array_reg[21][19] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux12~0\,
	datab => \array_reg[29][19]~regout\,
	datac => \WriteData~combout\(19),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~1\,
	regout => \array_reg[21][19]~regout\);

-- Location: LC_X7_Y4_N3
\array_reg[31][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][19]~regout\ = DFFEAS((!\WriteData~combout\(19)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(19),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][19]~regout\);

-- Location: LC_X8_Y4_N3
\array_reg[27][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][19]~regout\ = DFFEAS((!\WriteData~combout\(19)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(19),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][19]~regout\);

-- Location: LC_X8_Y4_N5
\array_reg[19][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~7\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[27][19]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[19][19]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(19),
	datad => \array_reg[27][19]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~7\,
	regout => \array_reg[19][19]~regout\);

-- Location: LC_X7_Y4_N7
\array_reg[23][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~8\ = (\ReadRegister~combout\(2) & ((\Mux12~7\ & (!\array_reg[31][19]~regout\)) # (!\Mux12~7\ & ((array_reg[23][19]))))) # (!\ReadRegister~combout\(2) & (((\Mux12~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][19]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(19),
	datad => \Mux12~7\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~8\,
	regout => \array_reg[23][19]~regout\);

-- Location: LC_X4_Y9_N3
\array_reg[24][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][19]~regout\);

-- Location: LC_X4_Y10_N2
\array_reg[16][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][19]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(19),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][19]~regout\);

-- Location: LC_X4_Y9_N7
\array_reg[20][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~4\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((array_reg[20][19])))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((\array_reg[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(19),
	datad => \array_reg[16][19]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~4\,
	regout => \array_reg[20][19]~regout\);

-- Location: LC_X3_Y11_N7
\array_reg[28][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][19]~regout\);

-- Location: LC_X4_Y9_N1
\Mux12~5\ : maxii_lcell
-- Equation(s):
-- \Mux12~5_combout\ = (\ReadRegister~combout\(3) & ((\Mux12~4\ & ((!\array_reg[28][19]~regout\))) # (!\Mux12~4\ & (!\array_reg[24][19]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux12~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "34f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[24][19]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux12~4\,
	datad => \array_reg[28][19]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~5_combout\);

-- Location: LC_X5_Y8_N0
\array_reg[18][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][19]~regout\ = DFFEAS((((\WriteData~combout\(19)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(19),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][19]~regout\);

-- Location: LC_X4_Y8_N4
\array_reg[22][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][19]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][19]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(19),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~2\,
	regout => \array_reg[22][19]~regout\);

-- Location: LC_X5_Y8_N1
\array_reg[26][19]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][19]~regout\ = DFFEAS((((!\WriteData~combout\(19)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(19),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][19]~regout\);

-- Location: LC_X4_Y8_N7
\array_reg[30][19]\ : maxii_lcell
-- Equation(s):
-- \Mux12~3\ = (\Mux12~2\ & (((array_reg[30][19])) # (!\ReadRegister~combout\(3)))) # (!\Mux12~2\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux12~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(19),
	datad => \array_reg[26][19]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~3\,
	regout => \array_reg[30][19]~regout\);

-- Location: LC_X4_Y8_N9
\Mux12~6\ : maxii_lcell
-- Equation(s):
-- \Mux12~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux12~3\))) # (!\ReadRegister~combout\(1) & (\Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~5_combout\,
	datab => \Mux12~3\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~6_combout\);

-- Location: LC_X9_Y5_N4
\Mux12~9\ : maxii_lcell
-- Equation(s):
-- \Mux12~9_combout\ = (\Mux12~6_combout\ & (((\Mux12~8\) # (!\ReadRegister~combout\(0))))) # (!\Mux12~6_combout\ & (\Mux12~1\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~1\,
	datab => \Mux12~8\,
	datac => \Mux12~6_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~9_combout\);

-- Location: LC_X9_Y5_N9
\Mux12~20\ : maxii_lcell
-- Equation(s):
-- \Mux12~20_combout\ = (\ReadRegister~combout\(4) & (((\Mux12~9_combout\)))) # (!\ReadRegister~combout\(4) & (\Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(4),
	datab => \Mux12~19_combout\,
	datac => \Mux12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux12~20_combout\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[20]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(20),
	combout => \WriteData~combout\(20));

-- Location: LC_X16_Y9_N3
\array_reg[9][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][20]~regout\ = DFFEAS((!\WriteData~combout\(20)), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(20),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][20]~regout\);

-- Location: LC_X16_Y10_N4
\array_reg[8][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~10\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[9][20]~regout\))) # (!\ReadRegister~combout\(0) & (((array_reg[8][20] & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][20]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(20),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~10\,
	regout => \array_reg[8][20]~regout\);

-- Location: LC_X16_Y8_N0
\array_reg[11][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][20]~regout\);

-- Location: LC_X16_Y10_N3
\array_reg[10][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~11\ = (\Mux11~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][20]~regout\))) # (!\Mux11~10\ & (((array_reg[10][20] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux11~10\,
	datab => \array_reg[11][20]~regout\,
	datac => \WriteData~combout\(20),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~11\,
	regout => \array_reg[10][20]~regout\);

-- Location: LC_X11_Y13_N2
\array_reg[1][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][20]~regout\);

-- Location: LC_X3_Y12_N0
\array_reg[0][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][20]~regout\);

-- Location: LC_X10_Y13_N4
\Mux11~14\ : maxii_lcell
-- Equation(s):
-- \Mux11~14_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (!\array_reg[1][20]~regout\)) # (!\ReadRegister~combout\(0) & ((!\array_reg[0][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[1][20]~regout\,
	datac => \array_reg[0][20]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~14_combout\);

-- Location: LC_X10_Y13_N1
\array_reg[3][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][20]~regout\);

-- Location: LC_X10_Y13_N5
\array_reg[2][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~15\ = (\Mux11~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][20]~regout\))) # (!\Mux11~14_combout\ & (((array_reg[2][20] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux11~14_combout\,
	datab => \array_reg[3][20]~regout\,
	datac => \WriteData~combout\(20),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~15\,
	regout => \array_reg[2][20]~regout\);

-- Location: LC_X15_Y11_N8
\array_reg[5][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][20]~regout\ = DFFEAS((!\WriteData~combout\(20)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(20),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][20]~regout\);

-- Location: LC_X14_Y12_N1
\array_reg[4][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][20]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(20),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][20]~regout\);

-- Location: LC_X14_Y12_N0
\array_reg[6][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~12\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (array_reg[6][20])) # (!\ReadRegister~combout\(1) & ((\array_reg[4][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(20),
	datad => \array_reg[4][20]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~12\,
	regout => \array_reg[6][20]~regout\);

-- Location: LC_X15_Y11_N4
\array_reg[7][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][20]~regout\ = DFFEAS((!\WriteData~combout\(20)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(20),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][20]~regout\);

-- Location: LC_X15_Y11_N1
\Mux11~13\ : maxii_lcell
-- Equation(s):
-- \Mux11~13_combout\ = (\Mux11~12\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][20]~regout\)))) # (!\Mux11~12\ & (!\array_reg[5][20]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][20]~regout\,
	datab => \Mux11~12\,
	datac => \array_reg[7][20]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~13_combout\);

-- Location: LC_X15_Y11_N6
\Mux11~16\ : maxii_lcell
-- Equation(s):
-- \Mux11~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((\Mux11~13_combout\))) # (!\ReadRegister~combout\(2) & (\Mux11~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~15\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \Mux11~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~16_combout\);

-- Location: LC_X16_Y11_N3
\array_reg[13][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][20]~regout\);

-- Location: LC_X15_Y13_N6
\array_reg[12][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][20]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(20),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][20]~regout\);

-- Location: LC_X15_Y13_N0
\array_reg[14][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][20]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][20]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(20),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~17\,
	regout => \array_reg[14][20]~regout\);

-- Location: LC_X16_Y11_N4
\array_reg[15][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][20]~regout\);

-- Location: LC_X16_Y11_N8
\Mux11~18\ : maxii_lcell
-- Equation(s):
-- \Mux11~18_combout\ = (\Mux11~17\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][20]~regout\)))) # (!\Mux11~17\ & (!\array_reg[13][20]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][20]~regout\,
	datab => \Mux11~17\,
	datac => \array_reg[15][20]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~18_combout\);

-- Location: LC_X16_Y11_N2
\Mux11~19\ : maxii_lcell
-- Equation(s):
-- \Mux11~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux11~16_combout\ & ((\Mux11~18_combout\))) # (!\Mux11~16_combout\ & (\Mux11~11\)))) # (!\ReadRegister~combout\(3) & (((\Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~11\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux11~16_combout\,
	datad => \Mux11~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~19_combout\);

-- Location: LC_X8_Y8_N7
\array_reg[30][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][20]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(20),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][20]~regout\);

-- Location: LC_X11_Y13_N8
\array_reg[18][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][20]~regout\ = DFFEAS((((\WriteData~combout\(20)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(20),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][20]~regout\);

-- Location: LC_X11_Y12_N6
\array_reg[26][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][20])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(20),
	datad => \array_reg[18][20]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~0\,
	regout => \array_reg[26][20]~regout\);

-- Location: LC_X8_Y8_N4
\array_reg[22][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~1\ = (\ReadRegister~combout\(2) & ((\Mux11~0\ & (\array_reg[30][20]~regout\)) # (!\Mux11~0\ & ((array_reg[22][20]))))) # (!\ReadRegister~combout\(2) & (((\Mux11~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[30][20]~regout\,
	datac => \WriteData~combout\(20),
	datad => \Mux11~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~1\,
	regout => \array_reg[22][20]~regout\);

-- Location: LC_X8_Y10_N5
\array_reg[28][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][20]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(20),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][20]~regout\);

-- Location: LC_X8_Y11_N1
\array_reg[16][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][20]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(20),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][20]~regout\);

-- Location: LC_X8_Y11_N5
\array_reg[24][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~4\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((array_reg[24][20])))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & ((\array_reg[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(20),
	datad => \array_reg[16][20]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~4\,
	regout => \array_reg[24][20]~regout\);

-- Location: LC_X8_Y10_N7
\array_reg[20][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~5\ = (\ReadRegister~combout\(2) & ((\Mux11~4\ & (\array_reg[28][20]~regout\)) # (!\Mux11~4\ & ((array_reg[20][20]))))) # (!\ReadRegister~combout\(2) & (((\Mux11~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[28][20]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(20),
	datad => \Mux11~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~5\,
	regout => \array_reg[20][20]~regout\);

-- Location: LC_X7_Y9_N8
\array_reg[25][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][20]~regout\);

-- Location: LC_X7_Y12_N6
\array_reg[17][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][20]~regout\);

-- Location: LC_X7_Y12_N9
\array_reg[21][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][20]~regout\);

-- Location: LC_X7_Y12_N1
\Mux11~2\ : maxii_lcell
-- Equation(s):
-- \Mux11~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (!\array_reg[21][20]~regout\)))) # (!\ReadRegister~combout\(2) & (!\array_reg[17][20]~regout\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[17][20]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[21][20]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~2_combout\);

-- Location: LC_X7_Y9_N7
\array_reg[29][20]\ : maxii_lcell
-- Equation(s):
-- \Mux11~3\ = (\ReadRegister~combout\(3) & ((\Mux11~2_combout\ & ((array_reg[29][20]))) # (!\Mux11~2_combout\ & (!\array_reg[25][20]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[25][20]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(20),
	datad => \Mux11~2_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~3\,
	regout => \array_reg[29][20]~regout\);

-- Location: LC_X7_Y9_N9
\Mux11~6\ : maxii_lcell
-- Equation(s):
-- \Mux11~6_combout\ = (\ReadRegister~combout\(0) & (((\Mux11~3\) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\Mux11~5\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~5\,
	datab => \ReadRegister~combout\(0),
	datac => \Mux11~3\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~6_combout\);

-- Location: LC_X1_Y9_N5
\array_reg[23][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][20]~regout\);

-- Location: LC_X2_Y10_N3
\array_reg[19][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][20]~regout\ = DFFEAS((((!\WriteData~combout\(20)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(20),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][20]~regout\);

-- Location: LC_X2_Y8_N3
\Mux11~7\ : maxii_lcell
-- Equation(s):
-- \Mux11~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][20]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][20]~regout\,
	datab => \array_reg[19][20]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~7_combout\);

-- Location: LC_X2_Y8_N9
\array_reg[27][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][20]~regout\ = DFFEAS((!\WriteData~combout\(20)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(20),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][20]~regout\);

-- Location: LC_X2_Y8_N1
\array_reg[31][20]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][20]~regout\ = DFFEAS((!\WriteData~combout\(20)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(20),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][20]~regout\);

-- Location: LC_X2_Y8_N8
\Mux11~8\ : maxii_lcell
-- Equation(s):
-- \Mux11~8_combout\ = (\Mux11~7_combout\ & (((!\array_reg[31][20]~regout\) # (!\ReadRegister~combout\(3))))) # (!\Mux11~7_combout\ & (!\array_reg[27][20]~regout\ & (\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1aba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~7_combout\,
	datab => \array_reg[27][20]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[31][20]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~8_combout\);

-- Location: LC_X7_Y9_N5
\Mux11~9\ : maxii_lcell
-- Equation(s):
-- \Mux11~9_combout\ = (\Mux11~6_combout\ & (((\Mux11~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux11~6_combout\ & (\Mux11~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1\,
	datab => \Mux11~6_combout\,
	datac => \Mux11~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~9_combout\);

-- Location: LC_X7_Y9_N2
\Mux11~20\ : maxii_lcell
-- Equation(s):
-- \Mux11~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux11~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux11~19_combout\,
	datac => \Mux11~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux11~20_combout\);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[21]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(21),
	combout => \WriteData~combout\(21));

-- Location: LC_X16_Y5_N6
\array_reg[6][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][21]~regout\ = DFFEAS(((!\WriteData~combout\(21))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][21]~regout\);

-- Location: LC_X19_Y5_N4
\array_reg[7][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][21]~regout\ = DFFEAS(((!\WriteData~combout\(21))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][21]~regout\);

-- Location: LC_X15_Y8_N0
\array_reg[4][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][21]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(21),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][21]~regout\);

-- Location: LC_X16_Y5_N4
\array_reg[5][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][21]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][21]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][21]~regout\,
	datac => \WriteData~combout\(21),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~10\,
	regout => \array_reg[5][21]~regout\);

-- Location: LC_X16_Y5_N9
\Mux10~11\ : maxii_lcell
-- Equation(s):
-- \Mux10~11_combout\ = (\Mux10~10\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[7][21]~regout\)))) # (!\Mux10~10\ & (!\array_reg[6][21]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[6][21]~regout\,
	datab => \array_reg[7][21]~regout\,
	datac => \Mux10~10\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~11_combout\);

-- Location: LC_X13_Y7_N2
\array_reg[10][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][21]~regout\ = DFFEAS((!\WriteData~combout\(21)), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][21]~regout\);

-- Location: LC_X12_Y7_N7
\array_reg[8][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][21]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][21])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][21]~regout\,
	datac => \WriteData~combout\(21),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~12\,
	regout => \array_reg[8][21]~regout\);

-- Location: LC_X12_Y8_N3
\array_reg[11][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][21]~regout\);

-- Location: LC_X12_Y7_N3
\array_reg[9][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~13\ = (\ReadRegister~combout\(0) & ((\Mux10~12\ & ((!\array_reg[11][21]~regout\))) # (!\Mux10~12\ & (array_reg[9][21])))) # (!\ReadRegister~combout\(0) & (\Mux10~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \Mux10~12\,
	datac => \WriteData~combout\(21),
	datad => \array_reg[11][21]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~13\,
	regout => \array_reg[9][21]~regout\);

-- Location: LC_X19_Y8_N6
\array_reg[3][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][21]~regout\);

-- Location: LC_X20_Y5_N4
\array_reg[2][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][21]~regout\ = DFFEAS(((!\WriteData~combout\(21))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][21]~regout\);

-- Location: LC_X20_Y5_N7
\array_reg[0][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][21]~regout\ = DFFEAS(((!\WriteData~combout\(21))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][21]~regout\);

-- Location: LC_X20_Y5_N6
\Mux10~14\ : maxii_lcell
-- Equation(s):
-- \Mux10~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[2][21]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[0][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[2][21]~regout\,
	datab => \array_reg[0][21]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~14_combout\);

-- Location: LC_X19_Y8_N4
\array_reg[1][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~15\ = (\Mux10~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][21]~regout\))) # (!\Mux10~14_combout\ & (((array_reg[1][21] & \ReadRegister~combout\(0)))))
-- \array_reg[1][21]~regout\ = DFFEAS(\Mux10~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][21]~regout\,
	datab => \Mux10~14_combout\,
	datac => \WriteData~combout\(21),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~15\,
	regout => \array_reg[1][21]~regout\);

-- Location: LC_X11_Y8_N2
\Mux10~16\ : maxii_lcell
-- Equation(s):
-- \Mux10~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux10~13\)) # (!\ReadRegister~combout\(3) & ((\Mux10~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \Mux10~13\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux10~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~16_combout\);

-- Location: LC_X15_Y13_N7
\array_reg[12][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][21]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(21),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][21]~regout\);

-- Location: LC_X16_Y13_N4
\array_reg[13][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][21]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][21]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[12][21]~regout\,
	datac => \WriteData~combout\(21),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~17\,
	regout => \array_reg[13][21]~regout\);

-- Location: LC_X16_Y13_N0
\array_reg[14][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][21]~regout\ = DFFEAS((!\WriteData~combout\(21)), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(21),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][21]~regout\);

-- Location: LC_X13_Y10_N5
\array_reg[15][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][21]~regout\);

-- Location: LC_X16_Y13_N9
\Mux10~18\ : maxii_lcell
-- Equation(s):
-- \Mux10~18_combout\ = (\Mux10~17\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][21]~regout\)))) # (!\Mux10~17\ & (!\array_reg[14][21]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~17\,
	datab => \array_reg[14][21]~regout\,
	datac => \array_reg[15][21]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~18_combout\);

-- Location: LC_X11_Y8_N6
\Mux10~19\ : maxii_lcell
-- Equation(s):
-- \Mux10~19_combout\ = (\Mux10~16_combout\ & (((\Mux10~18_combout\) # (!\ReadRegister~combout\(2))))) # (!\Mux10~16_combout\ & (\Mux10~11_combout\ & (\ReadRegister~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~11_combout\,
	datab => \Mux10~16_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux10~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~19_combout\);

-- Location: LC_X3_Y10_N4
\array_reg[28][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][21]~regout\ = DFFEAS((((\WriteData~combout\(21)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(21),
	aclr => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][21]~regout\);

-- Location: LC_X13_Y12_N8
\array_reg[16][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][21]~regout\ = DFFEAS((((\WriteData~combout\(21)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(21),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][21]~regout\);

-- Location: LC_X6_Y10_N1
\array_reg[20][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~4\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((array_reg[20][21])))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((\array_reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(21),
	datad => \array_reg[16][21]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~4\,
	regout => \array_reg[20][21]~regout\);

-- Location: LC_X6_Y10_N0
\array_reg[24][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~5\ = (\ReadRegister~combout\(3) & ((\Mux10~4\ & (\array_reg[28][21]~regout\)) # (!\Mux10~4\ & ((array_reg[24][21]))))) # (!\ReadRegister~combout\(3) & (((\Mux10~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[28][21]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(21),
	datad => \Mux10~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~5\,
	regout => \array_reg[24][21]~regout\);

-- Location: LC_X4_Y8_N6
\array_reg[22][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][21]~regout\);

-- Location: LC_X5_Y8_N8
\array_reg[18][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][21]~regout\);

-- Location: LC_X4_Y8_N8
\Mux10~2\ : maxii_lcell
-- Equation(s):
-- \Mux10~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))) # (!\array_reg[22][21]~regout\))) # (!\ReadRegister~combout\(2) & (((!\ReadRegister~combout\(3) & !\array_reg[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[22][21]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[18][21]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~2_combout\);

-- Location: LC_X2_Y6_N2
\array_reg[26][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][21]~regout\);

-- Location: LC_X4_Y8_N3
\array_reg[30][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~3\ = (\Mux10~2_combout\ & (((array_reg[30][21])) # (!\ReadRegister~combout\(3)))) # (!\Mux10~2_combout\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux10~2_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(21),
	datad => \array_reg[26][21]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~3\,
	regout => \array_reg[30][21]~regout\);

-- Location: LC_X7_Y8_N0
\Mux10~6\ : maxii_lcell
-- Equation(s):
-- \Mux10~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux10~3\))) # (!\ReadRegister~combout\(1) & (\Mux10~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux10~5\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux10~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~6_combout\);

-- Location: LC_X2_Y10_N5
\array_reg[23][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][21]~regout\);

-- Location: LC_X2_Y10_N7
\array_reg[19][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][21]~regout\);

-- Location: LC_X2_Y8_N2
\array_reg[27][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][21]~regout\);

-- Location: LC_X2_Y8_N7
\Mux10~7\ : maxii_lcell
-- Equation(s):
-- \Mux10~7_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2)) # (!\array_reg[27][21]~regout\)))) # (!\ReadRegister~combout\(3) & (!\array_reg[19][21]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[19][21]~regout\,
	datab => \array_reg[27][21]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~7_combout\);

-- Location: LC_X2_Y8_N6
\array_reg[31][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][21]~regout\);

-- Location: LC_X2_Y8_N4
\Mux10~8\ : maxii_lcell
-- Equation(s):
-- \Mux10~8_combout\ = (\Mux10~7_combout\ & (((!\ReadRegister~combout\(2)) # (!\array_reg[31][21]~regout\)))) # (!\Mux10~7_combout\ & (!\array_reg[23][21]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[23][21]~regout\,
	datab => \Mux10~7_combout\,
	datac => \array_reg[31][21]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~8_combout\);

-- Location: LC_X12_Y8_N6
\array_reg[17][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][21]~regout\ = DFFEAS((((\WriteData~combout\(21)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(21),
	aclr => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][21]~regout\);

-- Location: LC_X12_Y11_N6
\array_reg[25][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~0\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((array_reg[25][21]))) # (!\ReadRegister~combout\(3) & (\array_reg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[17][21]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(21),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~0\,
	regout => \array_reg[25][21]~regout\);

-- Location: LC_X13_Y10_N4
\array_reg[29][21]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][21]~regout\ = DFFEAS((((!\WriteData~combout\(21)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(21),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][21]~regout\);

-- Location: LC_X12_Y11_N9
\array_reg[21][21]\ : maxii_lcell
-- Equation(s):
-- \Mux10~1\ = (\Mux10~0\ & (((!\array_reg[29][21]~regout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux10~0\ & (\ReadRegister~combout\(2) & (array_reg[21][21])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux10~0\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(21),
	datad => \array_reg[29][21]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~1\,
	regout => \array_reg[21][21]~regout\);

-- Location: LC_X11_Y8_N5
\Mux10~9\ : maxii_lcell
-- Equation(s):
-- \Mux10~9_combout\ = (\ReadRegister~combout\(0) & ((\Mux10~6_combout\ & (\Mux10~8_combout\)) # (!\Mux10~6_combout\ & ((\Mux10~1\))))) # (!\ReadRegister~combout\(0) & (\Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux10~6_combout\,
	datac => \Mux10~8_combout\,
	datad => \Mux10~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~9_combout\);

-- Location: LC_X11_Y8_N8
\Mux10~20\ : maxii_lcell
-- Equation(s):
-- \Mux10~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux10~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~19_combout\,
	datac => \Mux10~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux10~20_combout\);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[22]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(22),
	combout => \WriteData~combout\(22));

-- Location: LC_X16_Y9_N9
\array_reg[8][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][22]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(22),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][22]~regout\);

-- Location: LC_X16_Y9_N5
\array_reg[9][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][22]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][22]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[8][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~10\,
	regout => \array_reg[9][22]~regout\);

-- Location: LC_X16_Y8_N2
\array_reg[11][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][22]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(22),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][22]~regout\);

-- Location: LC_X16_Y8_N7
\array_reg[10][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~11\ = (\Mux9~10\ & ((\array_reg[11][22]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux9~10\ & (((array_reg[10][22] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux9~10\,
	datab => \array_reg[11][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~11\,
	regout => \array_reg[10][22]~regout\);

-- Location: LC_X13_Y4_N0
\array_reg[14][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][22]~regout\);

-- Location: LC_X13_Y4_N4
\array_reg[12][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][22]~regout\);

-- Location: LC_X13_Y4_N8
\Mux9~17\ : maxii_lcell
-- Equation(s):
-- \Mux9~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][22]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[14][22]~regout\,
	datac => \array_reg[12][22]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~17_combout\);

-- Location: LC_X10_Y5_N8
\array_reg[13][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][22]~regout\ = DFFEAS((((!\WriteData~combout\(22)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(22),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][22]~regout\);

-- Location: LC_X10_Y5_N2
\array_reg[15][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][22]~regout\ = DFFEAS((((!\WriteData~combout\(22)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(22),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][22]~regout\);

-- Location: LC_X9_Y5_N2
\Mux9~18\ : maxii_lcell
-- Equation(s):
-- \Mux9~18_combout\ = (\Mux9~17_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][22]~regout\)))) # (!\Mux9~17_combout\ & (!\array_reg[13][22]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~17_combout\,
	datab => \array_reg[13][22]~regout\,
	datac => \array_reg[15][22]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~18_combout\);

-- Location: LC_X10_Y4_N4
\array_reg[0][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][22]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(22),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][22]~regout\);

-- Location: LC_X17_Y4_N6
\array_reg[1][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~14\ = (\ReadRegister~combout\(0) & (((array_reg[1][22]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[0][22]~regout\ & ((!\ReadRegister~combout\(1)))))
-- \array_reg[1][22]~regout\ = DFFEAS(\Mux9~14\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[0][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~14\,
	regout => \array_reg[1][22]~regout\);

-- Location: LC_X16_Y4_N9
\array_reg[3][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][22]~regout\ = DFFEAS((((\WriteData~combout\(22)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(22),
	aclr => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][22]~regout\);

-- Location: LC_X17_Y4_N8
\array_reg[2][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~15\ = (\Mux9~14\ & ((\array_reg[3][22]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux9~14\ & (((array_reg[2][22] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux9~14\,
	datab => \array_reg[3][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~15\,
	regout => \array_reg[2][22]~regout\);

-- Location: LC_X18_Y5_N8
\array_reg[5][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][22]~regout\);

-- Location: LC_X18_Y5_N2
\array_reg[7][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][22]~regout\);

-- Location: LC_X18_Y4_N4
\array_reg[4][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][22]~regout\);

-- Location: LC_X18_Y4_N5
\array_reg[6][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][22]~regout\);

-- Location: LC_X18_Y4_N0
\Mux9~12\ : maxii_lcell
-- Equation(s):
-- \Mux9~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[6][22]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][22]~regout\,
	datac => \array_reg[6][22]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~12_combout\);

-- Location: LC_X18_Y5_N1
\Mux9~13\ : maxii_lcell
-- Equation(s):
-- \Mux9~13_combout\ = (\Mux9~12_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][22]~regout\)))) # (!\Mux9~12_combout\ & (!\array_reg[5][22]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][22]~regout\,
	datab => \array_reg[7][22]~regout\,
	datac => \Mux9~12_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~13_combout\);

-- Location: LC_X17_Y5_N2
\Mux9~16\ : maxii_lcell
-- Equation(s):
-- \Mux9~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((\Mux9~13_combout\))) # (!\ReadRegister~combout\(2) & (\Mux9~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \Mux9~15\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux9~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~16_combout\);

-- Location: LC_X9_Y5_N5
\Mux9~19\ : maxii_lcell
-- Equation(s):
-- \Mux9~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux9~16_combout\ & ((\Mux9~18_combout\))) # (!\Mux9~16_combout\ & (\Mux9~11\)))) # (!\ReadRegister~combout\(3) & (((\Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~11\,
	datab => \Mux9~18_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux9~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~19_combout\);

-- Location: LC_X6_Y7_N2
\array_reg[18][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][22]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(22),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][22]~regout\);

-- Location: LC_X8_Y5_N5
\array_reg[26][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~0\ = (\ReadRegister~combout\(3) & (((array_reg[26][22]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[18][22]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[18][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~0\,
	regout => \array_reg[26][22]~regout\);

-- Location: LC_X8_Y5_N6
\array_reg[22][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][22]~regout\);

-- Location: LC_X6_Y7_N9
\array_reg[30][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][22]~regout\ = DFFEAS((!\WriteData~combout\(22)), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][22]~regout\);

-- Location: LC_X8_Y5_N8
\Mux9~1\ : maxii_lcell
-- Equation(s):
-- \Mux9~1_combout\ = (\Mux9~0\ & (((!\array_reg[30][22]~regout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux9~0\ & (\ReadRegister~combout\(2) & (!\array_reg[22][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "26ae",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0\,
	datab => \ReadRegister~combout\(2),
	datac => \array_reg[22][22]~regout\,
	datad => \array_reg[30][22]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~1_combout\);

-- Location: LC_X3_Y6_N2
\array_reg[20][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][22]~regout\ = DFFEAS((((!\WriteData~combout\(22)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(22),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][22]~regout\);

-- Location: LC_X3_Y6_N8
\array_reg[16][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][22]~regout\ = DFFEAS((((\WriteData~combout\(22)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(22),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][22]~regout\);

-- Location: LC_X3_Y5_N1
\array_reg[24][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][22]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][22]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[16][22]~regout\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~4\,
	regout => \array_reg[24][22]~regout\);

-- Location: LC_X3_Y5_N6
\array_reg[28][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~5\ = (\Mux9~4\ & (((array_reg[28][22]) # (!\ReadRegister~combout\(2))))) # (!\Mux9~4\ & (!\array_reg[20][22]~regout\ & ((\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[20][22]~regout\,
	datab => \Mux9~4\,
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~5\,
	regout => \array_reg[28][22]~regout\);

-- Location: LC_X7_Y6_N6
\array_reg[29][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][22]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(22),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][22]~regout\);

-- Location: LC_X7_Y12_N4
\array_reg[21][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][22]~regout\ = DFFEAS(((!\WriteData~combout\(22))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(22),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][22]~regout\);

-- Location: LC_X7_Y12_N2
\array_reg[17][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][22]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[17][22])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[21][22]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(22),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~2\,
	regout => \array_reg[17][22]~regout\);

-- Location: LC_X7_Y6_N5
\array_reg[25][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~3\ = (\ReadRegister~combout\(3) & ((\Mux9~2\ & (\array_reg[29][22]~regout\)) # (!\Mux9~2\ & ((array_reg[25][22]))))) # (!\ReadRegister~combout\(3) & (((\Mux9~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][22]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(22),
	datad => \Mux9~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~3\,
	regout => \array_reg[25][22]~regout\);

-- Location: LC_X8_Y5_N2
\Mux9~6\ : maxii_lcell
-- Equation(s):
-- \Mux9~6_combout\ = (\ReadRegister~combout\(0) & (((\Mux9~3\) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\Mux9~5\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux9~5\,
	datac => \Mux9~3\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~6_combout\);

-- Location: LC_X7_Y4_N4
\array_reg[23][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][22]~regout\ = DFFEAS((((!\WriteData~combout\(22)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(22),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][22]~regout\);

-- Location: LC_X8_Y4_N4
\array_reg[19][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~7\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((!\array_reg[23][22]~regout\)))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & (array_reg[19][22])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(22),
	datad => \array_reg[23][22]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~7\,
	regout => \array_reg[19][22]~regout\);

-- Location: LC_X4_Y4_N3
\array_reg[31][22]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][22]~regout\ = DFFEAS((((!\WriteData~combout\(22)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(22),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][22]~regout\);

-- Location: LC_X8_Y4_N2
\array_reg[27][22]\ : maxii_lcell
-- Equation(s):
-- \Mux9~8\ = (\Mux9~7\ & (((!\array_reg[31][22]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux9~7\ & (\ReadRegister~combout\(3) & (array_reg[27][22])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux9~7\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(22),
	datad => \array_reg[31][22]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~8\,
	regout => \array_reg[27][22]~regout\);

-- Location: LC_X8_Y5_N0
\Mux9~9\ : maxii_lcell
-- Equation(s):
-- \Mux9~9_combout\ = (\Mux9~6_combout\ & (((\Mux9~8\) # (!\ReadRegister~combout\(1))))) # (!\Mux9~6_combout\ & (\Mux9~1_combout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~1_combout\,
	datab => \Mux9~6_combout\,
	datac => \Mux9~8\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~9_combout\);

-- Location: LC_X9_Y5_N3
\Mux9~20\ : maxii_lcell
-- Equation(s):
-- \Mux9~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux9~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~19_combout\,
	datac => \ReadRegister~combout\(4),
	datad => \Mux9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux9~20_combout\);

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[23]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(23),
	combout => \WriteData~combout\(23));

-- Location: LC_X12_Y9_N2
\array_reg[3][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][23]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(23),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][23]~regout\);

-- Location: LC_X20_Y7_N7
\array_reg[0][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][23]~regout\ = DFFEAS(((!\WriteData~combout\(23))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(23),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][23]~regout\);

-- Location: LC_X20_Y7_N0
\array_reg[2][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~14\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[2][23]))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][23]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~14\,
	regout => \array_reg[2][23]~regout\);

-- Location: LC_X18_Y7_N4
\array_reg[1][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~15\ = (\ReadRegister~combout\(0) & ((\Mux8~14\ & (\array_reg[3][23]~regout\)) # (!\Mux8~14\ & ((array_reg[1][23]))))) # (!\ReadRegister~combout\(0) & (((\Mux8~14\))))
-- \array_reg[1][23]~regout\ = DFFEAS(\Mux8~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][23]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(23),
	datad => \Mux8~14\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~15\,
	regout => \array_reg[1][23]~regout\);

-- Location: LC_X16_Y8_N4
\array_reg[10][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][23]~regout\);

-- Location: LC_X14_Y8_N2
\array_reg[8][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][23]~regout\);

-- Location: LC_X16_Y8_N5
\Mux8~12\ : maxii_lcell
-- Equation(s):
-- \Mux8~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][23]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[10][23]~regout\,
	datab => \array_reg[8][23]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~12_combout\);

-- Location: LC_X19_Y7_N4
\array_reg[11][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][23]~regout\);

-- Location: LC_X18_Y7_N2
\array_reg[9][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][23]~regout\ = DFFEAS(((!\WriteData~combout\(23))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(23),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][23]~regout\);

-- Location: LC_X18_Y7_N6
\Mux8~13\ : maxii_lcell
-- Equation(s):
-- \Mux8~13_combout\ = (\Mux8~12_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[11][23]~regout\))) # (!\Mux8~12_combout\ & (((\ReadRegister~combout\(0) & !\array_reg[9][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a7a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~12_combout\,
	datab => \array_reg[11][23]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[9][23]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~13_combout\);

-- Location: LC_X18_Y7_N7
\Mux8~16\ : maxii_lcell
-- Equation(s):
-- \Mux8~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((\Mux8~13_combout\))) # (!\ReadRegister~combout\(3) & (\Mux8~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux8~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~16_combout\);

-- Location: LC_X11_Y6_N0
\array_reg[14][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][23]~regout\);

-- Location: LC_X11_Y6_N6
\array_reg[12][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][23]~regout\);

-- Location: LC_X10_Y5_N1
\array_reg[13][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][23]~regout\);

-- Location: LC_X10_Y5_N9
\Mux8~17\ : maxii_lcell
-- Equation(s):
-- \Mux8~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[13][23]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[12][23]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[12][23]~regout\,
	datab => \array_reg[13][23]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~17_combout\);

-- Location: LC_X10_Y5_N5
\array_reg[15][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][23]~regout\);

-- Location: LC_X10_Y5_N6
\Mux8~18\ : maxii_lcell
-- Equation(s):
-- \Mux8~18_combout\ = (\Mux8~17_combout\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][23]~regout\)))) # (!\Mux8~17_combout\ & (!\array_reg[14][23]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][23]~regout\,
	datab => \Mux8~17_combout\,
	datac => \array_reg[15][23]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~18_combout\);

-- Location: LC_X15_Y9_N0
\array_reg[7][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][23]~regout\ = DFFEAS((((\WriteData~combout\(23)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(23),
	aclr => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][23]~regout\);

-- Location: LC_X16_Y3_N7
\array_reg[4][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][23]~regout\ = DFFEAS((((\WriteData~combout\(23)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(23),
	aclr => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][23]~regout\);

-- Location: LC_X17_Y5_N1
\array_reg[5][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][23]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[4][23]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~10\,
	regout => \array_reg[5][23]~regout\);

-- Location: LC_X17_Y5_N7
\array_reg[6][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~11\ = (\Mux8~10\ & ((\array_reg[7][23]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux8~10\ & (((array_reg[6][23] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[7][23]~regout\,
	datab => \Mux8~10\,
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~11\,
	regout => \array_reg[6][23]~regout\);

-- Location: LC_X17_Y5_N8
\Mux8~19\ : maxii_lcell
-- Equation(s):
-- \Mux8~19_combout\ = (\Mux8~16_combout\ & ((\Mux8~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux8~16_combout\ & (((\ReadRegister~combout\(2) & \Mux8~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~16_combout\,
	datab => \Mux8~18_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux8~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~19_combout\);

-- Location: LC_X7_Y6_N1
\array_reg[29][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][23]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(23),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][23]~regout\);

-- Location: LC_X7_Y6_N7
\array_reg[25][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][23]~regout\ = DFFEAS((!\WriteData~combout\(23)), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(23),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][23]~regout\);

-- Location: LC_X8_Y6_N7
\array_reg[17][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[25][23]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[17][23]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(23),
	datad => \array_reg[25][23]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~0\,
	regout => \array_reg[17][23]~regout\);

-- Location: LC_X8_Y6_N4
\array_reg[21][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~1\ = (\Mux8~0\ & ((\array_reg[29][23]~regout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux8~0\ & (((array_reg[21][23] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[29][23]~regout\,
	datab => \Mux8~0\,
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~1\,
	regout => \array_reg[21][23]~regout\);

-- Location: LC_X8_Y9_N6
\array_reg[27][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][23]~regout\);

-- Location: LC_X6_Y9_N4
\array_reg[19][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~7\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[27][23]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[19][23]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(23),
	datad => \array_reg[27][23]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~7\,
	regout => \array_reg[19][23]~regout\);

-- Location: LC_X4_Y4_N9
\array_reg[31][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][23]~regout\ = DFFEAS((!\WriteData~combout\(23)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(23),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][23]~regout\);

-- Location: LC_X4_Y4_N0
\array_reg[23][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~8\ = (\Mux8~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][23]~regout\))) # (!\Mux8~7\ & (((array_reg[23][23] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux8~7\,
	datab => \array_reg[31][23]~regout\,
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~8\,
	regout => \array_reg[23][23]~regout\);

-- Location: LC_X3_Y7_N1
\array_reg[16][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][23]~regout\ = DFFEAS((((\WriteData~combout\(23)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(23),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][23]~regout\);

-- Location: LC_X3_Y7_N0
\array_reg[20][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~4\ = (\ReadRegister~combout\(2) & (((array_reg[20][23]) # (\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & (\array_reg[16][23]~regout\ & ((!\ReadRegister~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[16][23]~regout\,
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~4\,
	regout => \array_reg[20][23]~regout\);

-- Location: LC_X4_Y7_N2
\array_reg[24][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][23]~regout\ = DFFEAS((((!\WriteData~combout\(23)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(23),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][23]~regout\);

-- Location: LC_X4_Y7_N5
\array_reg[28][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~5\ = (\Mux8~4\ & (((array_reg[28][23])) # (!\ReadRegister~combout\(3)))) # (!\Mux8~4\ & (\ReadRegister~combout\(3) & ((!\array_reg[24][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux8~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(23),
	datad => \array_reg[24][23]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~5\,
	regout => \array_reg[28][23]~regout\);

-- Location: LC_X4_Y5_N1
\array_reg[18][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][23]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(23),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][23]~regout\);

-- Location: LC_X4_Y5_N3
\array_reg[22][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][23]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[18][23]~regout\,
	datac => \WriteData~combout\(23),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~2\,
	regout => \array_reg[22][23]~regout\);

-- Location: LC_X3_Y8_N1
\array_reg[26][23]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][23]~regout\ = DFFEAS((!\WriteData~combout\(23)), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(23),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][23]~regout\);

-- Location: LC_X4_Y6_N4
\array_reg[30][23]\ : maxii_lcell
-- Equation(s):
-- \Mux8~3\ = (\Mux8~2\ & (((array_reg[30][23])) # (!\ReadRegister~combout\(3)))) # (!\Mux8~2\ & (\ReadRegister~combout\(3) & ((!\array_reg[26][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux8~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(23),
	datad => \array_reg[26][23]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~3\,
	regout => \array_reg[30][23]~regout\);

-- Location: LC_X4_Y6_N5
\Mux8~6\ : maxii_lcell
-- Equation(s):
-- \Mux8~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux8~3\))) # (!\ReadRegister~combout\(1) & (\Mux8~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux8~5\,
	datac => \Mux8~3\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~6_combout\);

-- Location: LC_X6_Y5_N9
\Mux8~9\ : maxii_lcell
-- Equation(s):
-- \Mux8~9_combout\ = (\Mux8~6_combout\ & (((\Mux8~8\) # (!\ReadRegister~combout\(0))))) # (!\Mux8~6_combout\ & (\Mux8~1\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1\,
	datab => \Mux8~8\,
	datac => \Mux8~6_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~9_combout\);

-- Location: LC_X9_Y5_N1
\Mux8~20\ : maxii_lcell
-- Equation(s):
-- \Mux8~20_combout\ = (\ReadRegister~combout\(4) & (((\Mux8~9_combout\)))) # (!\ReadRegister~combout\(4) & (\Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(4),
	datab => \Mux8~19_combout\,
	datad => \Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux8~20_combout\);

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[24]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(24),
	combout => \WriteData~combout\(24));

-- Location: LC_X9_Y8_N6
\array_reg[29][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][24]~regout\);

-- Location: LC_X7_Y12_N8
\array_reg[17][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][24]~regout\ = DFFEAS(((!\WriteData~combout\(24))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][24]~regout\);

-- Location: LC_X7_Y12_N7
\array_reg[21][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][24]~regout\ = DFFEAS(((!\WriteData~combout\(24))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][24]~regout\);

-- Location: LC_X7_Y12_N5
\Mux7~2\ : maxii_lcell
-- Equation(s):
-- \Mux7~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[21][24]~regout\))) # (!\ReadRegister~combout\(2) & (!\array_reg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[17][24]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \array_reg[21][24]~regout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~2_combout\);

-- Location: LC_X9_Y8_N8
\array_reg[25][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][24]~regout\);

-- Location: LC_X9_Y8_N7
\Mux7~3\ : maxii_lcell
-- Equation(s):
-- \Mux7~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux7~2_combout\ & (!\array_reg[29][24]~regout\)) # (!\Mux7~2_combout\ & ((!\array_reg[25][24]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[29][24]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux7~2_combout\,
	datad => \array_reg[25][24]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~3_combout\);

-- Location: LC_X8_Y11_N9
\array_reg[16][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][24]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(24),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][24]~regout\);

-- Location: LC_X8_Y11_N0
\array_reg[24][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~4\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((array_reg[24][24])))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & ((\array_reg[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(24),
	datad => \array_reg[16][24]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~4\,
	regout => \array_reg[24][24]~regout\);

-- Location: LC_X8_Y12_N8
\array_reg[28][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][24]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(24),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][24]~regout\);

-- Location: LC_X8_Y12_N2
\array_reg[20][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~5\ = (\ReadRegister~combout\(2) & ((\Mux7~4\ & ((\array_reg[28][24]~regout\))) # (!\Mux7~4\ & (array_reg[20][24])))) # (!\ReadRegister~combout\(2) & (\Mux7~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux7~4\,
	datac => \WriteData~combout\(24),
	datad => \array_reg[28][24]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~5\,
	regout => \array_reg[20][24]~regout\);

-- Location: LC_X9_Y13_N6
\Mux7~6\ : maxii_lcell
-- Equation(s):
-- \Mux7~6_combout\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (\Mux7~3_combout\)) # (!\ReadRegister~combout\(0) & ((\Mux7~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux7~3_combout\,
	datac => \Mux7~5\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~6_combout\);

-- Location: LC_X10_Y11_N0
\array_reg[30][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][24]~regout\);

-- Location: LC_X11_Y13_N5
\array_reg[18][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][24]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(24),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][24]~regout\);

-- Location: LC_X11_Y12_N2
\array_reg[26][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][24])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(24),
	datad => \array_reg[18][24]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~0\,
	regout => \array_reg[26][24]~regout\);

-- Location: LC_X11_Y12_N3
\array_reg[22][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~1\ = (\ReadRegister~combout\(2) & ((\Mux7~0\ & (!\array_reg[30][24]~regout\)) # (!\Mux7~0\ & ((array_reg[22][24]))))) # (!\ReadRegister~combout\(2) & (((\Mux7~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[30][24]~regout\,
	datac => \WriteData~combout\(24),
	datad => \Mux7~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~1\,
	regout => \array_reg[22][24]~regout\);

-- Location: LC_X8_Y9_N8
\array_reg[31][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][24]~regout\);

-- Location: LC_X2_Y12_N7
\array_reg[19][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][24]~regout\);

-- Location: LC_X2_Y12_N3
\array_reg[23][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][24]~regout\);

-- Location: LC_X2_Y12_N8
\Mux7~7\ : maxii_lcell
-- Equation(s):
-- \Mux7~7_combout\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[23][24]~regout\))) # (!\ReadRegister~combout\(2) & (!\array_reg[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \array_reg[19][24]~regout\,
	datad => \array_reg[23][24]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~7_combout\);

-- Location: LC_X8_Y9_N3
\array_reg[27][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][24]~regout\);

-- Location: LC_X8_Y9_N5
\Mux7~8\ : maxii_lcell
-- Equation(s):
-- \Mux7~8_combout\ = (\Mux7~7_combout\ & (((!\ReadRegister~combout\(3))) # (!\array_reg[31][24]~regout\))) # (!\Mux7~7_combout\ & (((\ReadRegister~combout\(3) & !\array_reg[27][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c7c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][24]~regout\,
	datab => \Mux7~7_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[27][24]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~8_combout\);

-- Location: LC_X9_Y13_N8
\Mux7~9\ : maxii_lcell
-- Equation(s):
-- \Mux7~9_combout\ = (\Mux7~6_combout\ & (((\Mux7~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux7~6_combout\ & (\Mux7~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mux7~1\,
	datac => \Mux7~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~9_combout\);

-- Location: LC_X15_Y9_N5
\array_reg[5][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][24]~regout\);

-- Location: LC_X18_Y4_N9
\array_reg[4][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][24]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(24),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][24]~regout\);

-- Location: LC_X18_Y4_N8
\array_reg[6][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[6][24]))) # (!\ReadRegister~combout\(1) & (\array_reg[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][24]~regout\,
	datac => \WriteData~combout\(24),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~12\,
	regout => \array_reg[6][24]~regout\);

-- Location: LC_X15_Y9_N4
\array_reg[7][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][24]~regout\);

-- Location: LC_X15_Y9_N7
\Mux7~13\ : maxii_lcell
-- Equation(s):
-- \Mux7~13_combout\ = (\Mux7~12\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][24]~regout\)))) # (!\Mux7~12\ & (!\array_reg[5][24]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][24]~regout\,
	datab => \Mux7~12\,
	datac => \array_reg[7][24]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~13_combout\);

-- Location: LC_X11_Y13_N6
\array_reg[1][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][24]~regout\);

-- Location: LC_X3_Y12_N4
\array_reg[0][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][24]~regout\);

-- Location: LC_X10_Y13_N7
\Mux7~14\ : maxii_lcell
-- Equation(s):
-- \Mux7~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[1][24]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[0][24]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[1][24]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[0][24]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~14_combout\);

-- Location: LC_X10_Y13_N2
\array_reg[3][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][24]~regout\);

-- Location: LC_X10_Y13_N6
\array_reg[2][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~15\ = (\ReadRegister~combout\(1) & ((\Mux7~14_combout\ & ((!\array_reg[3][24]~regout\))) # (!\Mux7~14_combout\ & (array_reg[2][24])))) # (!\ReadRegister~combout\(1) & (\Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \Mux7~14_combout\,
	datac => \WriteData~combout\(24),
	datad => \array_reg[3][24]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~15\,
	regout => \array_reg[2][24]~regout\);

-- Location: LC_X16_Y12_N5
\Mux7~16\ : maxii_lcell
-- Equation(s):
-- \Mux7~16_combout\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (\Mux7~13_combout\)) # (!\ReadRegister~combout\(2) & ((\Mux7~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \Mux7~13_combout\,
	datad => \Mux7~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~16_combout\);

-- Location: LC_X13_Y6_N3
\array_reg[12][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][24]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(24),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][24]~regout\);

-- Location: LC_X13_Y6_N0
\array_reg[14][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~17\ = (\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0)) # ((array_reg[14][24])))) # (!\ReadRegister~combout\(1) & (!\ReadRegister~combout\(0) & ((\array_reg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(24),
	datad => \array_reg[12][24]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~17\,
	regout => \array_reg[14][24]~regout\);

-- Location: LC_X16_Y11_N9
\array_reg[13][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][24]~regout\);

-- Location: LC_X16_Y11_N6
\array_reg[15][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][24]~regout\ = DFFEAS((!\WriteData~combout\(24)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][24]~regout\);

-- Location: LC_X16_Y11_N0
\Mux7~18\ : maxii_lcell
-- Equation(s):
-- \Mux7~18_combout\ = (\Mux7~17\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][24]~regout\)))) # (!\Mux7~17\ & (!\array_reg[13][24]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~17\,
	datab => \array_reg[13][24]~regout\,
	datac => \array_reg[15][24]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~18_combout\);

-- Location: LC_X18_Y12_N4
\array_reg[9][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][24]~regout\ = DFFEAS((((!\WriteData~combout\(24)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(24),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][24]~regout\);

-- Location: LC_X16_Y12_N3
\array_reg[8][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (!\array_reg[9][24]~regout\)) # (!\ReadRegister~combout\(0) & ((array_reg[8][24])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][24]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(24),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~10\,
	regout => \array_reg[8][24]~regout\);

-- Location: LC_X16_Y8_N6
\array_reg[11][24]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][24]~regout\ = DFFEAS(((!\WriteData~combout\(24))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(24),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][24]~regout\);

-- Location: LC_X16_Y12_N1
\array_reg[10][24]\ : maxii_lcell
-- Equation(s):
-- \Mux7~11\ = (\Mux7~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][24]~regout\))) # (!\Mux7~10\ & (((array_reg[10][24] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux7~10\,
	datab => \array_reg[11][24]~regout\,
	datac => \WriteData~combout\(24),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~11\,
	regout => \array_reg[10][24]~regout\);

-- Location: LC_X16_Y12_N2
\Mux7~19\ : maxii_lcell
-- Equation(s):
-- \Mux7~19_combout\ = (\Mux7~16_combout\ & ((\Mux7~18_combout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux7~16_combout\ & (((\ReadRegister~combout\(3) & \Mux7~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~16_combout\,
	datab => \Mux7~18_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux7~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~19_combout\);

-- Location: LC_X9_Y13_N2
\Mux7~20\ : maxii_lcell
-- Equation(s):
-- \Mux7~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux7~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datac => \ReadRegister~combout\(4),
	datad => \Mux7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux7~20_combout\);

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[25]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(25),
	combout => \WriteData~combout\(25));

-- Location: LC_X12_Y8_N2
\array_reg[17][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][25]~regout\ = DFFEAS((((\WriteData~combout\(25)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(25),
	aclr => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][25]~regout\);

-- Location: LC_X10_Y8_N2
\array_reg[25][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~0\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((array_reg[25][25]))) # (!\ReadRegister~combout\(3) & (\array_reg[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[17][25]~regout\,
	datac => \WriteData~combout\(25),
	datad => \ReadRegister~combout\(3),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~0\,
	regout => \array_reg[25][25]~regout\);

-- Location: LC_X10_Y7_N7
\array_reg[29][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~11_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][25]~regout\);

-- Location: LC_X10_Y8_N4
\array_reg[21][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~1\ = (\ReadRegister~combout\(2) & ((\Mux6~0\ & ((!\array_reg[29][25]~regout\))) # (!\Mux6~0\ & (array_reg[21][25])))) # (!\ReadRegister~combout\(2) & (\Mux6~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux6~0\,
	datac => \WriteData~combout\(25),
	datad => \array_reg[29][25]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~1\,
	regout => \array_reg[21][25]~regout\);

-- Location: LC_X3_Y7_N6
\array_reg[16][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][25]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(25),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][25]~regout\);

-- Location: LC_X3_Y7_N2
\array_reg[20][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][25]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][25]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(25),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~4\,
	regout => \array_reg[20][25]~regout\);

-- Location: LC_X3_Y5_N8
\array_reg[28][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][25]~regout\ = DFFEAS((!\WriteData~combout\(25)), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][25]~regout\);

-- Location: LC_X3_Y5_N5
\array_reg[24][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~5\ = (\ReadRegister~combout\(3) & ((\Mux6~4\ & ((!\array_reg[28][25]~regout\))) # (!\Mux6~4\ & (array_reg[24][25])))) # (!\ReadRegister~combout\(3) & (\Mux6~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \Mux6~4\,
	datac => \WriteData~combout\(25),
	datad => \array_reg[28][25]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~5\,
	regout => \array_reg[24][25]~regout\);

-- Location: LC_X5_Y5_N6
\array_reg[30][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][25]~regout\);

-- Location: LC_X5_Y5_N1
\array_reg[26][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][25]~regout\);

-- Location: LC_X5_Y6_N0
\array_reg[18][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][25]~regout\ = DFFEAS((!\WriteData~combout\(25)), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][25]~regout\);

-- Location: LC_X8_Y8_N1
\array_reg[22][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][25]~regout\);

-- Location: LC_X5_Y6_N8
\Mux6~2\ : maxii_lcell
-- Equation(s):
-- \Mux6~2_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (!\array_reg[22][25]~regout\)))) # (!\ReadRegister~combout\(2) & (!\array_reg[18][25]~regout\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a1ab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[18][25]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[22][25]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~2_combout\);

-- Location: LC_X5_Y6_N5
\Mux6~3\ : maxii_lcell
-- Equation(s):
-- \Mux6~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux6~2_combout\ & (!\array_reg[30][25]~regout\)) # (!\Mux6~2_combout\ & ((!\array_reg[26][25]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[30][25]~regout\,
	datab => \array_reg[26][25]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~3_combout\);

-- Location: LC_X5_Y4_N2
\Mux6~6\ : maxii_lcell
-- Equation(s):
-- \Mux6~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux6~3_combout\))) # (!\ReadRegister~combout\(1) & (\Mux6~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux6~5\,
	datac => \Mux6~3_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~6_combout\);

-- Location: LC_X5_Y4_N4
\array_reg[31][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][25]~regout\);

-- Location: LC_X5_Y4_N5
\array_reg[23][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][25]~regout\);

-- Location: LC_X8_Y4_N8
\array_reg[19][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][25]~regout\);

-- Location: LC_X8_Y4_N9
\array_reg[27][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][25]~regout\);

-- Location: LC_X8_Y4_N7
\Mux6~7\ : maxii_lcell
-- Equation(s):
-- \Mux6~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[27][25]~regout\))) # (!\ReadRegister~combout\(3) & (!\array_reg[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[19][25]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[27][25]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~7_combout\);

-- Location: LC_X5_Y4_N7
\Mux6~8\ : maxii_lcell
-- Equation(s):
-- \Mux6~8_combout\ = (\ReadRegister~combout\(2) & ((\Mux6~7_combout\ & (!\array_reg[31][25]~regout\)) # (!\Mux6~7_combout\ & ((!\array_reg[23][25]~regout\))))) # (!\ReadRegister~combout\(2) & (((\Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][25]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \array_reg[23][25]~regout\,
	datad => \Mux6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~8_combout\);

-- Location: LC_X5_Y4_N8
\Mux6~9\ : maxii_lcell
-- Equation(s):
-- \Mux6~9_combout\ = (\Mux6~6_combout\ & (((\Mux6~8_combout\) # (!\ReadRegister~combout\(0))))) # (!\Mux6~6_combout\ & (\Mux6~1\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1\,
	datab => \Mux6~6_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux6~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~9_combout\);

-- Location: LC_X11_Y6_N1
\array_reg[14][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][25]~regout\);

-- Location: LC_X9_Y6_N1
\array_reg[15][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][25]~regout\);

-- Location: LC_X11_Y6_N8
\array_reg[12][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][25]~regout\ = DFFEAS((((\WriteData~combout\(25)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(25),
	aclr => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][25]~regout\);

-- Location: LC_X9_Y6_N7
\array_reg[13][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][25]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][25]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][25]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(25),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~17\,
	regout => \array_reg[13][25]~regout\);

-- Location: LC_X9_Y6_N8
\Mux6~18\ : maxii_lcell
-- Equation(s):
-- \Mux6~18_combout\ = (\Mux6~17\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][25]~regout\)))) # (!\Mux6~17\ & (!\array_reg[14][25]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][25]~regout\,
	datab => \array_reg[15][25]~regout\,
	datac => \Mux6~17\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~18_combout\);

-- Location: LC_X19_Y8_N7
\array_reg[3][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][25]~regout\ = DFFEAS((!\WriteData~combout\(25)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][25]~regout\);

-- Location: LC_X20_Y8_N4
\array_reg[0][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][25]~regout\ = DFFEAS(((!\WriteData~combout\(25))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][25]~regout\);

-- Location: LC_X20_Y8_N6
\array_reg[2][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][25]~regout\ = DFFEAS(((!\WriteData~combout\(25))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][25]~regout\);

-- Location: LC_X20_Y8_N8
\Mux6~14\ : maxii_lcell
-- Equation(s):
-- \Mux6~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[2][25]~regout\))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[0][25]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \array_reg[2][25]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~14_combout\);

-- Location: LC_X18_Y7_N8
\array_reg[1][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~15\ = (\ReadRegister~combout\(0) & ((\Mux6~14_combout\ & (!\array_reg[3][25]~regout\)) # (!\Mux6~14_combout\ & ((array_reg[1][25]))))) # (!\ReadRegister~combout\(0) & (((\Mux6~14_combout\))))
-- \array_reg[1][25]~regout\ = DFFEAS(\Mux6~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[3][25]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(25),
	datad => \Mux6~14_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~15\,
	regout => \array_reg[1][25]~regout\);

-- Location: LC_X19_Y7_N7
\array_reg[11][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][25]~regout\ = DFFEAS((!\WriteData~combout\(25)), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][25]~regout\);

-- Location: LC_X13_Y7_N9
\array_reg[10][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][25]~regout\ = DFFEAS((!\WriteData~combout\(25)), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(25),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][25]~regout\);

-- Location: LC_X13_Y7_N8
\array_reg[8][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~12\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][25]~regout\)) # (!\ReadRegister~combout\(1) & ((array_reg[8][25])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][25]~regout\,
	datac => \WriteData~combout\(25),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~12\,
	regout => \array_reg[8][25]~regout\);

-- Location: LC_X18_Y7_N1
\array_reg[9][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~13\ = (\ReadRegister~combout\(0) & ((\Mux6~12\ & (!\array_reg[11][25]~regout\)) # (!\Mux6~12\ & ((array_reg[9][25]))))) # (!\ReadRegister~combout\(0) & (((\Mux6~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][25]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(25),
	datad => \Mux6~12\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~13\,
	regout => \array_reg[9][25]~regout\);

-- Location: LC_X18_Y7_N0
\Mux6~16\ : maxii_lcell
-- Equation(s):
-- \Mux6~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((\Mux6~13\))) # (!\ReadRegister~combout\(3) & (\Mux6~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux6~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~16_combout\);

-- Location: LC_X19_Y11_N5
\array_reg[6][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][25]~regout\);

-- Location: LC_X19_Y11_N1
\array_reg[7][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][25]~regout\ = DFFEAS((((!\WriteData~combout\(25)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(25),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][25]~regout\);

-- Location: LC_X14_Y9_N9
\array_reg[4][25]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][25]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(25),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][25]~regout\);

-- Location: LC_X14_Y9_N5
\array_reg[5][25]\ : maxii_lcell
-- Equation(s):
-- \Mux6~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[5][25]))) # (!\ReadRegister~combout\(0) & (\array_reg[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[4][25]~regout\,
	datac => \WriteData~combout\(25),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~10\,
	regout => \array_reg[5][25]~regout\);

-- Location: LC_X19_Y11_N2
\Mux6~11\ : maxii_lcell
-- Equation(s):
-- \Mux6~11_combout\ = (\Mux6~10\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[7][25]~regout\)))) # (!\Mux6~10\ & (!\array_reg[6][25]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[6][25]~regout\,
	datab => \array_reg[7][25]~regout\,
	datac => \Mux6~10\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~11_combout\);

-- Location: LC_X18_Y7_N5
\Mux6~19\ : maxii_lcell
-- Equation(s):
-- \Mux6~19_combout\ = (\Mux6~16_combout\ & ((\Mux6~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux6~16_combout\ & (((\ReadRegister~combout\(2) & \Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~18_combout\,
	datab => \Mux6~16_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~19_combout\);

-- Location: LC_X18_Y7_N3
\Mux6~20\ : maxii_lcell
-- Equation(s):
-- \Mux6~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux6~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux6~9_combout\,
	datac => \Mux6~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux6~20_combout\);

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[26]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(26),
	combout => \WriteData~combout\(26));

-- Location: LC_X16_Y8_N9
\array_reg[11][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][26]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(26),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][26]~regout\);

-- Location: LC_X16_Y9_N8
\array_reg[8][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][26]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(26),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][26]~regout\);

-- Location: LC_X16_Y9_N0
\array_reg[9][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~10\ = (\ReadRegister~combout\(0) & (((array_reg[9][26]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[8][26]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[8][26]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(26),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~10\,
	regout => \array_reg[9][26]~regout\);

-- Location: LC_X16_Y8_N3
\array_reg[10][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~11\ = (\ReadRegister~combout\(1) & ((\Mux5~10\ & (\array_reg[11][26]~regout\)) # (!\Mux5~10\ & ((array_reg[10][26]))))) # (!\ReadRegister~combout\(1) & (((\Mux5~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[11][26]~regout\,
	datac => \WriteData~combout\(26),
	datad => \Mux5~10\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~11\,
	regout => \array_reg[10][26]~regout\);

-- Location: LC_X20_Y5_N9
\array_reg[0][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][26]~regout\ = DFFEAS((((\WriteData~combout\(26)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(26),
	aclr => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][26]~regout\);

-- Location: LC_X17_Y4_N5
\array_reg[1][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~14\ = (\ReadRegister~combout\(0) & (((array_reg[1][26]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[0][26]~regout\ & ((!\ReadRegister~combout\(1)))))
-- \array_reg[1][26]~regout\ = DFFEAS(\Mux5~14\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[0][26]~regout\,
	datac => \WriteData~combout\(26),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~14\,
	regout => \array_reg[1][26]~regout\);

-- Location: LC_X15_Y4_N9
\array_reg[3][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][26]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(26),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][26]~regout\);

-- Location: LC_X17_Y4_N3
\array_reg[2][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~15\ = (\Mux5~14\ & ((\array_reg[3][26]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux5~14\ & (((array_reg[2][26] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux5~14\,
	datab => \array_reg[3][26]~regout\,
	datac => \WriteData~combout\(26),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~15\,
	regout => \array_reg[2][26]~regout\);

-- Location: LC_X19_Y5_N8
\array_reg[5][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][26]~regout\);

-- Location: LC_X18_Y4_N7
\array_reg[6][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][26]~regout\);

-- Location: LC_X18_Y4_N6
\array_reg[4][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][26]~regout\);

-- Location: LC_X18_Y4_N2
\Mux5~12\ : maxii_lcell
-- Equation(s):
-- \Mux5~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[6][26]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[6][26]~regout\,
	datac => \array_reg[4][26]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~12_combout\);

-- Location: LC_X19_Y5_N6
\array_reg[7][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][26]~regout\);

-- Location: LC_X19_Y5_N5
\Mux5~13\ : maxii_lcell
-- Equation(s):
-- \Mux5~13_combout\ = (\Mux5~12_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][26]~regout\)))) # (!\Mux5~12_combout\ & (!\array_reg[5][26]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[5][26]~regout\,
	datab => \Mux5~12_combout\,
	datac => \array_reg[7][26]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~13_combout\);

-- Location: LC_X17_Y4_N4
\Mux5~16\ : maxii_lcell
-- Equation(s):
-- \Mux5~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (\Mux5~13_combout\)))) # (!\ReadRegister~combout\(2) & (\Mux5~15\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux5~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~16_combout\);

-- Location: LC_X13_Y4_N9
\array_reg[14][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][26]~regout\);

-- Location: LC_X13_Y4_N7
\array_reg[12][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][26]~regout\);

-- Location: LC_X13_Y4_N6
\Mux5~17\ : maxii_lcell
-- Equation(s):
-- \Mux5~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][26]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[14][26]~regout\,
	datac => \array_reg[12][26]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~17_combout\);

-- Location: LC_X12_Y4_N7
\array_reg[13][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][26]~regout\);

-- Location: LC_X12_Y4_N9
\array_reg[15][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][26]~regout\);

-- Location: LC_X12_Y4_N4
\Mux5~18\ : maxii_lcell
-- Equation(s):
-- \Mux5~18_combout\ = (\Mux5~17_combout\ & (((!\array_reg[15][26]~regout\) # (!\ReadRegister~combout\(0))))) # (!\Mux5~17_combout\ & (!\array_reg[13][26]~regout\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1aba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~17_combout\,
	datab => \array_reg[13][26]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \array_reg[15][26]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~18_combout\);

-- Location: LC_X12_Y4_N5
\Mux5~19\ : maxii_lcell
-- Equation(s):
-- \Mux5~19_combout\ = (\ReadRegister~combout\(3) & ((\Mux5~16_combout\ & ((\Mux5~18_combout\))) # (!\Mux5~16_combout\ & (\Mux5~11\)))) # (!\ReadRegister~combout\(3) & (((\Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~11\,
	datab => \ReadRegister~combout\(3),
	datac => \Mux5~16_combout\,
	datad => \Mux5~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~19_combout\);

-- Location: LC_X8_Y6_N8
\array_reg[21][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][26]~regout\ = DFFEAS((!\WriteData~combout\(26)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(26),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][26]~regout\);

-- Location: LC_X8_Y6_N0
\array_reg[17][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][26]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[17][26])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[21][26]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(26),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~2\,
	regout => \array_reg[17][26]~regout\);

-- Location: LC_X10_Y7_N2
\array_reg[29][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][26]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(26),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][26]~regout\);

-- Location: LC_X10_Y7_N5
\array_reg[25][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~3\ = (\Mux5~2\ & (((\array_reg[29][26]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux5~2\ & (\ReadRegister~combout\(3) & (array_reg[25][26])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux5~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(26),
	datad => \array_reg[29][26]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~3\,
	regout => \array_reg[25][26]~regout\);

-- Location: LC_X8_Y10_N8
\array_reg[20][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][26]~regout\ = DFFEAS((!\WriteData~combout\(26)), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(26),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][26]~regout\);

-- Location: LC_X8_Y11_N2
\array_reg[16][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][26]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(26),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][26]~regout\);

-- Location: LC_X8_Y11_N6
\array_reg[24][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~4\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((array_reg[24][26])))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & ((\array_reg[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(26),
	datad => \array_reg[16][26]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~4\,
	regout => \array_reg[24][26]~regout\);

-- Location: LC_X8_Y10_N4
\array_reg[28][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~5\ = (\ReadRegister~combout\(2) & ((\Mux5~4\ & ((array_reg[28][26]))) # (!\Mux5~4\ & (!\array_reg[20][26]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux5~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[20][26]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(26),
	datad => \Mux5~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~5\,
	regout => \array_reg[28][26]~regout\);

-- Location: LC_X11_Y7_N8
\Mux5~6\ : maxii_lcell
-- Equation(s):
-- \Mux5~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux5~3\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((\Mux5~5\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~3\,
	datab => \ReadRegister~combout\(0),
	datac => \Mux5~5\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~6_combout\);

-- Location: LC_X8_Y9_N0
\array_reg[31][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][26]~regout\ = DFFEAS((!\WriteData~combout\(26)), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(26),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][26]~regout\);

-- Location: LC_X7_Y13_N8
\array_reg[23][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][26]~regout\ = DFFEAS((!\WriteData~combout\(26)), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(26),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][26]~regout\);

-- Location: LC_X7_Y13_N7
\array_reg[19][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~7\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[23][26]~regout\))) # (!\ReadRegister~combout\(2) & (array_reg[19][26]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(26),
	datad => \array_reg[23][26]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~7\,
	regout => \array_reg[19][26]~regout\);

-- Location: LC_X8_Y9_N4
\array_reg[27][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~8\ = (\ReadRegister~combout\(3) & ((\Mux5~7\ & (!\array_reg[31][26]~regout\)) # (!\Mux5~7\ & ((array_reg[27][26]))))) # (!\ReadRegister~combout\(3) & (((\Mux5~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[31][26]~regout\,
	datac => \WriteData~combout\(26),
	datad => \Mux5~7\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~8\,
	regout => \array_reg[27][26]~regout\);

-- Location: LC_X11_Y7_N0
\array_reg[22][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][26]~regout\ = DFFEAS((((!\WriteData~combout\(26)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(26),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][26]~regout\);

-- Location: LC_X11_Y11_N9
\array_reg[18][26]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][26]~regout\ = DFFEAS((((\WriteData~combout\(26)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(26),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][26]~regout\);

-- Location: LC_X11_Y11_N0
\array_reg[26][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][26])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(26),
	datad => \array_reg[18][26]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~0\,
	regout => \array_reg[26][26]~regout\);

-- Location: LC_X11_Y7_N4
\array_reg[30][26]\ : maxii_lcell
-- Equation(s):
-- \Mux5~1\ = (\ReadRegister~combout\(2) & ((\Mux5~0\ & ((array_reg[30][26]))) # (!\Mux5~0\ & (!\array_reg[22][26]~regout\)))) # (!\ReadRegister~combout\(2) & (((\Mux5~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[22][26]~regout\,
	datac => \WriteData~combout\(26),
	datad => \Mux5~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~1\,
	regout => \array_reg[30][26]~regout\);

-- Location: LC_X11_Y7_N5
\Mux5~9\ : maxii_lcell
-- Equation(s):
-- \Mux5~9_combout\ = (\Mux5~6_combout\ & (((\Mux5~8\)) # (!\ReadRegister~combout\(1)))) # (!\Mux5~6_combout\ & (\ReadRegister~combout\(1) & ((\Mux5~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~6_combout\,
	datab => \ReadRegister~combout\(1),
	datac => \Mux5~8\,
	datad => \Mux5~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~9_combout\);

-- Location: LC_X11_Y6_N7
\Mux5~20\ : maxii_lcell
-- Equation(s):
-- \Mux5~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux5~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux5~19_combout\,
	datac => \Mux5~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux5~20_combout\);

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[27]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(27),
	combout => \WriteData~combout\(27));

-- Location: LC_X3_Y8_N7
\array_reg[26][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][27]~regout\);

-- Location: LC_X4_Y5_N4
\array_reg[18][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][27]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(27),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][27]~regout\);

-- Location: LC_X4_Y5_N5
\array_reg[22][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][27]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][27]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~2\,
	regout => \array_reg[22][27]~regout\);

-- Location: LC_X4_Y6_N7
\array_reg[30][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~3\ = (\ReadRegister~combout\(3) & ((\Mux4~2\ & ((array_reg[30][27]))) # (!\Mux4~2\ & (!\array_reg[26][27]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux4~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[26][27]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(27),
	datad => \Mux4~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~3\,
	regout => \array_reg[30][27]~regout\);

-- Location: LC_X3_Y5_N7
\array_reg[24][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][27]~regout\);

-- Location: LC_X3_Y7_N4
\array_reg[16][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][27]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(27),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][27]~regout\);

-- Location: LC_X3_Y7_N5
\array_reg[20][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][27]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][27]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~4\,
	regout => \array_reg[20][27]~regout\);

-- Location: LC_X3_Y5_N0
\array_reg[28][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~5\ = (\ReadRegister~combout\(3) & ((\Mux4~4\ & ((array_reg[28][27]))) # (!\Mux4~4\ & (!\array_reg[24][27]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux4~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[24][27]~regout\,
	datac => \WriteData~combout\(27),
	datad => \Mux4~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~5\,
	regout => \array_reg[28][27]~regout\);

-- Location: LC_X4_Y6_N6
\Mux4~6\ : maxii_lcell
-- Equation(s):
-- \Mux4~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (\Mux4~3\)) # (!\ReadRegister~combout\(1) & ((\Mux4~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux4~3\,
	datac => \Mux4~5\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~6_combout\);

-- Location: LC_X6_Y13_N1
\array_reg[31][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][27]~regout\);

-- Location: LC_X6_Y13_N7
\array_reg[27][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][27]~regout\);

-- Location: LC_X6_Y9_N0
\array_reg[19][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][27]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[19][27] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[27][27]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~7\,
	regout => \array_reg[19][27]~regout\);

-- Location: LC_X6_Y9_N1
\array_reg[23][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~8\ = (\Mux4~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][27]~regout\))) # (!\Mux4~7\ & (((array_reg[23][27] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][27]~regout\,
	datab => \Mux4~7\,
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~8\,
	regout => \array_reg[23][27]~regout\);

-- Location: LC_X12_Y11_N3
\array_reg[25][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][27]~regout\);

-- Location: LC_X9_Y10_N7
\array_reg[17][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((!\array_reg[25][27]~regout\))) # (!\ReadRegister~combout\(3) & (array_reg[17][27]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(27),
	datad => \array_reg[25][27]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~0\,
	regout => \array_reg[17][27]~regout\);

-- Location: LC_X9_Y11_N7
\array_reg[29][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][27]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(27),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][27]~regout\);

-- Location: LC_X9_Y10_N8
\array_reg[21][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~1\ = (\ReadRegister~combout\(2) & ((\Mux4~0\ & ((\array_reg[29][27]~regout\))) # (!\Mux4~0\ & (array_reg[21][27])))) # (!\ReadRegister~combout\(2) & (\Mux4~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux4~0\,
	datac => \WriteData~combout\(27),
	datad => \array_reg[29][27]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~1\,
	regout => \array_reg[21][27]~regout\);

-- Location: LC_X6_Y9_N5
\Mux4~9\ : maxii_lcell
-- Equation(s):
-- \Mux4~9_combout\ = (\Mux4~6_combout\ & ((\Mux4~8\) # ((!\ReadRegister~combout\(0))))) # (!\Mux4~6_combout\ & (((\ReadRegister~combout\(0) & \Mux4~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~6_combout\,
	datab => \Mux4~8\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux4~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~9_combout\);

-- Location: LC_X18_Y12_N9
\array_reg[11][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][27]~regout\);

-- Location: LC_X19_Y12_N9
\array_reg[10][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][27]~regout\);

-- Location: LC_X19_Y12_N5
\array_reg[8][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][27]~regout\);

-- Location: LC_X19_Y12_N3
\Mux4~12\ : maxii_lcell
-- Equation(s):
-- \Mux4~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][27]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][27]~regout\,
	datac => \array_reg[8][27]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~12_combout\);

-- Location: LC_X18_Y12_N8
\array_reg[9][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][27]~regout\);

-- Location: LC_X18_Y12_N5
\Mux4~13\ : maxii_lcell
-- Equation(s):
-- \Mux4~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux4~12_combout\ & (!\array_reg[11][27]~regout\)) # (!\Mux4~12_combout\ & ((!\array_reg[9][27]~regout\))))) # (!\ReadRegister~combout\(0) & (((\Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[11][27]~regout\,
	datac => \Mux4~12_combout\,
	datad => \array_reg[9][27]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~13_combout\);

-- Location: LC_X19_Y8_N8
\array_reg[1][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][27]~regout\ = DFFEAS((((\WriteData~combout\(27)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(27),
	aclr => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][27]~regout\);

-- Location: LC_X20_Y7_N8
\array_reg[0][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][27]~regout\ = DFFEAS((!\WriteData~combout\(27)), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(27),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][27]~regout\);

-- Location: LC_X20_Y7_N4
\array_reg[2][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~14\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[2][27]))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][27]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~14\,
	regout => \array_reg[2][27]~regout\);

-- Location: LC_X19_Y8_N2
\array_reg[3][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~15\ = (\Mux4~14\ & (((array_reg[3][27]) # (!\ReadRegister~combout\(0))))) # (!\Mux4~14\ & (\array_reg[1][27]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[1][27]~regout\,
	datab => \Mux4~14\,
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~15\,
	regout => \array_reg[3][27]~regout\);

-- Location: LC_X19_Y8_N5
\Mux4~16\ : maxii_lcell
-- Equation(s):
-- \Mux4~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux4~13_combout\)) # (!\ReadRegister~combout\(3) & ((\Mux4~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~13_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux4~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~16_combout\);

-- Location: LC_X14_Y5_N5
\array_reg[14][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][27]~regout\);

-- Location: LC_X15_Y10_N9
\array_reg[13][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][27]~regout\);

-- Location: LC_X15_Y10_N0
\array_reg[12][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][27]~regout\);

-- Location: LC_X15_Y10_N5
\Mux4~17\ : maxii_lcell
-- Equation(s):
-- \Mux4~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[13][27]~regout\))) # (!\ReadRegister~combout\(0) & (((!\array_reg[12][27]~regout\ & !\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[13][27]~regout\,
	datac => \array_reg[12][27]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~17_combout\);

-- Location: LC_X14_Y5_N0
\array_reg[15][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][27]~regout\ = DFFEAS((((!\WriteData~combout\(27)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(27),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][27]~regout\);

-- Location: LC_X15_Y7_N5
\Mux4~18\ : maxii_lcell
-- Equation(s):
-- \Mux4~18_combout\ = (\Mux4~17_combout\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][27]~regout\)))) # (!\Mux4~17_combout\ & (!\array_reg[14][27]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1dcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][27]~regout\,
	datab => \Mux4~17_combout\,
	datac => \array_reg[15][27]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~18_combout\);

-- Location: LC_X18_Y8_N9
\array_reg[4][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][27]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(27),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][27]~regout\);

-- Location: LC_X17_Y5_N6
\array_reg[5][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][27]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][27]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][27]~regout\,
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~10\,
	regout => \array_reg[5][27]~regout\);

-- Location: LC_X19_Y5_N2
\array_reg[7][27]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][27]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(27),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][27]~regout\);

-- Location: LC_X17_Y5_N9
\array_reg[6][27]\ : maxii_lcell
-- Equation(s):
-- \Mux4~11\ = (\Mux4~10\ & ((\array_reg[7][27]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux4~10\ & (((array_reg[6][27] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux4~10\,
	datab => \array_reg[7][27]~regout\,
	datac => \WriteData~combout\(27),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~11\,
	regout => \array_reg[6][27]~regout\);

-- Location: LC_X19_Y8_N3
\Mux4~19\ : maxii_lcell
-- Equation(s):
-- \Mux4~19_combout\ = (\Mux4~16_combout\ & (((\Mux4~18_combout\)) # (!\ReadRegister~combout\(2)))) # (!\Mux4~16_combout\ & (\ReadRegister~combout\(2) & ((\Mux4~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~16_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \Mux4~18_combout\,
	datad => \Mux4~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~19_combout\);

-- Location: LC_X19_Y8_N9
\Mux4~20\ : maxii_lcell
-- Equation(s):
-- \Mux4~20_combout\ = (\ReadRegister~combout\(4) & (((\Mux4~9_combout\)))) # (!\ReadRegister~combout\(4) & (((\Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(4),
	datac => \Mux4~9_combout\,
	datad => \Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux4~20_combout\);

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[28]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(28),
	combout => \WriteData~combout\(28));

-- Location: LC_X10_Y12_N4
\array_reg[30][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][28]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~5_combout\, \WriteData~combout\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(28),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][28]~regout\);

-- Location: LC_X10_Y10_N2
\array_reg[18][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][28]~regout\ = DFFEAS((((\WriteData~combout\(28)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(28),
	aclr => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][28]~regout\);

-- Location: LC_X11_Y12_N8
\array_reg[26][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~0\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[26][28])) # (!\ReadRegister~combout\(3) & ((\array_reg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(28),
	datad => \array_reg[18][28]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~0\,
	regout => \array_reg[26][28]~regout\);

-- Location: LC_X11_Y12_N5
\array_reg[22][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~1\ = (\ReadRegister~combout\(2) & ((\Mux3~0\ & (\array_reg[30][28]~regout\)) # (!\Mux3~0\ & ((array_reg[22][28]))))) # (!\ReadRegister~combout\(2) & (((\Mux3~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[30][28]~regout\,
	datac => \WriteData~combout\(28),
	datad => \Mux3~0\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~1\,
	regout => \array_reg[22][28]~regout\);

-- Location: LC_X5_Y12_N7
\array_reg[25][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][28]~regout\);

-- Location: LC_X5_Y13_N5
\array_reg[21][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][28]~regout\ = DFFEAS((!\WriteData~combout\(28)), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(28),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][28]~regout\);

-- Location: LC_X5_Y12_N1
\array_reg[17][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~10_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][28]~regout\);

-- Location: LC_X5_Y13_N1
\Mux3~2\ : maxii_lcell
-- Equation(s):
-- \Mux3~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[21][28]~regout\)) # (!\ReadRegister~combout\(2) & ((!\array_reg[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[21][28]~regout\,
	datab => \array_reg[17][28]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~2_combout\);

-- Location: LC_X5_Y13_N2
\array_reg[29][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~3\ = (\ReadRegister~combout\(3) & ((\Mux3~2_combout\ & ((array_reg[29][28]))) # (!\Mux3~2_combout\ & (!\array_reg[25][28]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][28]~regout\,
	datac => \WriteData~combout\(28),
	datad => \Mux3~2_combout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~3\,
	regout => \array_reg[29][28]~regout\);

-- Location: LC_X5_Y9_N8
\array_reg[28][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~17_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][28]~regout\);

-- Location: LC_X4_Y10_N0
\array_reg[16][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][28]~regout\ = DFFEAS((((\WriteData~combout\(28)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(28),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][28]~regout\);

-- Location: LC_X4_Y9_N2
\array_reg[24][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~4\ = (\ReadRegister~combout\(2) & (\ReadRegister~combout\(3))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (array_reg[24][28])) # (!\ReadRegister~combout\(3) & ((\array_reg[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(28),
	datad => \array_reg[16][28]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~4\,
	regout => \array_reg[24][28]~regout\);

-- Location: LC_X4_Y9_N5
\array_reg[20][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~5\ = (\ReadRegister~combout\(2) & ((\Mux3~4\ & (!\array_reg[28][28]~regout\)) # (!\Mux3~4\ & ((array_reg[20][28]))))) # (!\ReadRegister~combout\(2) & (((\Mux3~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \array_reg[28][28]~regout\,
	datac => \WriteData~combout\(28),
	datad => \Mux3~4\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~5\,
	regout => \array_reg[20][28]~regout\);

-- Location: LC_X5_Y13_N6
\Mux3~6\ : maxii_lcell
-- Equation(s):
-- \Mux3~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux3~3\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((!\ReadRegister~combout\(1) & \Mux3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux3~3\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux3~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~6_combout\);

-- Location: LC_X6_Y13_N5
\array_reg[27][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][28]~regout\);

-- Location: LC_X6_Y13_N2
\array_reg[31][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][28]~regout\);

-- Location: LC_X7_Y13_N6
\array_reg[19][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][28]~regout\);

-- Location: LC_X7_Y13_N2
\array_reg[23][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][28]~regout\);

-- Location: LC_X7_Y13_N4
\Mux3~7\ : maxii_lcell
-- Equation(s):
-- \Mux3~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3)) # (!\array_reg[23][28]~regout\)))) # (!\ReadRegister~combout\(2) & (!\array_reg[19][28]~regout\ & (!\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[19][28]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[23][28]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~7_combout\);

-- Location: LC_X6_Y13_N9
\Mux3~8\ : maxii_lcell
-- Equation(s):
-- \Mux3~8_combout\ = (\ReadRegister~combout\(3) & ((\Mux3~7_combout\ & ((!\array_reg[31][28]~regout\))) # (!\Mux3~7_combout\ & (!\array_reg[27][28]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][28]~regout\,
	datab => \array_reg[31][28]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~8_combout\);

-- Location: LC_X9_Y13_N5
\Mux3~9\ : maxii_lcell
-- Equation(s):
-- \Mux3~9_combout\ = (\Mux3~6_combout\ & (((\Mux3~8_combout\) # (!\ReadRegister~combout\(1))))) # (!\Mux3~6_combout\ & (\Mux3~1\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1\,
	datab => \Mux3~6_combout\,
	datac => \Mux3~8_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~9_combout\);

-- Location: LC_X14_Y12_N2
\array_reg[4][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][28]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(28),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][28]~regout\);

-- Location: LC_X14_Y12_N7
\array_reg[6][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~12\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (array_reg[6][28])) # (!\ReadRegister~combout\(1) & ((\array_reg[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(28),
	datad => \array_reg[4][28]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~12\,
	regout => \array_reg[6][28]~regout\);

-- Location: LC_X15_Y11_N2
\array_reg[5][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][28]~regout\);

-- Location: LC_X15_Y11_N7
\array_reg[7][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][28]~regout\);

-- Location: LC_X15_Y11_N5
\Mux3~13\ : maxii_lcell
-- Equation(s):
-- \Mux3~13_combout\ = (\Mux3~12\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[7][28]~regout\)))) # (!\Mux3~12\ & (!\array_reg[5][28]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~12\,
	datab => \array_reg[5][28]~regout\,
	datac => \array_reg[7][28]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~13_combout\);

-- Location: LC_X17_Y13_N0
\array_reg[0][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][28]~regout\);

-- Location: LC_X17_Y9_N1
\array_reg[1][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~33_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][28]~regout\);

-- Location: LC_X17_Y12_N5
\Mux3~14\ : maxii_lcell
-- Equation(s):
-- \Mux3~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1)) # (!\array_reg[1][28]~regout\)))) # (!\ReadRegister~combout\(0) & (!\array_reg[0][28]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[0][28]~regout\,
	datab => \array_reg[1][28]~regout\,
	datac => \ReadRegister~combout\(0),
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~14_combout\);

-- Location: LC_X17_Y12_N9
\array_reg[3][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][28]~regout\ = DFFEAS((!\WriteData~combout\(28)), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(28),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][28]~regout\);

-- Location: LC_X17_Y12_N4
\array_reg[2][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~15\ = (\Mux3~14_combout\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[3][28]~regout\))) # (!\Mux3~14_combout\ & (((array_reg[2][28] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux3~14_combout\,
	datab => \array_reg[3][28]~regout\,
	datac => \WriteData~combout\(28),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~15\,
	regout => \array_reg[2][28]~regout\);

-- Location: LC_X16_Y12_N4
\Mux3~16\ : maxii_lcell
-- Equation(s):
-- \Mux3~16_combout\ = (\ReadRegister~combout\(2) & ((\Mux3~13_combout\) # ((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & (((!\ReadRegister~combout\(3) & \Mux3~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~13_combout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux3~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~16_combout\);

-- Location: LC_X15_Y13_N8
\array_reg[12][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][28]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(28),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][28]~regout\);

-- Location: LC_X15_Y13_N1
\array_reg[14][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~17\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[14][28]))) # (!\ReadRegister~combout\(1) & (\array_reg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][28]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(28),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~17\,
	regout => \array_reg[14][28]~regout\);

-- Location: LC_X16_Y11_N1
\array_reg[13][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][28]~regout\ = DFFEAS(((!\WriteData~combout\(28))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(28),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][28]~regout\);

-- Location: LC_X16_Y11_N5
\array_reg[15][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][28]~regout\ = DFFEAS(((!\WriteData~combout\(28))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(28),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][28]~regout\);

-- Location: LC_X16_Y11_N7
\Mux3~18\ : maxii_lcell
-- Equation(s):
-- \Mux3~18_combout\ = (\Mux3~17\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][28]~regout\)))) # (!\Mux3~17\ & (!\array_reg[13][28]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~17\,
	datab => \array_reg[13][28]~regout\,
	datac => \array_reg[15][28]~regout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~18_combout\);

-- Location: LC_X10_Y10_N6
\array_reg[11][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][28]~regout\);

-- Location: LC_X16_Y9_N1
\array_reg[9][28]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][28]~regout\ = DFFEAS((((!\WriteData~combout\(28)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(28),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][28]~regout\);

-- Location: LC_X16_Y12_N9
\array_reg[8][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & (!\array_reg[9][28]~regout\)) # (!\ReadRegister~combout\(0) & ((array_reg[8][28])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[9][28]~regout\,
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(28),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~10\,
	regout => \array_reg[8][28]~regout\);

-- Location: LC_X16_Y12_N7
\array_reg[10][28]\ : maxii_lcell
-- Equation(s):
-- \Mux3~11\ = (\Mux3~10\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[11][28]~regout\))) # (!\Mux3~10\ & (((array_reg[10][28] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[11][28]~regout\,
	datab => \Mux3~10\,
	datac => \WriteData~combout\(28),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~11\,
	regout => \array_reg[10][28]~regout\);

-- Location: LC_X16_Y12_N8
\Mux3~19\ : maxii_lcell
-- Equation(s):
-- \Mux3~19_combout\ = (\Mux3~16_combout\ & ((\Mux3~18_combout\) # ((!\ReadRegister~combout\(3))))) # (!\Mux3~16_combout\ & (((\ReadRegister~combout\(3) & \Mux3~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~16_combout\,
	datab => \Mux3~18_combout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux3~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~19_combout\);

-- Location: LC_X9_Y13_N1
\Mux3~20\ : maxii_lcell
-- Equation(s):
-- \Mux3~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux3~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~9_combout\,
	datac => \ReadRegister~combout\(4),
	datad => \Mux3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux3~20_combout\);

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[29]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(29),
	combout => \WriteData~combout\(29));

-- Location: LC_X13_Y7_N7
\array_reg[10][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][29]~regout\);

-- Location: LC_X12_Y7_N1
\array_reg[8][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~12\ = (\ReadRegister~combout\(0) & (\ReadRegister~combout\(1))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((!\array_reg[10][29]~regout\))) # (!\ReadRegister~combout\(1) & (array_reg[8][29]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(29),
	datad => \array_reg[10][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~12\,
	regout => \array_reg[8][29]~regout\);

-- Location: LC_X16_Y7_N2
\array_reg[11][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][29]~regout\);

-- Location: LC_X12_Y7_N8
\array_reg[9][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~13\ = (\ReadRegister~combout\(0) & ((\Mux2~12\ & ((!\array_reg[11][29]~regout\))) # (!\Mux2~12\ & (array_reg[9][29])))) # (!\ReadRegister~combout\(0) & (\Mux2~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "64ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \Mux2~12\,
	datac => \WriteData~combout\(29),
	datad => \array_reg[11][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~13\,
	regout => \array_reg[9][29]~regout\);

-- Location: LC_X14_Y10_N3
\array_reg[2][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[2][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~32_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[2][29]~regout\);

-- Location: LC_X14_Y10_N1
\array_reg[0][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][29]~regout\);

-- Location: LC_X14_Y10_N5
\Mux2~14\ : maxii_lcell
-- Equation(s):
-- \Mux2~14_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[2][29]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[0][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0d3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[2][29]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[0][29]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~14_combout\);

-- Location: LC_X17_Y9_N9
\array_reg[3][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~35_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][29]~regout\);

-- Location: LC_X17_Y9_N8
\array_reg[1][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~15\ = (\Mux2~14_combout\ & (((!\ReadRegister~combout\(0))) # (!\array_reg[3][29]~regout\))) # (!\Mux2~14_combout\ & (((array_reg[1][29] & \ReadRegister~combout\(0)))))
-- \array_reg[1][29]~regout\ = DFFEAS(\Mux2~15\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "72aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux2~14_combout\,
	datab => \array_reg[3][29]~regout\,
	datac => \WriteData~combout\(29),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~15\,
	regout => \array_reg[1][29]~regout\);

-- Location: LC_X12_Y5_N4
\Mux2~16\ : maxii_lcell
-- Equation(s):
-- \Mux2~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (\Mux2~13\)) # (!\ReadRegister~combout\(3) & ((\Mux2~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~13\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux2~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~16_combout\);

-- Location: LC_X14_Y5_N2
\array_reg[15][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][29]~regout\ = DFFEAS((!\WriteData~combout\(29)), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][29]~regout\);

-- Location: LC_X16_Y6_N8
\array_reg[12][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~38_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][29]~regout\);

-- Location: LC_X16_Y6_N9
\array_reg[13][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~17\ = (\ReadRegister~combout\(0) & (((array_reg[13][29]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[12][29]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[12][29]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(29),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~17\,
	regout => \array_reg[13][29]~regout\);

-- Location: LC_X12_Y5_N5
\array_reg[14][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][29]~regout\);

-- Location: LC_X12_Y5_N7
\Mux2~18\ : maxii_lcell
-- Equation(s):
-- \Mux2~18_combout\ = (\Mux2~17\ & (((!\ReadRegister~combout\(1))) # (!\array_reg[15][29]~regout\))) # (!\Mux2~17\ & (((!\array_reg[14][29]~regout\ & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[15][29]~regout\,
	datab => \Mux2~17\,
	datac => \array_reg[14][29]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~18_combout\);

-- Location: LC_X16_Y3_N2
\array_reg[4][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][29]~regout\);

-- Location: LC_X16_Y5_N8
\array_reg[5][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][29]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][29]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][29]~regout\,
	datac => \WriteData~combout\(29),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~10\,
	regout => \array_reg[5][29]~regout\);

-- Location: LC_X16_Y5_N2
\array_reg[6][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][29]~regout\ = DFFEAS((!\WriteData~combout\(29)), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][29]~regout\);

-- Location: LC_X11_Y5_N6
\array_reg[7][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][29]~regout\ = DFFEAS((!\WriteData~combout\(29)), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][29]~regout\);

-- Location: LC_X16_Y5_N3
\Mux2~11\ : maxii_lcell
-- Equation(s):
-- \Mux2~11_combout\ = (\Mux2~10\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[7][29]~regout\)))) # (!\Mux2~10\ & (!\array_reg[6][29]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1baa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~10\,
	datab => \array_reg[6][29]~regout\,
	datac => \array_reg[7][29]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~11_combout\);

-- Location: LC_X12_Y5_N9
\Mux2~19\ : maxii_lcell
-- Equation(s):
-- \Mux2~19_combout\ = (\Mux2~16_combout\ & ((\Mux2~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux2~16_combout\ & (((\Mux2~11_combout\ & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~16_combout\,
	datab => \Mux2~18_combout\,
	datac => \Mux2~11_combout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~19_combout\);

-- Location: LC_X3_Y8_N6
\array_reg[30][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[30][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~5_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[30][29]~regout\);

-- Location: LC_X3_Y8_N9
\array_reg[26][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][29]~regout\);

-- Location: LC_X5_Y6_N7
\array_reg[18][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~4_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][29]~regout\);

-- Location: LC_X5_Y6_N2
\array_reg[22][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][29]~regout\);

-- Location: LC_X5_Y6_N6
\Mux2~2\ : maxii_lcell
-- Equation(s):
-- \Mux2~2_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[22][29]~regout\))) # (!\ReadRegister~combout\(2) & (!\array_reg[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a1f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[18][29]~regout\,
	datac => \ReadRegister~combout\(2),
	datad => \array_reg[22][29]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~2_combout\);

-- Location: LC_X3_Y8_N4
\Mux2~3\ : maxii_lcell
-- Equation(s):
-- \Mux2~3_combout\ = (\ReadRegister~combout\(3) & ((\Mux2~2_combout\ & (!\array_reg[30][29]~regout\)) # (!\Mux2~2_combout\ & ((!\array_reg[26][29]~regout\))))) # (!\ReadRegister~combout\(3) & (((\Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[30][29]~regout\,
	datab => \array_reg[26][29]~regout\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~3_combout\);

-- Location: LC_X8_Y11_N4
\array_reg[16][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][29]~regout\);

-- Location: LC_X6_Y10_N8
\array_reg[20][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~4\ = (\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3)) # ((array_reg[20][29])))) # (!\ReadRegister~combout\(2) & (!\ReadRegister~combout\(3) & ((\array_reg[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(29),
	datad => \array_reg[16][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~4\,
	regout => \array_reg[20][29]~regout\);

-- Location: LC_X8_Y10_N2
\array_reg[28][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[28][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~17_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[28][29]~regout\);

-- Location: LC_X6_Y10_N4
\array_reg[24][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~5\ = (\Mux2~4\ & (((\array_reg[28][29]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux2~4\ & (\ReadRegister~combout\(3) & (array_reg[24][29])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux2~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(29),
	datad => \array_reg[28][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~5\,
	regout => \array_reg[24][29]~regout\);

-- Location: LC_X6_Y10_N5
\Mux2~6\ : maxii_lcell
-- Equation(s):
-- \Mux2~6_combout\ = (\ReadRegister~combout\(1) & ((\Mux2~3_combout\) # ((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & (((!\ReadRegister~combout\(0) & \Mux2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux2~3_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux2~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~6_combout\);

-- Location: LC_X6_Y11_N3
\array_reg[17][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[17][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~10_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[17][29]~regout\);

-- Location: LC_X6_Y11_N0
\array_reg[25][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~0\ = (\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2)) # ((array_reg[25][29])))) # (!\ReadRegister~combout\(3) & (!\ReadRegister~combout\(2) & ((\array_reg[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(29),
	datad => \array_reg[17][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~0\,
	regout => \array_reg[25][29]~regout\);

-- Location: LC_X7_Y7_N3
\array_reg[29][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][29]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(29),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][29]~regout\);

-- Location: LC_X7_Y7_N4
\array_reg[21][29]\ : maxii_lcell
-- Equation(s):
-- \Mux2~1\ = (\ReadRegister~combout\(2) & ((\Mux2~0\ & ((\array_reg[29][29]~regout\))) # (!\Mux2~0\ & (array_reg[21][29])))) # (!\ReadRegister~combout\(2) & (\Mux2~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux2~0\,
	datac => \WriteData~combout\(29),
	datad => \array_reg[29][29]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~1\,
	regout => \array_reg[21][29]~regout\);

-- Location: LC_X12_Y5_N3
\array_reg[31][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][29]~regout\);

-- Location: LC_X7_Y4_N0
\array_reg[23][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][29]~regout\ = DFFEAS(((!\WriteData~combout\(29))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(29),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][29]~regout\);

-- Location: LC_X8_Y4_N6
\array_reg[27][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][29]~regout\);

-- Location: LC_X8_Y4_N1
\array_reg[19][29]\ : maxii_lcell
-- Equation(s):
-- \array_reg[19][29]~regout\ = DFFEAS((((!\WriteData~combout\(29)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~22_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(29),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[19][29]~regout\);

-- Location: LC_X8_Y4_N0
\Mux2~7\ : maxii_lcell
-- Equation(s):
-- \Mux2~7_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & (!\array_reg[27][29]~regout\)) # (!\ReadRegister~combout\(3) & ((!\array_reg[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0d3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[27][29]~regout\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \array_reg[19][29]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~7_combout\);

-- Location: LC_X12_Y5_N8
\Mux2~8\ : maxii_lcell
-- Equation(s):
-- \Mux2~8_combout\ = (\Mux2~7_combout\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][29]~regout\))) # (!\Mux2~7_combout\ & (((!\array_reg[23][29]~regout\ & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[31][29]~regout\,
	datab => \array_reg[23][29]~regout\,
	datac => \Mux2~7_combout\,
	datad => \ReadRegister~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~8_combout\);

-- Location: LC_X12_Y5_N6
\Mux2~9\ : maxii_lcell
-- Equation(s):
-- \Mux2~9_combout\ = (\Mux2~6_combout\ & (((\Mux2~8_combout\) # (!\ReadRegister~combout\(0))))) # (!\Mux2~6_combout\ & (\Mux2~1\ & (\ReadRegister~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~6_combout\,
	datab => \Mux2~1\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~9_combout\);

-- Location: LC_X12_Y5_N0
\Mux2~20\ : maxii_lcell
-- Equation(s):
-- \Mux2~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux2~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux2~19_combout\,
	datac => \Mux2~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux2~20_combout\);

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[30]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(30),
	combout => \WriteData~combout\(30));

-- Location: LC_X3_Y10_N2
\array_reg[23][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[23][30]~regout\ = DFFEAS(((!\WriteData~combout\(30))), GLOBAL(\clk~combout\), VCC, , \Decoder0~21_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(30),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[23][30]~regout\);

-- Location: LC_X3_Y9_N3
\array_reg[19][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (!\array_reg[23][30]~regout\)) # (!\ReadRegister~combout\(2) & ((array_reg[19][30])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[23][30]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(30),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~7\,
	regout => \array_reg[19][30]~regout\);

-- Location: LC_X4_Y4_N5
\array_reg[31][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][30]~regout\);

-- Location: LC_X3_Y9_N7
\array_reg[27][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~8\ = (\Mux1~7\ & (((!\array_reg[31][30]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux1~7\ & (\ReadRegister~combout\(3) & (array_reg[27][30])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux1~7\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(30),
	datad => \array_reg[31][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~8\,
	regout => \array_reg[27][30]~regout\);

-- Location: LC_X7_Y5_N8
\array_reg[21][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[21][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~9_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[21][30]~regout\);

-- Location: LC_X6_Y5_N0
\array_reg[17][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~2\ = (\ReadRegister~combout\(3) & (\ReadRegister~combout\(2))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((!\array_reg[21][30]~regout\))) # (!\ReadRegister~combout\(2) & (array_reg[17][30]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \ReadRegister~combout\(2),
	datac => \WriteData~combout\(30),
	datad => \array_reg[21][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~2\,
	regout => \array_reg[17][30]~regout\);

-- Location: LC_X7_Y6_N3
\array_reg[29][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][30]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(30),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][30]~regout\);

-- Location: LC_X7_Y6_N0
\array_reg[25][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~3\ = (\Mux1~2\ & (((\array_reg[29][30]~regout\)) # (!\ReadRegister~combout\(3)))) # (!\Mux1~2\ & (\ReadRegister~combout\(3) & (array_reg[25][30])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux1~2\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(30),
	datad => \array_reg[29][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~3\,
	regout => \array_reg[25][30]~regout\);

-- Location: LC_X6_Y5_N4
\array_reg[16][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][30]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(30),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][30]~regout\);

-- Location: LC_X8_Y7_N0
\array_reg[24][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~4\ = (\ReadRegister~combout\(3) & (((array_reg[24][30]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[16][30]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][30]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(30),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~4\,
	regout => \array_reg[24][30]~regout\);

-- Location: LC_X4_Y6_N1
\array_reg[20][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[20][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~13_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[20][30]~regout\);

-- Location: LC_X8_Y7_N3
\array_reg[28][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~5\ = (\ReadRegister~combout\(2) & ((\Mux1~4\ & (array_reg[28][30])) # (!\Mux1~4\ & ((!\array_reg[20][30]~regout\))))) # (!\ReadRegister~combout\(2) & (\Mux1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux1~4\,
	datac => \WriteData~combout\(30),
	datad => \array_reg[20][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~5\,
	regout => \array_reg[28][30]~regout\);

-- Location: LC_X8_Y7_N6
\Mux1~6\ : maxii_lcell
-- Equation(s):
-- \Mux1~6_combout\ = (\ReadRegister~combout\(0) & ((\Mux1~3\) # ((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (((!\ReadRegister~combout\(1) & \Mux1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3\,
	datab => \ReadRegister~combout\(0),
	datac => \ReadRegister~combout\(1),
	datad => \Mux1~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~6_combout\);

-- Location: LC_X5_Y8_N9
\array_reg[18][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][30]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(30),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][30]~regout\);

-- Location: LC_X5_Y8_N4
\array_reg[26][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~0\ = (\ReadRegister~combout\(3) & (((array_reg[26][30]) # (\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & (\array_reg[18][30]~regout\ & ((!\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[18][30]~regout\,
	datac => \WriteData~combout\(30),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~0\,
	regout => \array_reg[26][30]~regout\);

-- Location: LC_X8_Y8_N9
\array_reg[22][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[22][30]~regout\ = DFFEAS((!\WriteData~combout\(30)), GLOBAL(\clk~combout\), VCC, , \Decoder0~1_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(30),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[22][30]~regout\);

-- Location: LC_X8_Y8_N5
\array_reg[30][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~1\ = (\ReadRegister~combout\(2) & ((\Mux1~0\ & (array_reg[30][30])) # (!\Mux1~0\ & ((!\array_reg[22][30]~regout\))))) # (!\ReadRegister~combout\(2) & (\Mux1~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(2),
	datab => \Mux1~0\,
	datac => \WriteData~combout\(30),
	datad => \array_reg[22][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~1\,
	regout => \array_reg[30][30]~regout\);

-- Location: LC_X9_Y7_N7
\Mux1~9\ : maxii_lcell
-- Equation(s):
-- \Mux1~9_combout\ = (\ReadRegister~combout\(1) & ((\Mux1~6_combout\ & (\Mux1~8\)) # (!\Mux1~6_combout\ & ((\Mux1~1\))))) # (!\ReadRegister~combout\(1) & (((\Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(1),
	datab => \Mux1~8\,
	datac => \Mux1~6_combout\,
	datad => \Mux1~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~9_combout\);

-- Location: LC_X14_Y12_N9
\array_reg[6][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[6][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~29_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[6][30]~regout\);

-- Location: LC_X14_Y12_N3
\array_reg[4][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~30_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][30]~regout\);

-- Location: LC_X14_Y12_N8
\Mux1~12\ : maxii_lcell
-- Equation(s):
-- \Mux1~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[6][30]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b0b5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[6][30]~regout\,
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[4][30]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~12_combout\);

-- Location: LC_X14_Y8_N6
\array_reg[7][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~31_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][30]~regout\);

-- Location: LC_X15_Y11_N9
\array_reg[5][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[5][30]~regout\ = DFFEAS((!\WriteData~combout\(30)), GLOBAL(\clk~combout\), VCC, , \Decoder0~28_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(30),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[5][30]~regout\);

-- Location: LC_X14_Y8_N7
\Mux1~13\ : maxii_lcell
-- Equation(s):
-- \Mux1~13_combout\ = (\ReadRegister~combout\(0) & ((\Mux1~12_combout\ & (!\array_reg[7][30]~regout\)) # (!\Mux1~12_combout\ & ((!\array_reg[5][30]~regout\))))) # (!\ReadRegister~combout\(0) & (\Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c6e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux1~12_combout\,
	datac => \array_reg[7][30]~regout\,
	datad => \array_reg[5][30]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~13_combout\);

-- Location: LC_X3_Y12_N7
\array_reg[0][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][30]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~34_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(30),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][30]~regout\);

-- Location: LC_X11_Y4_N6
\array_reg[1][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~14\ = (\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1)) # ((array_reg[1][30])))) # (!\ReadRegister~combout\(0) & (!\ReadRegister~combout\(1) & ((\array_reg[0][30]~regout\))))
-- \array_reg[1][30]~regout\ = DFFEAS(\Mux1~14\, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \ReadRegister~combout\(1),
	datac => \WriteData~combout\(30),
	datad => \array_reg[0][30]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~14\,
	regout => \array_reg[1][30]~regout\);

-- Location: LC_X17_Y7_N9
\array_reg[3][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[3][30]~regout\ = DFFEAS((((\WriteData~combout\(30)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~35_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(30),
	aclr => \reset~combout\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[3][30]~regout\);

-- Location: LC_X11_Y4_N7
\array_reg[2][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~15\ = (\Mux1~14\ & ((\array_reg[3][30]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux1~14\ & (((array_reg[2][30] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux1~14\,
	datab => \array_reg[3][30]~regout\,
	datac => \WriteData~combout\(30),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~15\,
	regout => \array_reg[2][30]~regout\);

-- Location: LC_X11_Y7_N2
\Mux1~16\ : maxii_lcell
-- Equation(s):
-- \Mux1~16_combout\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & (\Mux1~13_combout\)) # (!\ReadRegister~combout\(2) & ((\Mux1~15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~13_combout\,
	datab => \ReadRegister~combout\(3),
	datac => \ReadRegister~combout\(2),
	datad => \Mux1~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~16_combout\);

-- Location: LC_X7_Y10_N8
\array_reg[11][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][30]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~27_combout\, \WriteData~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(30),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][30]~regout\);

-- Location: LC_X14_Y8_N8
\array_reg[8][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][30]~regout\ = DFFEAS((((\WriteData~combout\(30)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~26_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(30),
	aclr => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][30]~regout\);

-- Location: LC_X9_Y7_N8
\array_reg[9][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~10\ = (\ReadRegister~combout\(1) & (((\ReadRegister~combout\(0))))) # (!\ReadRegister~combout\(1) & ((\ReadRegister~combout\(0) & ((array_reg[9][30]))) # (!\ReadRegister~combout\(0) & (\array_reg[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[8][30]~regout\,
	datac => \WriteData~combout\(30),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~10\,
	regout => \array_reg[9][30]~regout\);

-- Location: LC_X9_Y7_N9
\array_reg[10][30]\ : maxii_lcell
-- Equation(s):
-- \Mux1~11\ = (\ReadRegister~combout\(1) & ((\Mux1~10\ & (\array_reg[11][30]~regout\)) # (!\Mux1~10\ & ((array_reg[10][30]))))) # (!\ReadRegister~combout\(1) & (((\Mux1~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(1),
	datab => \array_reg[11][30]~regout\,
	datac => \WriteData~combout\(30),
	datad => \Mux1~10\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~11\,
	regout => \array_reg[10][30]~regout\);

-- Location: LC_X14_Y6_N6
\array_reg[13][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][30]~regout\ = DFFEAS(((!\WriteData~combout\(30))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(30),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][30]~regout\);

-- Location: LC_X14_Y6_N9
\array_reg[15][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][30]~regout\ = DFFEAS(((!\WriteData~combout\(30))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3333",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \WriteData~combout\(30),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][30]~regout\);

-- Location: LC_X12_Y6_N9
\array_reg[14][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][30]~regout\);

-- Location: LC_X12_Y6_N7
\array_reg[12][30]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][30]~regout\ = DFFEAS((((!\WriteData~combout\(30)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(30),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][30]~regout\);

-- Location: LC_X12_Y6_N4
\Mux1~17\ : maxii_lcell
-- Equation(s):
-- \Mux1~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[14][30]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[14][30]~regout\,
	datac => \array_reg[12][30]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~17_combout\);

-- Location: LC_X14_Y6_N2
\Mux1~18\ : maxii_lcell
-- Equation(s):
-- \Mux1~18_combout\ = (\Mux1~17_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[15][30]~regout\)))) # (!\Mux1~17_combout\ & (!\array_reg[13][30]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[13][30]~regout\,
	datab => \array_reg[15][30]~regout\,
	datac => \Mux1~17_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~18_combout\);

-- Location: LC_X9_Y7_N6
\Mux1~19\ : maxii_lcell
-- Equation(s):
-- \Mux1~19_combout\ = (\Mux1~16_combout\ & (((\Mux1~18_combout\) # (!\ReadRegister~combout\(3))))) # (!\Mux1~16_combout\ & (\Mux1~11\ & (\ReadRegister~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~16_combout\,
	datab => \Mux1~11\,
	datac => \ReadRegister~combout\(3),
	datad => \Mux1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~19_combout\);

-- Location: LC_X9_Y7_N3
\Mux1~20\ : maxii_lcell
-- Equation(s):
-- \Mux1~20_combout\ = ((\ReadRegister~combout\(4) & (\Mux1~9_combout\)) # (!\ReadRegister~combout\(4) & ((\Mux1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux1~9_combout\,
	datac => \Mux1~19_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux1~20_combout\);

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WriteData[31]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_WriteData(31),
	combout => \WriteData~combout\(31));

-- Location: LC_X19_Y9_N5
\array_reg[0][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[0][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~34_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[0][31]~regout\);

-- Location: LC_X20_Y8_N1
\array_reg[2][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~14\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((array_reg[2][31]))) # (!\ReadRegister~combout\(1) & (!\array_reg[0][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[0][31]~regout\,
	datab => \ReadRegister~combout\(0),
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~14\,
	regout => \array_reg[2][31]~regout\);

-- Location: LC_X17_Y7_N1
\array_reg[1][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[1][31]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~33_combout\, \WriteData~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(31),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[1][31]~regout\);

-- Location: LC_X17_Y7_N8
\array_reg[3][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~15\ = (\Mux0~14\ & (((array_reg[3][31]) # (!\ReadRegister~combout\(0))))) # (!\Mux0~14\ & (\array_reg[1][31]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux0~14\,
	datab => \array_reg[1][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(0),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~15\,
	regout => \array_reg[3][31]~regout\);

-- Location: LC_X20_Y10_N5
\array_reg[9][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[9][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~25_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[9][31]~regout\);

-- Location: LC_X20_Y10_N2
\array_reg[11][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[11][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~27_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[11][31]~regout\);

-- Location: LC_X13_Y7_N4
\array_reg[10][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[10][31]~regout\ = DFFEAS((!\WriteData~combout\(31)), GLOBAL(\clk~combout\), VCC, , \Decoder0~24_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(31),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[10][31]~regout\);

-- Location: LC_X13_Y7_N6
\array_reg[8][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[8][31]~regout\ = DFFEAS((!\WriteData~combout\(31)), GLOBAL(\clk~combout\), VCC, , \Decoder0~26_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(31),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[8][31]~regout\);

-- Location: LC_X14_Y7_N5
\Mux0~12\ : maxii_lcell
-- Equation(s):
-- \Mux0~12_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & (!\array_reg[10][31]~regout\)) # (!\ReadRegister~combout\(1) & ((!\array_reg[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[10][31]~regout\,
	datac => \array_reg[8][31]~regout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~12_combout\);

-- Location: LC_X20_Y10_N8
\Mux0~13\ : maxii_lcell
-- Equation(s):
-- \Mux0~13_combout\ = (\Mux0~12_combout\ & (((!\ReadRegister~combout\(0)) # (!\array_reg[11][31]~regout\)))) # (!\Mux0~12_combout\ & (!\array_reg[9][31]~regout\ & ((\ReadRegister~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[9][31]~regout\,
	datab => \array_reg[11][31]~regout\,
	datac => \Mux0~12_combout\,
	datad => \ReadRegister~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~13_combout\);

-- Location: LC_X17_Y7_N5
\Mux0~16\ : maxii_lcell
-- Equation(s):
-- \Mux0~16_combout\ = (\ReadRegister~combout\(2) & (((\ReadRegister~combout\(3))))) # (!\ReadRegister~combout\(2) & ((\ReadRegister~combout\(3) & ((\Mux0~13_combout\))) # (!\ReadRegister~combout\(3) & (\Mux0~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~15\,
	datab => \ReadRegister~combout\(2),
	datac => \ReadRegister~combout\(3),
	datad => \Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~16_combout\);

-- Location: LC_X15_Y7_N4
\array_reg[14][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[14][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~37_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[14][31]~regout\);

-- Location: LC_X15_Y7_N2
\array_reg[15][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[15][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~39_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[15][31]~regout\);

-- Location: LC_X13_Y8_N9
\array_reg[13][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[13][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~36_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[13][31]~regout\);

-- Location: LC_X13_Y8_N1
\array_reg[12][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[12][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~38_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[12][31]~regout\);

-- Location: LC_X13_Y8_N5
\Mux0~17\ : maxii_lcell
-- Equation(s):
-- \Mux0~17_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))) # (!\array_reg[13][31]~regout\))) # (!\ReadRegister~combout\(0) & (((!\ReadRegister~combout\(1) & !\array_reg[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2a7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[13][31]~regout\,
	datac => \ReadRegister~combout\(1),
	datad => \array_reg[12][31]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~17_combout\);

-- Location: LC_X15_Y7_N8
\Mux0~18\ : maxii_lcell
-- Equation(s):
-- \Mux0~18_combout\ = (\Mux0~17_combout\ & (((!\ReadRegister~combout\(1)) # (!\array_reg[15][31]~regout\)))) # (!\Mux0~17_combout\ & (!\array_reg[14][31]~regout\ & ((\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \array_reg[14][31]~regout\,
	datab => \array_reg[15][31]~regout\,
	datac => \Mux0~17_combout\,
	datad => \ReadRegister~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~18_combout\);

-- Location: LC_X19_Y11_N7
\array_reg[7][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[7][31]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~31_combout\, \WriteData~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(31),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[7][31]~regout\);

-- Location: LC_X17_Y6_N0
\array_reg[4][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[4][31]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~30_combout\, \WriteData~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(31),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[4][31]~regout\);

-- Location: LC_X18_Y11_N9
\array_reg[5][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~10\ = (\ReadRegister~combout\(0) & (((array_reg[5][31]) # (\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & (\array_reg[4][31]~regout\ & ((!\ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(0),
	datab => \array_reg[4][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~10\,
	regout => \array_reg[5][31]~regout\);

-- Location: LC_X18_Y11_N7
\array_reg[6][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~11\ = (\Mux0~10\ & ((\array_reg[7][31]~regout\) # ((!\ReadRegister~combout\(1))))) # (!\Mux0~10\ & (((array_reg[6][31] & \ReadRegister~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[7][31]~regout\,
	datab => \Mux0~10\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(1),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~11\,
	regout => \array_reg[6][31]~regout\);

-- Location: LC_X17_Y7_N4
\Mux0~19\ : maxii_lcell
-- Equation(s):
-- \Mux0~19_combout\ = (\Mux0~16_combout\ & ((\Mux0~18_combout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux0~16_combout\ & (((\ReadRegister~combout\(2) & \Mux0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~16_combout\,
	datab => \Mux0~18_combout\,
	datac => \ReadRegister~combout\(2),
	datad => \Mux0~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~19_combout\);

-- Location: LC_X7_Y4_N8
\array_reg[31][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[31][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~23_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[31][31]~regout\);

-- Location: LC_X6_Y4_N9
\array_reg[27][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[27][31]~regout\ = DFFEAS((!\WriteData~combout\(31)), GLOBAL(\clk~combout\), VCC, , \Decoder0~19_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(31),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[27][31]~regout\);

-- Location: LC_X6_Y4_N2
\array_reg[19][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~7\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[27][31]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[19][31] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[27][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~7\,
	regout => \array_reg[19][31]~regout\);

-- Location: LC_X7_Y4_N2
\array_reg[23][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~8\ = (\Mux0~7\ & (((!\ReadRegister~combout\(2))) # (!\array_reg[31][31]~regout\))) # (!\Mux0~7\ & (((array_reg[23][31] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "74cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[31][31]~regout\,
	datab => \Mux0~7\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~8\,
	regout => \array_reg[23][31]~regout\);

-- Location: LC_X4_Y11_N5
\array_reg[16][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[16][31]~regout\ = DFFEAS((((\WriteData~combout\(31)))), GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \WriteData~combout\(31),
	aclr => \reset~combout\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[16][31]~regout\);

-- Location: LC_X5_Y9_N4
\array_reg[20][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~4\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[20][31]))) # (!\ReadRegister~combout\(2) & (\array_reg[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[16][31]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~4\,
	regout => \array_reg[20][31]~regout\);

-- Location: LC_X4_Y9_N0
\array_reg[24][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[24][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~15_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[24][31]~regout\);

-- Location: LC_X5_Y9_N6
\array_reg[28][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~5\ = (\Mux0~4\ & (((array_reg[28][31])) # (!\ReadRegister~combout\(3)))) # (!\Mux0~4\ & (\ReadRegister~combout\(3) & ((!\array_reg[24][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux0~4\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(31),
	datad => \array_reg[24][31]~regout\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~5\,
	regout => \array_reg[28][31]~regout\);

-- Location: LC_X5_Y8_N2
\array_reg[26][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[26][31]~regout\ = DFFEAS((((!\WriteData~combout\(31)))), GLOBAL(\clk~combout\), VCC, , \Decoder0~3_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \WriteData~combout\(31),
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[26][31]~regout\);

-- Location: LC_X10_Y10_N4
\array_reg[18][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[18][31]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~4_combout\, \WriteData~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(31),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[18][31]~regout\);

-- Location: LC_X6_Y8_N9
\array_reg[22][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~2\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))))) # (!\ReadRegister~combout\(3) & ((\ReadRegister~combout\(2) & ((array_reg[22][31]))) # (!\ReadRegister~combout\(2) & (\array_reg[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \array_reg[18][31]~regout\,
	datab => \ReadRegister~combout\(3),
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~2\,
	regout => \array_reg[22][31]~regout\);

-- Location: LC_X6_Y8_N4
\array_reg[30][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~3\ = (\ReadRegister~combout\(3) & ((\Mux0~2\ & ((array_reg[30][31]))) # (!\Mux0~2\ & (!\array_reg[26][31]~regout\)))) # (!\ReadRegister~combout\(3) & (((\Mux0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[26][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \Mux0~2\,
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~3\,
	regout => \array_reg[30][31]~regout\);

-- Location: LC_X7_Y8_N5
\Mux0~6\ : maxii_lcell
-- Equation(s):
-- \Mux0~6_combout\ = (\ReadRegister~combout\(0) & (((\ReadRegister~combout\(1))))) # (!\ReadRegister~combout\(0) & ((\ReadRegister~combout\(1) & ((\Mux0~3\))) # (!\ReadRegister~combout\(1) & (\Mux0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister~combout\(0),
	datab => \Mux0~5\,
	datac => \ReadRegister~combout\(1),
	datad => \Mux0~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~6_combout\);

-- Location: LC_X7_Y9_N6
\array_reg[25][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[25][31]~regout\ = DFFEAS((!\WriteData~combout\(31)), GLOBAL(\clk~combout\), VCC, , \Decoder0~7_combout\, VCC, GLOBAL(\reset~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5555",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \WriteData~combout\(31),
	datac => VCC,
	aclr => GND,
	aload => \reset~combout\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[25][31]~regout\);

-- Location: LC_X5_Y7_N8
\array_reg[17][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~0\ = (\ReadRegister~combout\(3) & (((\ReadRegister~combout\(2))) # (!\array_reg[25][31]~regout\))) # (!\ReadRegister~combout\(3) & (((array_reg[17][31] & !\ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ReadRegister~combout\(3),
	datab => \array_reg[25][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~0\,
	regout => \array_reg[17][31]~regout\);

-- Location: LC_X7_Y7_N6
\array_reg[29][31]\ : maxii_lcell
-- Equation(s):
-- \array_reg[29][31]~regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), !GLOBAL(\reset~combout\), , \Decoder0~11_combout\, \WriteData~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \WriteData~combout\(31),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \array_reg[29][31]~regout\);

-- Location: LC_X5_Y7_N3
\array_reg[21][31]\ : maxii_lcell
-- Equation(s):
-- \Mux0~1\ = (\Mux0~0\ & ((\array_reg[29][31]~regout\) # ((!\ReadRegister~combout\(2))))) # (!\Mux0~0\ & (((array_reg[21][31] & \ReadRegister~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux0~0\,
	datab => \array_reg[29][31]~regout\,
	datac => \WriteData~combout\(31),
	datad => \ReadRegister~combout\(2),
	aclr => \reset~combout\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~1\,
	regout => \array_reg[21][31]~regout\);

-- Location: LC_X5_Y7_N6
\Mux0~9\ : maxii_lcell
-- Equation(s):
-- \Mux0~9_combout\ = (\Mux0~6_combout\ & ((\Mux0~8\) # ((!\ReadRegister~combout\(0))))) # (!\Mux0~6_combout\ & (((\ReadRegister~combout\(0) & \Mux0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~8\,
	datab => \Mux0~6_combout\,
	datac => \ReadRegister~combout\(0),
	datad => \Mux0~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~9_combout\);

-- Location: LC_X5_Y7_N7
\Mux0~20\ : maxii_lcell
-- Equation(s):
-- \Mux0~20_combout\ = ((\ReadRegister~combout\(4) & ((\Mux0~9_combout\))) # (!\ReadRegister~combout\(4) & (\Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux0~19_combout\,
	datac => \Mux0~9_combout\,
	datad => \ReadRegister~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux0~20_combout\);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux31~20_combout\,
	oe => VCC,
	padio => ww_ReadData(0));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux30~20_combout\,
	oe => VCC,
	padio => ww_ReadData(1));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux29~20_combout\,
	oe => VCC,
	padio => ww_ReadData(2));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux28~20_combout\,
	oe => VCC,
	padio => ww_ReadData(3));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux27~20_combout\,
	oe => VCC,
	padio => ww_ReadData(4));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[5]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux26~20_combout\,
	oe => VCC,
	padio => ww_ReadData(5));

-- Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[6]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux25~20_combout\,
	oe => VCC,
	padio => ww_ReadData(6));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[7]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux24~20_combout\,
	oe => VCC,
	padio => ww_ReadData(7));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[8]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux23~20_combout\,
	oe => VCC,
	padio => ww_ReadData(8));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[9]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux22~20_combout\,
	oe => VCC,
	padio => ww_ReadData(9));

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[10]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux21~20_combout\,
	oe => VCC,
	padio => ww_ReadData(10));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[11]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux20~20_combout\,
	oe => VCC,
	padio => ww_ReadData(11));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[12]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux19~20_combout\,
	oe => VCC,
	padio => ww_ReadData(12));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[13]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux18~20_combout\,
	oe => VCC,
	padio => ww_ReadData(13));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[14]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux17~20_combout\,
	oe => VCC,
	padio => ww_ReadData(14));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[15]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux16~20_combout\,
	oe => VCC,
	padio => ww_ReadData(15));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[16]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux15~20_combout\,
	oe => VCC,
	padio => ww_ReadData(16));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[17]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux14~20_combout\,
	oe => VCC,
	padio => ww_ReadData(17));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[18]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux13~20_combout\,
	oe => VCC,
	padio => ww_ReadData(18));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[19]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux12~20_combout\,
	oe => VCC,
	padio => ww_ReadData(19));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[20]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux11~20_combout\,
	oe => VCC,
	padio => ww_ReadData(20));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[21]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux10~20_combout\,
	oe => VCC,
	padio => ww_ReadData(21));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[22]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux9~20_combout\,
	oe => VCC,
	padio => ww_ReadData(22));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[23]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux8~20_combout\,
	oe => VCC,
	padio => ww_ReadData(23));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[24]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux7~20_combout\,
	oe => VCC,
	padio => ww_ReadData(24));

-- Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[25]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux6~20_combout\,
	oe => VCC,
	padio => ww_ReadData(25));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[26]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux5~20_combout\,
	oe => VCC,
	padio => ww_ReadData(26));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[27]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux4~20_combout\,
	oe => VCC,
	padio => ww_ReadData(27));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[28]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux3~20_combout\,
	oe => VCC,
	padio => ww_ReadData(28));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[29]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux2~20_combout\,
	oe => VCC,
	padio => ww_ReadData(29));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[30]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux1~20_combout\,
	oe => VCC,
	padio => ww_ReadData(30));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\ReadData[31]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \Mux0~20_combout\,
	oe => VCC,
	padio => ww_ReadData(31));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[13]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][13]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(13));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[14]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][14]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(14));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[15]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][15]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(15));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[16]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][16]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(16));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[17]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][17]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(17));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[18]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][18]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(18));

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[19]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][19]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(19));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[20]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][20]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(20));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[21]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][21]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(21));

-- Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[22]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][22]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(22));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[23]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[3][23]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(23));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[24]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][24]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(24));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\TimerCountRegister[25]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[3][25]~regout\,
	oe => VCC,
	padio => ww_TimerCountRegister(25));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][0]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(0));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][1]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(1));

-- Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][2]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(2));

-- Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][3]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(3));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][4]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(4));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[5]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][5]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(5));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[6]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][6]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(6));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[7]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][7]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[8]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][8]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(8));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[9]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][9]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(9));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[10]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][10]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(10));

-- Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[11]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][11]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(11));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[12]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][12]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(12));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[13]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][13]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(13));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[14]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][14]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(14));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[15]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][15]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(15));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[16]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][16]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(16));

-- Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[17]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][17]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(17));

-- Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[18]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][18]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(18));

-- Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[19]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][19]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(19));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[20]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][20]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(20));

-- Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[21]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][21]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(21));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[22]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][22]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(22));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[23]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][23]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(23));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[24]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][24]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(24));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[25]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][25]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(25));

-- Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[26]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][26]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(26));

-- Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[27]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][27]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(27));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[28]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][28]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(28));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[29]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][29]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(29));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[30]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[0][30]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(30));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\AccumulatorRegister[31]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[0][31]~regout\,
	oe => VCC,
	padio => ww_AccumulatorRegister(31));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\BaseRegister[0]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[2][0]~regout\,
	oe => VCC,
	padio => ww_BaseRegister(0));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\BaseRegister[1]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[2][1]~regout\,
	oe => VCC,
	padio => ww_BaseRegister(1));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\BaseRegister[2]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[2][2]~regout\,
	oe => VCC,
	padio => ww_BaseRegister(2));

-- Location: PIN_N17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\BaseRegister[3]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[2][3]~regout\,
	oe => VCC,
	padio => ww_BaseRegister(3));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\BaseRegister[4]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[2][4]~regout\,
	oe => VCC,
	padio => ww_BaseRegister(4));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[16]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[1][16]~regout\,
	oe => VCC,
	padio => ww_DataRegister(16));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[17]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][17]~regout\,
	oe => VCC,
	padio => ww_DataRegister(17));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[18]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][18]~regout\,
	oe => VCC,
	padio => ww_DataRegister(18));

-- Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[19]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][19]~regout\,
	oe => VCC,
	padio => ww_DataRegister(19));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[20]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[1][20]~regout\,
	oe => VCC,
	padio => ww_DataRegister(20));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[21]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][21]~regout\,
	oe => VCC,
	padio => ww_DataRegister(21));

-- Location: PIN_M13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[22]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][22]~regout\,
	oe => VCC,
	padio => ww_DataRegister(22));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[23]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][23]~regout\,
	oe => VCC,
	padio => ww_DataRegister(23));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[24]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[1][24]~regout\,
	oe => VCC,
	padio => ww_DataRegister(24));

-- Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[25]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][25]~regout\,
	oe => VCC,
	padio => ww_DataRegister(25));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[26]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][26]~regout\,
	oe => VCC,
	padio => ww_DataRegister(26));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[27]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][27]~regout\,
	oe => VCC,
	padio => ww_DataRegister(27));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[28]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_array_reg[1][28]~regout\,
	oe => VCC,
	padio => ww_DataRegister(28));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[29]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][29]~regout\,
	oe => VCC,
	padio => ww_DataRegister(29));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[30]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][30]~regout\,
	oe => VCC,
	padio => ww_DataRegister(30));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\DataRegister[31]~I\ : maxii_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \array_reg[1][31]~regout\,
	oe => VCC,
	padio => ww_DataRegister(31));
END structure;


