{% extends "cpp/hls/iter_loop_datamover_dev_inc_hls.hpp.j2" %}

{% block header_block %}
#include <ops_hls_datamover.hpp>
#include <datamover_outerloop_{{ilh.id}}.hpp>
{% endblock %}

{% block datamover_dataflow_region %}
static void datamover_outerloop_{{ilh.id}}_dataflow_region_read(
    const unsigned int num_beats,
    const unsigned int num_pkts,
    const ops::hls::MemConfig& memconfig
    {#{%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read or arg is ops_rw -%}
        ,{{"\n"}}       ops::hls::SizeType& arg{{arg.id}}_gridSize
        {%- endif -%}
    {%- endfor -%}#}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read or arg is ops_rw -%}
        ,{{"\n"}}       ap_uint<mem_data_width>* arg{{arg.id}}
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read -%}
        ,{{"\n"}}       hls::stream<ap_axiu<axis_data_width, 0, 0, 0>>& {{axis_name(arg)}}
        {%- elif arg is ops_rw -%}
        ,{{"\n"}}       hls::stream<ap_axiu<axis_data_width, 0, 0, 0>>& {{axis_name_t2(arg, "out")}}
        {%- endif -%}
    {%- endfor -%})
{
#pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw%}
    static ::hls::stream<ap_uint<mem_data_width>> arg{{arg.id}}_read_mem_strm;
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_read_reduced_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_read_mem_strm depth = max_depth_v16
    #pragma HLS STREAM variable = arg{{arg.id}}_read_reduced_mem_strm depth = max_depth_v8
        {% endif %}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
    ops::hls::mem2stream<mem_data_width>(arg{{arg.id}}, arg{{arg.id}}_read_mem_strm, memconfig);
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
    ops::hls::stream2stream<mem_data_width, axis_data_width>(arg{{arg.id}}_read_mem_strm, arg{{arg.id}}_read_reduced_mem_strm, num_beats);
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
        {% if arg is ops_read %}
    ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_reduced_mem_strm, {{axis_name(arg)}}, num_pkts);
        {% elif arg is ops_rw %}
    ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_reduced_mem_strm, {{axis_name_t2(arg, "out")}}, num_pkts);
        {% endif %}
    {% endfor %}
    {#{% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read %}
    ops::hls::memReadGridV2<mem_data_width, axis_data_width, data_width>(arg{{arg.id}}, {{axis_name(arg)}}, arg{{arg.id}}_gridSize, range);
        {% elif arg is ops_rw %}
    ops::hls::memReadGridV2<mem_data_width, axis_data_width, data_width>(arg{{arg.id}}, {{axis_name_t2(arg, "out")}}, arg{{arg.id}}_gridSize, range);
        {% endif %}
    {% endfor %}#}
}

static void datamover_outerloop_{{ilh.id}}_dataflow_region_write(
    const unsigned int num_beats,
    const unsigned int num_pkts,
    const ops::hls::MemConfig& memconfig
    {#ops::hls::AccessRange& range
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write or arg is ops_rw -%}
        ,{{"\n"}}       ops::hls::SizeType& arg{{arg.id}}_gridSize
        {%- endif -%}
    {%- endfor -%}#}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write or arg is ops_rw -%}
        ,{{"\n"}}       ap_uint<mem_data_width>* arg{{arg.id}}
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write -%}
        ,{{"\n"}}       hls::stream<ap_axiu<axis_data_width, 0, 0, 0>>& {{axis_name(arg)}}
        {%- elif arg is ops_rw -%}
        ,{{"\n"}}       hls::stream<ap_axiu<axis_data_width, 0, 0, 0>>& {{axis_name_t2(arg, "in")}}
        {%- endif -%}
    {%- endfor -%}
        )
{
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_write_or_rw and arg is not read_only_rw %}
    static ::hls::stream<ap_uint<mem_data_width>> arg{{arg.id}}_write_mem_strm;
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_write_reduced_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_write_mem_strm depth = max_depth_v16
    #pragma HLS STREAM variable = arg{{arg.id}}_write_reduced_mem_strm depth = max_depth_v8
        {% endif %}
    {% endfor %}

#pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
    {% if arg is ops_write_or_rw %}
        {% if arg is read_only_rw %}
    ops::hls::axisTerminate<axis_data_width>({{axis_name_t2(arg, "in")}}, num_pkts);
        {% else %}
            {% if arg is ops_write %}
    ops::hls::axis2stream<axis_data_width>({{axis_name(arg)}}, arg{{arg.id}}_write_reduced_mem_strm, num_pkts);
            {% else %}
    ops::hls::axis2stream<axis_data_width>({{axis_name_t2(arg, "in")}}, arg{{arg.id}}_write_reduced_mem_strm, num_pkts);
            {% endif %}
        {% endif %}
    {% endif %}    
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
    {% if arg is not read_only_rw %}
    ops::hls::stream2stream<axis_data_width, mem_data_width>(arg{{arg.id}}_write_reduced_mem_strm, arg{{arg.id}}_write_mem_strm, num_beats);
    {% endif %}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
    {% if arg is not read_only_rw %}
    ops::hls::stream2mem<mem_data_width>(arg{{arg.id}}, arg{{arg.id}}_write_mem_strm, num_beats);
    {% endif %}
    {% endfor %}
    {#{% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_write %}
    ops::hls::memWriteGridSimpleV2<mem_data_width, axis_data_width, data_width>(arg{{arg.id}}, {{axis_name(arg)}}, arg{{arg.id}}_gridSize, range);
        {% elif arg is ops_rw %}
            {% if arg is read_only_rw %}
    ops::hls::memWriteGridTerminate<mem_data_width, axis_data_width, data_width>({{axis_name_t2(arg, "in")}}, arg{{arg.id}}_gridSize, range);
            {% else %}
    ops::hls::memWriteGridSimpleV2<mem_data_width, axis_data_width, data_width>(arg{{arg.id}}, {{axis_name_t2(arg, "in")}}, arg{{arg.id}}_gridSize, range);
            {% endif %}
        {% endif %}
    {% endfor %}#}
}

static void datamover_outerloop_{{ilh.id}}_dataflow_read_write_dataflow_region(
        const unsigned int num_beats,
        const unsigned int num_pkts,
        const ops::hls::MemConfig& memconfig,
    {% for arg in ilh.joint_args|ops_dat %}
        ap_uint<mem_data_width>* arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "out")-}},
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %})    
{
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw%}
    static ::hls::stream<ap_uint<mem_data_width>> arg{{arg.id}}_read_mem_strm;
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_read_reduced_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_read_mem_strm depth = max_depth_v16
    #pragma HLS STREAM variable = arg{{arg.id}}_read_reduced_mem_strm depth = max_depth_v8
        {% endif %}
        {% if arg is ops_write_or_rw and arg is not read_only_rw %}
    static ::hls::stream<ap_uint<mem_data_width>> arg{{arg.id}}_write_mem_strm;
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_write_reduced_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_write_mem_strm depth = max_depth_v16
    #pragma HLS STREAM variable = arg{{arg.id}}_write_reduced_mem_strm depth = max_depth_v8
        {% endif %}
    {% endfor %}

#pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
        ops::hls::mem2stream<mem_data_width>(arg{{arg.id}}, arg{{arg.id}}_read_mem_strm, memconfig);
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
        ops::hls::stream2stream<mem_data_width, axis_data_width>(arg{{arg.id}}_read_mem_strm, arg{{arg.id}}_read_reduced_mem_strm, num_beats);
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
        {% if arg is ops_read %}
        ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_reduced_mem_strm, {{axis_name(arg)}}, num_pkts);
        {% elif arg is ops_rw %}
        ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_reduced_mem_strm, {{axis_name_t2(arg, "out")}}, num_pkts);
        {% endif %}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
        {% if arg is ops_write_or_rw %}
            {% if arg is read_only_rw %}
        ops::hls::axisTerminate<axis_data_width>({{axis_name_t2(arg, "in")}}, num_pkts);
            {% else %}
                {% if arg is ops_write %}
        ops::hls::axis2stream<axis_data_width>({{axis_name(arg)}}, arg{{arg.id}}_write_reduced_mem_strm, num_pkts);
                {% else %}
        ops::hls::axis2stream<axis_data_width>({{axis_name_t2(arg, "in")}}, arg{{arg.id}}_write_reduced_mem_strm, num_pkts);
                {% endif %}
            {% endif %}
        {% endif %}    
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
        {% if arg is not read_only_rw %}
        ops::hls::stream2stream<axis_data_width, mem_data_width>(arg{{arg.id}}_write_reduced_mem_strm, arg{{arg.id}}_write_mem_strm, num_beats);
        {% endif %}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
        {% if arg is not read_only_rw %}
        ops::hls::stream2mem<mem_data_width>(arg{{arg.id}}, arg{{arg.id}}_write_mem_strm, num_beats);
        {% endif %}
    {% endfor %}
    
}

static void datamover_outerloop_{{ilh.id}}_dataflow_read_write(
        const unsigned int iter,
        const unsigned int num_beats,
        const unsigned int num_pkts,
        const ops::hls::MemConfig& memconfig,
    {% for arg in ilh.joint_args|ops_dat %}
        ap_uint<mem_data_width>* arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "out")-}},
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %})    
{
    for (unsigned int i = 0; i < iter/2; i++)
    {
    #pragma HLS PIPELINE REWIND
    #ifdef DEBUG_LOG
        printf("[KERNEL_DEBUG]|%s| Calling datamover. i:%d\n", __func__, i);
    #endif
        datamover_outerloop_{{ilh.id}}_dataflow_read_write_dataflow_region(
                num_beats,
                num_pkts,
                memconfig,
            {% for arg in ilh.joint_args|ops_dat %}
                arg{{(arg.id)}},
            {% endfor %}
            {% for arg in ilh.joint_args|ops_dat %}
                {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
                {{axis_name(arg)-}}{{"," if not loop.last}}
                {% else %}
                {{axis_name_t2(arg, "out")-}},
                {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
                {% endif %}
            {% endfor %}
            );
        datamover_outerloop_{{ilh.id}}_dataflow_read_write_dataflow_region(
                    num_beats,
                    num_pkts,
                    memconfig,
                {% for arg in ilh.joint_args|ops_dat %}
                    arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}},
                {% endfor %}
                {% for arg in ilh.joint_args|ops_dat %}
                    {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
                    {{axis_name(arg)-}}{{"," if not loop.last}}
                    {% else %}
                    {{axis_name_t2(arg, "out")-}},
                    {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
                    {% endif %}
                {% endfor %}
                );
    }
}

static void datamover_outerloop_{{ilh.id}}_combined_mux_write_dataflow_region(
    const unsigned int& num_beats,
    const unsigned int& num_pkts,
    const ops::hls::MemConfig& memconfig
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read_or_rw and arg is not read_only_rw -%}
    , ap_uint<mem_data_width>* arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read_or_rw -%}  
    , ::hls::stream<ap_uint<axis_data_width>>& arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_reduced_strm
        {%- endif -%}
    {%- endfor -%}   
)
{
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw and arg is not read_only_rw %}
    ::hls::stream<ap_uint<mem_data_width>> arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm;
    #pragma HLS STREAM variable = arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm depth = max_depth_v16
        {% endif %}
    {% endfor %} 
    
    #pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is read_only_rw %}
    ops::hls::streamTerminate<axis_data_width>(arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_reduced_strm, num_pkts);
        {% endif %}
        {% if arg is ops_read_or_rw and arg is not read_only_rw %}
    ops::hls::stream2stream<axis_data_width, mem_data_width>(arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_reduced_strm, arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm, num_beats);
        {% endif %}
    {% endfor %} 
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw and arg is not read_only_rw %}
    ops::hls::stream2mem<mem_data_width>(arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}, arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm, memconfig);
        {% endif %}
    {% endfor %} 
}

static void datamover_outerloop_{{ilh.id}}_combined_mux_read_dataflow_region(
    const unsigned int& num_beats,
    const ops::hls::MemConfig& memconfig
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read_or_rw -%}
    , ap_uint<mem_data_width>* arg{{arg.id}}
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read_or_rw -%}  
    , ::hls::stream<ap_uint<axis_data_width>>& arg{{arg.id}}_read_mem_reduced_strm
        {%- endif -%}
    {%- endfor -%}   
)
{
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw %}
    ::hls::stream<ap_uint<mem_data_width>> arg{{arg.id}}_read_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_read_mem_strm depth = max_depth_v16
        {% endif %}
    {% endfor %} 
#pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw %}
    ops::hls::mem2stream<mem_data_width>(arg{{arg.id}}, arg{{arg.id}}_read_mem_strm, memconfig);
        {% endif %}
    {% endfor %} 
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw %}
    ops::hls::stream2stream<mem_data_width, axis_data_width>(arg{{arg.id}}_read_mem_strm, arg{{arg.id}}_read_mem_reduced_strm, num_beats);
        {% endif %}
    {% endfor %} 
}

static void datamover_outerloop_{{ilh.id}}_combined_mux_region(
        const unsigned int& num_beats,
        const unsigned int& num_pkts,
        const bool& is_loopback,
        const bool& is_odd,
        const ops::hls::MemConfig& memconfig
    {% for arg in ilh.joint_args|ops_dat %}
        , ap_uint<mem_data_width>* arg{{(arg.id)}}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw%}
        , ::hls::stream<ap_uint<axis_data_width>>& arg{{arg.id}}_read_mem_strm
        {% endif %}
        {% if arg is ops_write_or_rw %}
        , ::hls::stream<ap_uint<axis_data_width>>& arg{{arg.id}}_write_mem_strm
    {% endif %}
    {% endfor %}    
)
{
    if (is_loopback)
    {
        {% for arg in ilh.joint_args|ops_dat %}
            {% if arg is ops_read_or_rw %}
        ops::hls::streamRedirect<axis_data_width>(arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm, arg{{arg.id}}_read_mem_strm, num_pkts);
            {% endif %}
        {% endfor %}
    }
    else
    {
        if (is_odd)
        {
            datamover_outerloop_{{ilh.id}}_combined_mux_write_dataflow_region(num_beats, num_pkts, memconfig
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw and arg is not read_only_rw -%}
                    , arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}
            {%- endif -%}
        {%- endfor -%}
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}  
                    , arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm
            {%- endif -%}
        {%- endfor -%});
            datamover_outerloop_{{ilh.id}}_combined_mux_read_dataflow_region(num_beats, memconfig
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}
            , arg{{arg.id}}
            {%- endif -%}
        {%- endfor -%}
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}
        , arg{{arg.id}}_read_mem_strm
            {%- endif -%}
        {%- endfor -%});
        }
        else
        {
            datamover_outerloop_{{ilh.id}}_combined_mux_write_dataflow_region(num_beats, num_pkts, memconfig
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw and arg is not read_only_rw -%}
                    , arg{{arg.id}}
            {%- endif -%}
        {%- endfor -%}
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}  
                    , arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}_write_mem_strm
            {%- endif -%}
        {%- endfor -%});
            datamover_outerloop_{{ilh.id}}_combined_mux_read_dataflow_region(num_beats, memconfig
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}
                    , arg{{ilh.getArg(ilh.dat_swap_map[arg.dat_id]).id}}
            {%- endif -%}
        {%- endfor -%}
        {%- for arg in ilh.joint_args|ops_dat -%}
            {%- if arg is ops_read_or_rw -%}  
                    , arg{{arg.id}}_read_mem_strm
            {%- endif -%}
        {%- endfor -%});
        }
    }
}

static void datamover_outerloop_{{ilh.id}}_combined_dataflow_region(
        const unsigned int& num_beats,
        const unsigned int& num_pkts,
        const bool& is_loopback,
        const bool& is_odd,
        const ops::hls::MemConfig& memconfig,
    {% for arg in ilh.joint_args|ops_dat %}
        ap_uint<mem_data_width>* arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "out")-}},
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %})
{
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw %}
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_read_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_read_mem_strm depth = max_depth_v8
        {% endif %}
        {% if arg is ops_write_or_rw %}
    static ::hls::stream<ap_uint<axis_data_width>> arg{{arg.id}}_write_mem_strm;
    #pragma HLS STREAM variable = arg{{arg.id}}_write_mem_strm depth = max_depth_v8
        {% endif %}
    {% endfor %}
    #pragma HLS DATAFLOW
    {% for arg in ilh.joint_args|ops_dat|ops_write_or_rw %}
        {% if arg is ops_write_or_rw %}
            {% if arg is ops_write %}
    ops::hls::axis2stream<axis_data_width>({{axis_name(arg)}}, arg{{arg.id}}_write_mem_strm, num_pkts);
            {% else %}
    ops::hls::axis2stream<axis_data_width>({{axis_name_t2(arg, "in")}}, arg{{arg.id}}_write_mem_strm, num_pkts);
            {% endif %}
        {% endif %}    
    {% endfor %}
    datamover_outerloop_{{ilh.id}}_combined_mux_region(num_beats, num_pkts, is_loopback, is_odd, memconfig
    {% for arg in ilh.joint_args|ops_dat %}
            , arg{{(arg.id)}}
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if arg is ops_read_or_rw%}
            , arg{{arg.id}}_read_mem_strm
        {% endif %}
        {% if arg is ops_write_or_rw %}
            , arg{{arg.id}}_write_mem_strm
        {% endif %}
    {% endfor %});
    {% for arg in ilh.joint_args|ops_dat|ops_read_or_rw %}
        {% if arg is ops_read %}
    ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_mem_strm, {{axis_name(arg)}}, num_pkts);
        {% elif arg is ops_rw %}
    ops::hls::stream2axis<axis_data_width>(arg{{arg.id}}_read_mem_strm, {{axis_name_t2(arg, "out")}}, num_pkts);
        {% endif %}
    {% endfor %}
}
static void datamover_outerloop_{{ilh.id}}_combined(
        const unsigned int& loopback_itr,
        const unsigned int& num_beats,
        const unsigned int& num_pkts,
        const bool& is_loopback,
        const ops::hls::MemConfig& memconfig,
    {% for arg in ilh.joint_args|ops_dat %}
        ap_uint<mem_data_width>* arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "out")-}},
        hls::stream <ap_axiu<axis_data_width,0,0,0>>& {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %}) 
{
    for  (unsigned int i = 0; i < loopback_itr; i++)
    {
        bool is_odd = (i % 2 != 0);
        datamover_outerloop_{{ilh.id}}_combined_dataflow_region(num_beats, num_pkts, is_loopback, is_odd, memconfig, 
    {% for arg in ilh.joint_args|ops_dat %}
            arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
            {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
            {{axis_name_t2(arg, "out")-}},
            {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %}
        );
    }
}
{% endblock %}

{% block datamover_prototype %}
{{super()}}
{% endblock %}
{% block datamover_body %}
{
    #pragma HLS INTERFACE s_axilite port = is_loopback bundle = control
    {% for i in range(ndim) %}
    #pragma HLS INTERFACE s_axilite port = range_start_{{i}} bundle = control
    #pragma HLS INTERFACE s_axilite port = range_end_{{i}} bundle = control
    {% endfor %} 
    {% for arg in ilh.joint_args|ops_dat %}
        {% for i in range(ndim) %}
    #pragma HLS INTERFACE s_axilite port = arg{{arg.id}}_gridSize_{{i}} bundle = control
        {% endfor %}
    {% endfor %}
    #pragma HLS INTERFACE s_axilite port = outer_itr bundle = control
    {% for arg in ilh.joint_args|ops_dat %} 
    #pragma HLS INTERFACE mode=m_axi bundle=gmem{{arg.id}} depth={{config["maxi_depth"]}} max_read_burst_length={{config["maxi_read_burst_length"]}} max_write_burst_length={{config["maxi_write_burst_length"]}} \
            num_read_outstanding={{config["num_read_outstanding"]}} num_write_outstanding={{config["num_write_outstanding"]}} \
            port=arg{{arg.id}} offset={{config["maxi_offset"]}}
    #pragma HLS INTERFACE s_axilite port = arg{{arg.id}} bundle = control
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
    #pragma HLS INTERFACE mode=axis port={{axis_name(arg)}} register
        {% else %}
    #pragma HLS INTERFACE mode=axis port={{axis_name_t2(arg, "out")}} register
    #pragma HLS INTERFACE mode=axis port={{axis_name_t2(arg, "in")}} register
        {% endif %}
    {% endfor %}

    #pragma HLS INTERFACE mode=s_axilite port=return bundle = control
    #pragma HLS INTERFACE mode=ap_ctrl_chain port=return

    ops::hls::AccessRange range;
    {% for i in range(ndim) %}
    range.start[{{i}}] = range_start_{{i}};
    range.end[{{i}}] = range_end_{{i}};
    {% endfor%}
    range.dim = {{ndim}};

    {% for arg in ilh.joint_args|ops_dat %}
    ops::hls::SizeType arg{{arg.id}}_gridSize = { {% for i in range(config["ops_max_dim"]) -%}{% if i < ndim %}arg{{arg.id}}_gridSize_{{i}}{{", " if (not loop.last)}}{% else %}1{{", " if (not loop.last)}}{% endif %}{% endfor %} };
    {% if loop.first %}
    ops::hls::SizeType read_gridSize = { {% for i in range(config["ops_max_dim"]) -%}{% if i < ndim %}arg{{arg.id}}_gridSize_{{i}}{{", " if (not loop.last)}}{% else %}1{{", " if (not loop.last)}}{% endif %}{% endfor %} };
    {% endif %}
    {% endfor %}

    unsigned loopback_itr = outer_itr - 1 >= 0 ? outer_itr - 1 : 0;

#ifdef DEBUG_LOG
    printf("[KERNEL_DEBUG]|%s| starting datamover TOP range:(%d,%d,%d) ---> (%d,%d,%d)\n", __func__,
            range.start[0], range.start[1], range.start[2], range.end[0], range.end[1], range.end[2]);
    {% for arg in ilh.joint_args|ops_dat %}
    printf("[KERNEL_DEBUG]|%s| arg{{arg.id}}_gridSize: (%d, %d, %d), \n", __func__,
            arg{{arg.id}}_gridSize[0], arg{{arg.id}}_gridSize[1], arg{{arg.id}}_gridSize[2]);
    {% endfor %}
#endif 
    constexpr unsigned int num_of_pkts_per_bytes = mem_data_width / axis_data_width;
    ops::hls::MemConfig config;
    ops::hls::genMemConfig<mem_data_width, axis_data_width, data_width>(read_gridSize, range, config);
    const unsigned int num_beats = config.total_xblocks;
    const unsigned int num_pkts = num_of_pkts_per_bytes * config.total_xblocks;


    datamover_outerloop_{{ilh.id}}_dataflow_region_read(
        num_beats,
        num_pkts,
        config
        {#range 
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read or arg is ops_rw -%}
            ,{{"\n"}}       arg{{arg.id}}_gridSize 
        {%- endif -%}
    {%- endfor -%}#}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read or arg is ops_rw -%}
            ,{{"\n"}}        arg{{arg.id}} 
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_read -%}
            ,{{"\n"}}        {{axis_name(arg)}}
        {%- elif arg is ops_rw -%}
            ,{{"\n"}}        {{axis_name_t2(arg, "out")}}
        {%- endif -%}
    {%- endfor -%}
    );

    datamover_outerloop_{{ilh.id}}_combined(
        loopback_itr,
        num_beats,
        num_pkts,
        is_loopback,
        config,
    {% for arg in ilh.joint_args|ops_dat %}
        arg{{(arg.id)}},
    {% endfor %}
    {% for arg in ilh.joint_args|ops_dat %}
        {% if (arg is not ops_rw) and arg is is_arg_swap(ilh) %}
        {{axis_name(arg)-}}{{"," if not loop.last}}
        {% else %}
        {{axis_name_t2(arg, "out")-}},
        {{axis_name_t2(arg, "in")-}}{{"," if not loop.last}}
        {% endif %}
    {% endfor %}
    );

    datamover_outerloop_{{ilh.id}}_dataflow_region_write(
        num_beats,
        num_pkts,
        config
    {#range 
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write or arg is ops_rw -%}
            ,{{"\n"}}        arg{{arg.id}}_gridSize 
        {%- endif -%}
    {%- endfor -%}#}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write or arg is ops_rw -%}
            ,{{"\n"}}        arg{{arg.id}} 
        {%- endif -%}
    {%- endfor -%}
    {%- for arg in ilh.joint_args|ops_dat -%}
        {%- if arg is ops_write -%}
            ,{{"\n"}}        {{axis_name(arg)}}
        {%- elif arg is  ops_rw -%}
            ,{{"\n"}}        {{axis_name_t2(arg, "in")}}
        {%- endif -%}
    {%- endfor -%}
    );
}


{% endblock %}
{% block datamover_prototype_end %}
{% endblock %}