{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670525923433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670525923433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 00:28:43 2022 " "Processing started: Fri Dec  9 00:28:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670525923433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525923433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Superscalar -c Superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Superscalar -c Superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525923433 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1670525923540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-arcRF " "Found design unit 1: regFile-arcRF" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929701 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "Regfile.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arc_reg " "Found design unit 1: reg-arc_reg" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929702 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Reg.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-id_arch " "Found design unit 1: Decode-id_arch" {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Superscalar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Superscalar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Superscalar-Superscalar_arch " "Found design unit 1: Superscalar-Superscalar_arch" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Superscalar " "Found entity 1: Superscalar" {  } { { "Superscalar.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Superscalar.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem " "Found design unit 1: memory-mem" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929704 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-load " "Found design unit 1: Fetch-load" {  } { { "Fetch.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Res.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Res.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Res-res_arch " "Found design unit 1: Res-res_arch" {  } { { "Res.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Res.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Res " "Found entity 1: Res" {  } { { "Res.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Res.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Commit-writeRf " "Found design unit 1: Commit-writeRf" {  } { { "Write_back.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Write_back.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Commit " "Found entity 1: Commit" {  } { { "Write_back.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Write_back.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-rob " "Found design unit 1: rob-rob" {  } { { "ROB.vhd" "" { Text "/home/pranjal/CS232/Superscalar/ROB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929706 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "ROB.vhd" "" { Text "/home/pranjal/CS232/Superscalar/ROB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670525929706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"the\";  expecting \"then\" Exec.vhd(37) " "VHDL syntax error at Exec.vhd(37) near text \"the\";  expecting \"then\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(44) " "VHDL syntax error at Exec.vhd(44) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(44) " "VHDL syntax error at Exec.vhd(44) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(51) " "VHDL syntax error at Exec.vhd(51) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(51) " "VHDL syntax error at Exec.vhd(51) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(56) " "VHDL syntax error at Exec.vhd(56) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(56) " "VHDL syntax error at Exec.vhd(56) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(71) " "VHDL syntax error at Exec.vhd(71) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929706 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(71) " "VHDL syntax error at Exec.vhd(71) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(77) " "VHDL syntax error at Exec.vhd(77) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(77) " "VHDL syntax error at Exec.vhd(77) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(82) " "VHDL syntax error at Exec.vhd(82) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(82) " "VHDL syntax error at Exec.vhd(82) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(100) " "VHDL syntax error at Exec.vhd(100) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(100) " "VHDL syntax error at Exec.vhd(100) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(106) " "VHDL syntax error at Exec.vhd(106) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(106) " "VHDL syntax error at Exec.vhd(106) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Exec.vhd(111) " "VHDL syntax error at Exec.vhd(111) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Exec.vhd(111) " "VHDL syntax error at Exec.vhd(111) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Exec.vhd" "" { Text "/home/pranjal/CS232/Superscalar/Exec.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Exec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929707 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670525929750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  9 00:28:49 2022 " "Processing ended: Fri Dec  9 00:28:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670525929750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670525929750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670525929750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929750 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670525929829 ""}
