vendor_name = ModelSim
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/debouncer.bsf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ULA.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/TESTE_ROM.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/TESTE_CONTADOR.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SUBTRATOR4.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SUBTRATOR.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SOMADOR4.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SOMADOR.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/REGISTRADOR.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/PRINCIPAL.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/MULTIPLICADOR4.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DIVISOR4.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DISPLAY.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21.qip
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21.v
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42_4.qip
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42_4.v
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42.qip
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42.v
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ROM1.qip
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ROM1.vhd
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/Waveform.vwf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21_4.qip
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21_4.v
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DEMUX12.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DEMUX12_4.bdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/debouncer.v
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/db/altsyncram_i224.tdf
source_file = 1, C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mem01.mif
design_name = TESTE_ROM
instance = comp, \CNTDISP0[6]~output\, CNTDISP0[6]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[5]~output\, CNTDISP0[5]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[4]~output\, CNTDISP0[4]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[3]~output\, CNTDISP0[3]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[2]~output\, CNTDISP0[2]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[1]~output\, CNTDISP0[1]~output, TESTE_ROM, 1
instance = comp, \CNTDISP0[0]~output\, CNTDISP0[0]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[6]~output\, CNTDISP1[6]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[5]~output\, CNTDISP1[5]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[4]~output\, CNTDISP1[4]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[3]~output\, CNTDISP1[3]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[2]~output\, CNTDISP1[2]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[1]~output\, CNTDISP1[1]~output, TESTE_ROM, 1
instance = comp, \CNTDISP1[0]~output\, CNTDISP1[0]~output, TESTE_ROM, 1
instance = comp, \DISP0[6]~output\, DISP0[6]~output, TESTE_ROM, 1
instance = comp, \DISP0[5]~output\, DISP0[5]~output, TESTE_ROM, 1
instance = comp, \DISP0[4]~output\, DISP0[4]~output, TESTE_ROM, 1
instance = comp, \DISP0[3]~output\, DISP0[3]~output, TESTE_ROM, 1
instance = comp, \DISP0[2]~output\, DISP0[2]~output, TESTE_ROM, 1
instance = comp, \DISP0[1]~output\, DISP0[1]~output, TESTE_ROM, 1
instance = comp, \DISP0[0]~output\, DISP0[0]~output, TESTE_ROM, 1
instance = comp, \DISP1[6]~output\, DISP1[6]~output, TESTE_ROM, 1
instance = comp, \DISP1[5]~output\, DISP1[5]~output, TESTE_ROM, 1
instance = comp, \DISP1[4]~output\, DISP1[4]~output, TESTE_ROM, 1
instance = comp, \DISP1[3]~output\, DISP1[3]~output, TESTE_ROM, 1
instance = comp, \DISP1[2]~output\, DISP1[2]~output, TESTE_ROM, 1
instance = comp, \DISP1[1]~output\, DISP1[1]~output, TESTE_ROM, 1
instance = comp, \DISP1[0]~output\, DISP1[0]~output, TESTE_ROM, 1
instance = comp, \DISP2[6]~output\, DISP2[6]~output, TESTE_ROM, 1
instance = comp, \DISP2[5]~output\, DISP2[5]~output, TESTE_ROM, 1
instance = comp, \DISP2[4]~output\, DISP2[4]~output, TESTE_ROM, 1
instance = comp, \DISP2[3]~output\, DISP2[3]~output, TESTE_ROM, 1
instance = comp, \DISP2[2]~output\, DISP2[2]~output, TESTE_ROM, 1
instance = comp, \DISP2[1]~output\, DISP2[1]~output, TESTE_ROM, 1
instance = comp, \DISP2[0]~output\, DISP2[0]~output, TESTE_ROM, 1
instance = comp, \DISP3[6]~output\, DISP3[6]~output, TESTE_ROM, 1
instance = comp, \DISP3[5]~output\, DISP3[5]~output, TESTE_ROM, 1
instance = comp, \DISP3[4]~output\, DISP3[4]~output, TESTE_ROM, 1
instance = comp, \DISP3[3]~output\, DISP3[3]~output, TESTE_ROM, 1
instance = comp, \DISP3[2]~output\, DISP3[2]~output, TESTE_ROM, 1
instance = comp, \DISP3[1]~output\, DISP3[1]~output, TESTE_ROM, 1
instance = comp, \DISP3[0]~output\, DISP3[0]~output, TESTE_ROM, 1
instance = comp, \IN_CLOCK~input\, IN_CLOCK~input, TESTE_ROM, 1
instance = comp, \IN_CLEAR~input\, IN_CLEAR~input, TESTE_ROM, 1
instance = comp, \inst1|out_key~1\, inst1|out_key~1, TESTE_ROM, 1
instance = comp, \CLOCK_FPGA~input\, CLOCK_FPGA~input, TESTE_ROM, 1
instance = comp, \CLOCK_FPGA~inputCLKENA0\, CLOCK_FPGA~inputCLKENA0, TESTE_ROM, 1
instance = comp, \inst1|Add0~45\, inst1|Add0~45, TESTE_ROM, 1
instance = comp, \inst1|intermediate~1\, inst1|intermediate~1, TESTE_ROM, 1
instance = comp, \inst1|intermediate~_emulated\, inst1|intermediate~_emulated, TESTE_ROM, 1
instance = comp, \inst1|intermediate~0\, inst1|intermediate~0, TESTE_ROM, 1
instance = comp, \inst1|always0~0\, inst1|always0~0, TESTE_ROM, 1
instance = comp, \inst1|counter[0]\, inst1|counter[0], TESTE_ROM, 1
instance = comp, \inst1|Add0~17\, inst1|Add0~17, TESTE_ROM, 1
instance = comp, \inst1|counter[1]\, inst1|counter[1], TESTE_ROM, 1
instance = comp, \inst1|Add0~13\, inst1|Add0~13, TESTE_ROM, 1
instance = comp, \inst1|counter[2]\, inst1|counter[2], TESTE_ROM, 1
instance = comp, \inst1|Add0~9\, inst1|Add0~9, TESTE_ROM, 1
instance = comp, \inst1|counter[3]\, inst1|counter[3], TESTE_ROM, 1
instance = comp, \inst1|Add0~5\, inst1|Add0~5, TESTE_ROM, 1
instance = comp, \inst1|counter[4]\, inst1|counter[4], TESTE_ROM, 1
instance = comp, \inst1|Add0~41\, inst1|Add0~41, TESTE_ROM, 1
instance = comp, \inst1|counter[5]\, inst1|counter[5], TESTE_ROM, 1
instance = comp, \inst1|Add0~37\, inst1|Add0~37, TESTE_ROM, 1
instance = comp, \inst1|counter[6]\, inst1|counter[6], TESTE_ROM, 1
instance = comp, \inst1|Add0~33\, inst1|Add0~33, TESTE_ROM, 1
instance = comp, \inst1|counter[7]\, inst1|counter[7], TESTE_ROM, 1
instance = comp, \inst1|Add0~29\, inst1|Add0~29, TESTE_ROM, 1
instance = comp, \inst1|counter[8]\, inst1|counter[8], TESTE_ROM, 1
instance = comp, \inst1|Add0~25\, inst1|Add0~25, TESTE_ROM, 1
instance = comp, \inst1|counter[9]\, inst1|counter[9], TESTE_ROM, 1
instance = comp, \inst1|Add0~21\, inst1|Add0~21, TESTE_ROM, 1
instance = comp, \inst1|counter[10]\, inst1|counter[10], TESTE_ROM, 1
instance = comp, \inst1|Add0~1\, inst1|Add0~1, TESTE_ROM, 1
instance = comp, \inst1|counter[11]\, inst1|counter[11], TESTE_ROM, 1
instance = comp, \inst1|Add0~61\, inst1|Add0~61, TESTE_ROM, 1
instance = comp, \inst1|counter[12]\, inst1|counter[12], TESTE_ROM, 1
instance = comp, \inst1|Add0~57\, inst1|Add0~57, TESTE_ROM, 1
instance = comp, \inst1|counter[13]\, inst1|counter[13], TESTE_ROM, 1
instance = comp, \inst1|Add0~53\, inst1|Add0~53, TESTE_ROM, 1
instance = comp, \inst1|counter[14]\, inst1|counter[14], TESTE_ROM, 1
instance = comp, \inst1|Add0~49\, inst1|Add0~49, TESTE_ROM, 1
instance = comp, \inst1|counter[15]\, inst1|counter[15], TESTE_ROM, 1
instance = comp, \inst1|out_key~7\, inst1|out_key~7, TESTE_ROM, 1
instance = comp, \inst1|out_key~5\, inst1|out_key~5, TESTE_ROM, 1
instance = comp, \inst1|out_key~6\, inst1|out_key~6, TESTE_ROM, 1
instance = comp, \inst1|out_key~8\, inst1|out_key~8, TESTE_ROM, 1
instance = comp, \inst1|out_key~3\, inst1|out_key~3, TESTE_ROM, 1
instance = comp, \inst1|out_key~_emulated\, inst1|out_key~_emulated, TESTE_ROM, 1
instance = comp, \inst1|out_key~2\, inst1|out_key~2, TESTE_ROM, 1
instance = comp, \inst9|inst60\, inst9|inst60, TESTE_ROM, 1
instance = comp, \inst9|inst63\, inst9|inst63, TESTE_ROM, 1
instance = comp, \IN_CLEAR~_wirecell\, IN_CLEAR~_wirecell, TESTE_ROM, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, TESTE_ROM, 1
instance = comp, \inst3|inst78~0\, inst3|inst78~0, TESTE_ROM, 1
instance = comp, \inst3|inst60~0\, inst3|inst60~0, TESTE_ROM, 1
instance = comp, \inst3|inst50~0\, inst3|inst50~0, TESTE_ROM, 1
instance = comp, \inst3|inst49~0\, inst3|inst49~0, TESTE_ROM, 1
instance = comp, \inst3|inst24~0\, inst3|inst24~0, TESTE_ROM, 1
instance = comp, \inst3|inst21~0\, inst3|inst21~0, TESTE_ROM, 1
instance = comp, \inst3|inst9~0\, inst3|inst9~0, TESTE_ROM, 1
instance = comp, \inst4|inst78~0\, inst4|inst78~0, TESTE_ROM, 1
instance = comp, \inst4|inst60~0\, inst4|inst60~0, TESTE_ROM, 1
instance = comp, \inst4|inst50~0\, inst4|inst50~0, TESTE_ROM, 1
instance = comp, \inst4|inst49~0\, inst4|inst49~0, TESTE_ROM, 1
instance = comp, \inst4|inst24~0\, inst4|inst24~0, TESTE_ROM, 1
instance = comp, \inst4|inst21~0\, inst4|inst21~0, TESTE_ROM, 1
instance = comp, \inst4|inst9~0\, inst4|inst9~0, TESTE_ROM, 1
instance = comp, \inst6|inst78~0\, inst6|inst78~0, TESTE_ROM, 1
instance = comp, \inst6|inst60~0\, inst6|inst60~0, TESTE_ROM, 1
instance = comp, \inst6|inst50~0\, inst6|inst50~0, TESTE_ROM, 1
instance = comp, \inst6|inst49~0\, inst6|inst49~0, TESTE_ROM, 1
instance = comp, \inst6|inst24~0\, inst6|inst24~0, TESTE_ROM, 1
instance = comp, \inst6|inst21~0\, inst6|inst21~0, TESTE_ROM, 1
instance = comp, \inst6|inst9~0\, inst6|inst9~0, TESTE_ROM, 1
instance = comp, \inst7|inst78~0\, inst7|inst78~0, TESTE_ROM, 1
instance = comp, \inst7|inst60~0\, inst7|inst60~0, TESTE_ROM, 1
instance = comp, \inst7|inst50~0\, inst7|inst50~0, TESTE_ROM, 1
instance = comp, \inst7|inst49~0\, inst7|inst49~0, TESTE_ROM, 1
instance = comp, \inst7|inst24~0\, inst7|inst24~0, TESTE_ROM, 1
instance = comp, \inst7|inst21~0\, inst7|inst21~0, TESTE_ROM, 1
instance = comp, \inst7|inst9~0\, inst7|inst9~0, TESTE_ROM, 1
instance = comp, \IN_ENABLE~input\, IN_ENABLE~input, TESTE_ROM, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, TESTE_ROM, 1
