*----------------------------------------------------------------------------------------
*	Voltus Power Analysis - Power Calculator - Version v22.12-s078_1 64-bit (04/27/2023 13:52:28)
*	Copyright 2007, Cadence Design Systems, Inc.
*
* 	Date & Time:	2024-Aug-16 19:52:05 (2024-Aug-17 02:52:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir
*
*	Liberty Libraries used:
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sky130_ss_1.62_125_nldm.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x32m4w32_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x32m4w32_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x64m4w8_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x32m4w8_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x24m4w24_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_256x32m4w8_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x4m4w2_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_2048x32m8w8_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_1024x32m8w32_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_1024x32m8w8_tt_025C_1v80.rc.lib
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x32m4w8_tt_025C_1v80.rc.lib
*
*	Parasitic Files used:
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/build/par-rundir/fir.ss_100C_1v60.par.spef
*
*	DEF Files used:
*	        /tmp/ssv_tmpdir_370320_4XTvjr/eps_out_370320.def.gz
*
*	Switching Activity File used:
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/build/sim-rundir/ucli.saif
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -o activePowerReports.sim-rundir.ucli.saif.ss_100C_1v60.setup_view
*
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2213     0.01309   0.0001337      0.2345       7.645
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3793       1.841    0.000531       2.221       72.41
Clock (Combinational)             0.1714      0.4404   1.163e-05      0.6119       19.95
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.7719       2.294   0.0006764       3.067         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1714      0.4404   1.163e-05      0.6119       19.95
-----------------------------------------------------------------------------------------
Total                             0.1714      0.4404   1.163e-05      0.6119       19.95
-----------------------------------------------------------------------------------------
 
Clock: clk
Clock Period:                0.005 usec
Clock Toggle Rate:   400.0000 MHz
Clock Static Probability:  0.5000


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.62     0.7719       2.294   0.0006764       3.067         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            FE_OFC20_Out_5 (BUFX16):           0.2187
*              Highest Leakage Power:    delay_step2/q_reg\[3\] (DFFX1):        6.843e-06
*                Total Cap:      1.99083e-11 F
*                Total instances in design:   243
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
