<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rt2661reg.h source code [netbsd/sys/dev/ic/rt2661reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rt2661_rx_desc,rt2661_tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rt2661reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rt2661reg.h.html'>rt2661reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$Id: rt2661reg.h,v 1.3 2008/04/29 22:21:45 scw Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: rt2661reg.h,v 1.5 2006/01/14 12:43:27 damien Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006</i></td></tr>
<tr><th id="6">6</th><td><i> *	Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RING_COUNT" data-ref="_M/RT2661_TX_RING_COUNT">RT2661_TX_RING_COUNT</dfn>	32</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/RT2661_MGT_RING_COUNT" data-ref="_M/RT2661_MGT_RING_COUNT">RT2661_MGT_RING_COUNT</dfn>	32</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_RING_COUNT" data-ref="_M/RT2661_RX_RING_COUNT">RT2661_RX_RING_COUNT</dfn>	64</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_DESC_SIZE" data-ref="_M/RT2661_TX_DESC_SIZE">RT2661_TX_DESC_SIZE</dfn>	(sizeof (struct rt2661_tx_desc))</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_DESC_WSIZE" data-ref="_M/RT2661_TX_DESC_WSIZE">RT2661_TX_DESC_WSIZE</dfn>	(RT2661_TX_DESC_SIZE / 4)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_DESC_SIZE" data-ref="_M/RT2661_RX_DESC_SIZE">RT2661_RX_DESC_SIZE</dfn>	(sizeof (struct rt2661_rx_desc))</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_DESC_WSIZE" data-ref="_M/RT2661_RX_DESC_WSIZE">RT2661_RX_DESC_WSIZE</dfn>	(RT2661_RX_DESC_SIZE / 4)</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAX_SCATTER" data-ref="_M/RT2661_MAX_SCATTER">RT2661_MAX_SCATTER</dfn>	5</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Control and status registers.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/RT2661_HOST_CMD_CSR" data-ref="_M/RT2661_HOST_CMD_CSR">RT2661_HOST_CMD_CSR</dfn>		0x0008</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_CNTL_CSR" data-ref="_M/RT2661_MCU_CNTL_CSR">RT2661_MCU_CNTL_CSR</dfn>		0x000c</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/RT2661_SOFT_RESET_CSR" data-ref="_M/RT2661_SOFT_RESET_CSR">RT2661_SOFT_RESET_CSR</dfn>		0x0010</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_INT_SOURCE_CSR" data-ref="_M/RT2661_MCU_INT_SOURCE_CSR">RT2661_MCU_INT_SOURCE_CSR</dfn>	0x0014</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_INT_MASK_CSR" data-ref="_M/RT2661_MCU_INT_MASK_CSR">RT2661_MCU_INT_MASK_CSR</dfn>		0x0018</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RT2661_PCI_USEC_CSR" data-ref="_M/RT2661_PCI_USEC_CSR">RT2661_PCI_USEC_CSR</dfn>		0x001c</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RT2661_H2M_MAILBOX_CSR" data-ref="_M/RT2661_H2M_MAILBOX_CSR">RT2661_H2M_MAILBOX_CSR</dfn>		0x2100</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RT2661_M2H_CMD_DONE_CSR" data-ref="_M/RT2661_M2H_CMD_DONE_CSR">RT2661_M2H_CMD_DONE_CSR</dfn>		0x2104</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/RT2661_HW_BEACON_BASE0" data-ref="_M/RT2661_HW_BEACON_BASE0">RT2661_HW_BEACON_BASE0</dfn>		0x2c00</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR0" data-ref="_M/RT2661_MAC_CSR0">RT2661_MAC_CSR0</dfn>			0x3000</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR1" data-ref="_M/RT2661_MAC_CSR1">RT2661_MAC_CSR1</dfn>			0x3004</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR2" data-ref="_M/RT2661_MAC_CSR2">RT2661_MAC_CSR2</dfn>			0x3008</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR3" data-ref="_M/RT2661_MAC_CSR3">RT2661_MAC_CSR3</dfn>			0x300c</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR4" data-ref="_M/RT2661_MAC_CSR4">RT2661_MAC_CSR4</dfn>			0x3010</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR5" data-ref="_M/RT2661_MAC_CSR5">RT2661_MAC_CSR5</dfn>			0x3014</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR6" data-ref="_M/RT2661_MAC_CSR6">RT2661_MAC_CSR6</dfn>			0x3018</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR7" data-ref="_M/RT2661_MAC_CSR7">RT2661_MAC_CSR7</dfn>			0x301c</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR8" data-ref="_M/RT2661_MAC_CSR8">RT2661_MAC_CSR8</dfn>			0x3020</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR9" data-ref="_M/RT2661_MAC_CSR9">RT2661_MAC_CSR9</dfn>			0x3024</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR10" data-ref="_M/RT2661_MAC_CSR10">RT2661_MAC_CSR10</dfn>		0x3028</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR11" data-ref="_M/RT2661_MAC_CSR11">RT2661_MAC_CSR11</dfn>		0x302c</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR12" data-ref="_M/RT2661_MAC_CSR12">RT2661_MAC_CSR12</dfn>		0x3030</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR13" data-ref="_M/RT2661_MAC_CSR13">RT2661_MAC_CSR13</dfn>		0x3034</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR14" data-ref="_M/RT2661_MAC_CSR14">RT2661_MAC_CSR14</dfn>		0x3038</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/RT2661_MAC_CSR15" data-ref="_M/RT2661_MAC_CSR15">RT2661_MAC_CSR15</dfn>		0x303c</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR0" data-ref="_M/RT2661_TXRX_CSR0">RT2661_TXRX_CSR0</dfn>		0x3040</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR1" data-ref="_M/RT2661_TXRX_CSR1">RT2661_TXRX_CSR1</dfn>		0x3044</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR2" data-ref="_M/RT2661_TXRX_CSR2">RT2661_TXRX_CSR2</dfn>		0x3048</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR3" data-ref="_M/RT2661_TXRX_CSR3">RT2661_TXRX_CSR3</dfn>		0x304c</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR4" data-ref="_M/RT2661_TXRX_CSR4">RT2661_TXRX_CSR4</dfn>		0x3050</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR5" data-ref="_M/RT2661_TXRX_CSR5">RT2661_TXRX_CSR5</dfn>		0x3054</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR6" data-ref="_M/RT2661_TXRX_CSR6">RT2661_TXRX_CSR6</dfn>		0x3058</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR7" data-ref="_M/RT2661_TXRX_CSR7">RT2661_TXRX_CSR7</dfn>		0x305c</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR8" data-ref="_M/RT2661_TXRX_CSR8">RT2661_TXRX_CSR8</dfn>		0x3060</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR9" data-ref="_M/RT2661_TXRX_CSR9">RT2661_TXRX_CSR9</dfn>		0x3064</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR10" data-ref="_M/RT2661_TXRX_CSR10">RT2661_TXRX_CSR10</dfn>		0x3068</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR11" data-ref="_M/RT2661_TXRX_CSR11">RT2661_TXRX_CSR11</dfn>		0x306c</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR12" data-ref="_M/RT2661_TXRX_CSR12">RT2661_TXRX_CSR12</dfn>		0x3070</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR13" data-ref="_M/RT2661_TXRX_CSR13">RT2661_TXRX_CSR13</dfn>		0x3074</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR14" data-ref="_M/RT2661_TXRX_CSR14">RT2661_TXRX_CSR14</dfn>		0x3078</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RT2661_TXRX_CSR15" data-ref="_M/RT2661_TXRX_CSR15">RT2661_TXRX_CSR15</dfn>		0x307c</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR0" data-ref="_M/RT2661_PHY_CSR0">RT2661_PHY_CSR0</dfn>			0x3080</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR1" data-ref="_M/RT2661_PHY_CSR1">RT2661_PHY_CSR1</dfn>			0x3084</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR2" data-ref="_M/RT2661_PHY_CSR2">RT2661_PHY_CSR2</dfn>			0x3088</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR3" data-ref="_M/RT2661_PHY_CSR3">RT2661_PHY_CSR3</dfn>			0x308c</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR4" data-ref="_M/RT2661_PHY_CSR4">RT2661_PHY_CSR4</dfn>			0x3090</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR5" data-ref="_M/RT2661_PHY_CSR5">RT2661_PHY_CSR5</dfn>			0x3094</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR6" data-ref="_M/RT2661_PHY_CSR6">RT2661_PHY_CSR6</dfn>			0x3098</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/RT2661_PHY_CSR7" data-ref="_M/RT2661_PHY_CSR7">RT2661_PHY_CSR7</dfn>			0x309c</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR0" data-ref="_M/RT2661_SEC_CSR0">RT2661_SEC_CSR0</dfn>			0x30a0</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR1" data-ref="_M/RT2661_SEC_CSR1">RT2661_SEC_CSR1</dfn>			0x30a4</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR2" data-ref="_M/RT2661_SEC_CSR2">RT2661_SEC_CSR2</dfn>			0x30a8</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR3" data-ref="_M/RT2661_SEC_CSR3">RT2661_SEC_CSR3</dfn>			0x30ac</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR4" data-ref="_M/RT2661_SEC_CSR4">RT2661_SEC_CSR4</dfn>			0x30b0</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RT2661_SEC_CSR5" data-ref="_M/RT2661_SEC_CSR5">RT2661_SEC_CSR5</dfn>			0x30b4</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/RT2661_STA_CSR0" data-ref="_M/RT2661_STA_CSR0">RT2661_STA_CSR0</dfn>			0x30c0</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/RT2661_STA_CSR1" data-ref="_M/RT2661_STA_CSR1">RT2661_STA_CSR1</dfn>			0x30c4</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RT2661_STA_CSR2" data-ref="_M/RT2661_STA_CSR2">RT2661_STA_CSR2</dfn>			0x30c8</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RT2661_STA_CSR3" data-ref="_M/RT2661_STA_CSR3">RT2661_STA_CSR3</dfn>			0x30cc</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RT2661_STA_CSR4" data-ref="_M/RT2661_STA_CSR4">RT2661_STA_CSR4</dfn>			0x30d0</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC0_BASE_CSR" data-ref="_M/RT2661_AC0_BASE_CSR">RT2661_AC0_BASE_CSR</dfn>		0x3400</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC1_BASE_CSR" data-ref="_M/RT2661_AC1_BASE_CSR">RT2661_AC1_BASE_CSR</dfn>		0x3404</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC2_BASE_CSR" data-ref="_M/RT2661_AC2_BASE_CSR">RT2661_AC2_BASE_CSR</dfn>		0x3408</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC3_BASE_CSR" data-ref="_M/RT2661_AC3_BASE_CSR">RT2661_AC3_BASE_CSR</dfn>		0x340c</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RT2661_MGT_BASE_CSR" data-ref="_M/RT2661_MGT_BASE_CSR">RT2661_MGT_BASE_CSR</dfn>		0x3410</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RING_CSR0" data-ref="_M/RT2661_TX_RING_CSR0">RT2661_TX_RING_CSR0</dfn>		0x3418</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RING_CSR1" data-ref="_M/RT2661_TX_RING_CSR1">RT2661_TX_RING_CSR1</dfn>		0x341c</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RT2661_AIFSN_CSR" data-ref="_M/RT2661_AIFSN_CSR">RT2661_AIFSN_CSR</dfn>		0x3420</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/RT2661_CWMIN_CSR" data-ref="_M/RT2661_CWMIN_CSR">RT2661_CWMIN_CSR</dfn>		0x3424</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/RT2661_CWMAX_CSR" data-ref="_M/RT2661_CWMAX_CSR">RT2661_CWMAX_CSR</dfn>		0x3428</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_DMA_DST_CSR" data-ref="_M/RT2661_TX_DMA_DST_CSR">RT2661_TX_DMA_DST_CSR</dfn>		0x342c</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_CNTL_CSR" data-ref="_M/RT2661_TX_CNTL_CSR">RT2661_TX_CNTL_CSR</dfn>		0x3430</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/RT2661_LOAD_TX_RING_CSR" data-ref="_M/RT2661_LOAD_TX_RING_CSR">RT2661_LOAD_TX_RING_CSR</dfn>		0x3434</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_BASE_CSR" data-ref="_M/RT2661_RX_BASE_CSR">RT2661_RX_BASE_CSR</dfn>		0x3450</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_RING_CSR" data-ref="_M/RT2661_RX_RING_CSR">RT2661_RX_RING_CSR</dfn>		0x3454</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_CNTL_CSR" data-ref="_M/RT2661_RX_CNTL_CSR">RT2661_RX_CNTL_CSR</dfn>		0x3458</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/RT2661_PCI_CFG_CSR" data-ref="_M/RT2661_PCI_CFG_CSR">RT2661_PCI_CFG_CSR</dfn>		0x3460</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/RT2661_INT_SOURCE_CSR" data-ref="_M/RT2661_INT_SOURCE_CSR">RT2661_INT_SOURCE_CSR</dfn>		0x3468</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RT2661_INT_MASK_CSR" data-ref="_M/RT2661_INT_MASK_CSR">RT2661_INT_MASK_CSR</dfn>		0x346c</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/RT2661_E2PROM_CSR" data-ref="_M/RT2661_E2PROM_CSR">RT2661_E2PROM_CSR</dfn>		0x3470</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC_TXOP_CSR0" data-ref="_M/RT2661_AC_TXOP_CSR0">RT2661_AC_TXOP_CSR0</dfn>		0x3474</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/RT2661_AC_TXOP_CSR1" data-ref="_M/RT2661_AC_TXOP_CSR1">RT2661_AC_TXOP_CSR1</dfn>		0x3478</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/RT2661_TEST_MODE_CSR" data-ref="_M/RT2661_TEST_MODE_CSR">RT2661_TEST_MODE_CSR</dfn>		0x3484</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RT2661_IO_CNTL_CSR" data-ref="_M/RT2661_IO_CNTL_CSR">RT2661_IO_CNTL_CSR</dfn>		0x3498</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_CODE_BASE" data-ref="_M/RT2661_MCU_CODE_BASE">RT2661_MCU_CODE_BASE</dfn>		0x4000</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* possible flags for register HOST_CMD_CSR */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RT2661_KICK_CMD" data-ref="_M/RT2661_KICK_CMD">RT2661_KICK_CMD</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="124">124</th><td><i>/* Host to MCU (8051) command identifiers */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_CMD_SLEEP" data-ref="_M/RT2661_MCU_CMD_SLEEP">RT2661_MCU_CMD_SLEEP</dfn>	0x30</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_CMD_WAKEUP" data-ref="_M/RT2661_MCU_CMD_WAKEUP">RT2661_MCU_CMD_WAKEUP</dfn>	0x31</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_SET_LED" data-ref="_M/RT2661_MCU_SET_LED">RT2661_MCU_SET_LED</dfn>	0x50</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_SET_RSSI_LED" data-ref="_M/RT2661_MCU_SET_RSSI_LED">RT2661_MCU_SET_RSSI_LED</dfn>	0x52</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>/* possible flags for register MCU_CNTL_CSR */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_SEL" data-ref="_M/RT2661_MCU_SEL">RT2661_MCU_SEL</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_RESET" data-ref="_M/RT2661_MCU_RESET">RT2661_MCU_RESET</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_READY" data-ref="_M/RT2661_MCU_READY">RT2661_MCU_READY</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* possible flags for register MCU_INT_SOURCE_CSR */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_CMD_DONE" data-ref="_M/RT2661_MCU_CMD_DONE">RT2661_MCU_CMD_DONE</dfn>		0xff</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_WAKEUP" data-ref="_M/RT2661_MCU_WAKEUP">RT2661_MCU_WAKEUP</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RT2661_MCU_BEACON_EXPIRE" data-ref="_M/RT2661_MCU_BEACON_EXPIRE">RT2661_MCU_BEACON_EXPIRE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/RT2661_MCU_INT_ALL" data-ref="_M/RT2661_MCU_INT_ALL">RT2661_MCU_INT_ALL</dfn>		(RT2661_MCU_CMD_DONE | \</u></td></tr>
<tr><th id="140">140</th><td><u>					 RT2661_MCU_WAKEUP | \</u></td></tr>
<tr><th id="141">141</th><td><u>					 RT2661_MCU_BEACON_EXPIRE)</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* possible flags for register H2M_MAILBOX_CSR */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RT2661_H2M_BUSY" data-ref="_M/RT2661_H2M_BUSY">RT2661_H2M_BUSY</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RT2661_TOKEN_NO_INTR" data-ref="_M/RT2661_TOKEN_NO_INTR">RT2661_TOKEN_NO_INTR</dfn>	0xff</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* possible flags for register MAC_CSR5 */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RT2661_ONE_BSSID" data-ref="_M/RT2661_ONE_BSSID">RT2661_ONE_BSSID</dfn>	3</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* possible flags for register TXRX_CSR0 */</i></td></tr>
<tr><th id="151">151</th><td><i>/* Tx filter flags are in the low 16 bits */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RT2661_AUTO_TX_SEQ" data-ref="_M/RT2661_AUTO_TX_SEQ">RT2661_AUTO_TX_SEQ</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="153">153</th><td><i>/* Rx filter flags are in the high 16 bits */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RT2661_DISABLE_RX" data-ref="_M/RT2661_DISABLE_RX">RT2661_DISABLE_RX</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_CRC_ERROR" data-ref="_M/RT2661_DROP_CRC_ERROR">RT2661_DROP_CRC_ERROR</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_PHY_ERROR" data-ref="_M/RT2661_DROP_PHY_ERROR">RT2661_DROP_PHY_ERROR</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_CTL" data-ref="_M/RT2661_DROP_CTL">RT2661_DROP_CTL</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_NOT_TO_ME" data-ref="_M/RT2661_DROP_NOT_TO_ME">RT2661_DROP_NOT_TO_ME</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_TODS" data-ref="_M/RT2661_DROP_TODS">RT2661_DROP_TODS</dfn>	(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_VER_ERROR" data-ref="_M/RT2661_DROP_VER_ERROR">RT2661_DROP_VER_ERROR</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_MULTICAST" data-ref="_M/RT2661_DROP_MULTICAST">RT2661_DROP_MULTICAST</dfn>	(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_BROADCAST" data-ref="_M/RT2661_DROP_BROADCAST">RT2661_DROP_BROADCAST</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/RT2661_DROP_ACKCTS" data-ref="_M/RT2661_DROP_ACKCTS">RT2661_DROP_ACKCTS</dfn>	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* possible flags for register TXRX_CSR4 */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RT2661_SHORT_PREAMBLE" data-ref="_M/RT2661_SHORT_PREAMBLE">RT2661_SHORT_PREAMBLE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RT2661_MRR_ENABLED" data-ref="_M/RT2661_MRR_ENABLED">RT2661_MRR_ENABLED</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RT2661_MRR_CCK_FALLBACK" data-ref="_M/RT2661_MRR_CCK_FALLBACK">RT2661_MRR_CCK_FALLBACK</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* possible flags for register TXRX_CSR9 */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RT2661_TSF_TICKING" data-ref="_M/RT2661_TSF_TICKING">RT2661_TSF_TICKING</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RT2661_TSF_MODE" data-ref="_M/RT2661_TSF_MODE">RT2661_TSF_MODE</dfn>(x)	(((x) &amp; 0x3) &lt;&lt; 17)</u></td></tr>
<tr><th id="173">173</th><td><i>/* TBTT stands for Target Beacon Transmission Time */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RT2661_ENABLE_TBTT" data-ref="_M/RT2661_ENABLE_TBTT">RT2661_ENABLE_TBTT</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RT2661_GENERATE_BEACON" data-ref="_M/RT2661_GENERATE_BEACON">RT2661_GENERATE_BEACON</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* possible flags for register PHY_CSR0 */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RT2661_PA_PE_2GHZ" data-ref="_M/RT2661_PA_PE_2GHZ">RT2661_PA_PE_2GHZ</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RT2661_PA_PE_5GHZ" data-ref="_M/RT2661_PA_PE_5GHZ">RT2661_PA_PE_5GHZ</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* possible flags for register PHY_CSR3 */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/RT2661_BBP_READ" data-ref="_M/RT2661_BBP_READ">RT2661_BBP_READ</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/RT2661_BBP_BUSY" data-ref="_M/RT2661_BBP_BUSY">RT2661_BBP_BUSY</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* possible flags for register PHY_CSR4 */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_21BIT" data-ref="_M/RT2661_RF_21BIT">RT2661_RF_21BIT</dfn>	(21 &lt;&lt; 24)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_BUSY" data-ref="_M/RT2661_RF_BUSY">RT2661_RF_BUSY</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/* possible values for register STA_CSR4 */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_STAT_VALID" data-ref="_M/RT2661_TX_STAT_VALID">RT2661_TX_STAT_VALID</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RESULT" data-ref="_M/RT2661_TX_RESULT">RT2661_TX_RESULT</dfn>(v)	(((v) &gt;&gt; 1) &amp; 0x7)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RETRYCNT" data-ref="_M/RT2661_TX_RETRYCNT">RT2661_TX_RETRYCNT</dfn>(v)	(((v) &gt;&gt; 4) &amp; 0xf)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_QID" data-ref="_M/RT2661_TX_QID">RT2661_TX_QID</dfn>(v)	(((v) &gt;&gt; 8) &amp; 0xf)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_SUCCESS" data-ref="_M/RT2661_TX_SUCCESS">RT2661_TX_SUCCESS</dfn>	0</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_RETRY_FAIL" data-ref="_M/RT2661_TX_RETRY_FAIL">RT2661_TX_RETRY_FAIL</dfn>	6</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* possible flags for register TX_CNTL_CSR */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/RT2661_KICK_MGT" data-ref="_M/RT2661_KICK_MGT">RT2661_KICK_MGT</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>/* possible flags for register INT_SOURCE_CSR */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_DONE" data-ref="_M/RT2661_TX_DONE">RT2661_TX_DONE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_DONE" data-ref="_M/RT2661_RX_DONE">RT2661_RX_DONE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX0_DMA_DONE" data-ref="_M/RT2661_TX0_DMA_DONE">RT2661_TX0_DMA_DONE</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX1_DMA_DONE" data-ref="_M/RT2661_TX1_DMA_DONE">RT2661_TX1_DMA_DONE</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX2_DMA_DONE" data-ref="_M/RT2661_TX2_DMA_DONE">RT2661_TX2_DMA_DONE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX3_DMA_DONE" data-ref="_M/RT2661_TX3_DMA_DONE">RT2661_TX3_DMA_DONE</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/RT2661_MGT_DONE" data-ref="_M/RT2661_MGT_DONE">RT2661_MGT_DONE</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/RT2661_INT_CSR_ALL" data-ref="_M/RT2661_INT_CSR_ALL">RT2661_INT_CSR_ALL</dfn>	(RT2661_TX_DONE | RT2661_RX_DONE | \</u></td></tr>
<tr><th id="209">209</th><td><u>				 RT2661_TX0_DMA_DONE | RT2661_TX1_DMA_DONE | \</u></td></tr>
<tr><th id="210">210</th><td><u>				 RT2661_TX2_DMA_DONE | RT2661_TX3_DMA_DONE | \</u></td></tr>
<tr><th id="211">211</th><td><u>				 RT2661_MGT_DONE | RT2661_MGT_DONE)</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* possible flags for register E2PROM_CSR */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RT2661_C" data-ref="_M/RT2661_C">RT2661_C</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/RT2661_S" data-ref="_M/RT2661_S">RT2661_S</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RT2661_D" data-ref="_M/RT2661_D">RT2661_D</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/RT2661_Q" data-ref="_M/RT2661_Q">RT2661_Q</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/RT2661_93C46" data-ref="_M/RT2661_93C46">RT2661_93C46</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/* Tx descriptor */</i></td></tr>
<tr><th id="221">221</th><td><b>struct</b> <dfn class="type def" id="rt2661_tx_desc" title='rt2661_tx_desc' data-ref="rt2661_tx_desc" data-ref-filename="rt2661_tx_desc">rt2661_tx_desc</dfn> {</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_tx_desc::flags" title='rt2661_tx_desc::flags' data-ref="rt2661_tx_desc::flags" data-ref-filename="rt2661_tx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_BUSY" data-ref="_M/RT2661_TX_BUSY">RT2661_TX_BUSY</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_VALID" data-ref="_M/RT2661_TX_VALID">RT2661_TX_VALID</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_MORE_FRAG" data-ref="_M/RT2661_TX_MORE_FRAG">RT2661_TX_MORE_FRAG</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_NEED_ACK" data-ref="_M/RT2661_TX_NEED_ACK">RT2661_TX_NEED_ACK</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_TIMESTAMP" data-ref="_M/RT2661_TX_TIMESTAMP">RT2661_TX_TIMESTAMP</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_OFDM" data-ref="_M/RT2661_TX_OFDM">RT2661_TX_OFDM</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_IFS_SIFS" data-ref="_M/RT2661_TX_IFS_SIFS">RT2661_TX_IFS_SIFS</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_LONG_RETRY" data-ref="_M/RT2661_TX_LONG_RETRY">RT2661_TX_LONG_RETRY</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_BURST" data-ref="_M/RT2661_TX_BURST">RT2661_TX_BURST</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2661_tx_desc::wme" title='rt2661_tx_desc::wme' data-ref="rt2661_tx_desc::wme" data-ref-filename="rt2661_tx_desc..wme">wme</dfn>;</td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/RT2661_QID" data-ref="_M/RT2661_QID">RT2661_QID</dfn>(v)		(v)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/RT2661_AIFSN" data-ref="_M/RT2661_AIFSN">RT2661_AIFSN</dfn>(v)		((v) &lt;&lt; 4)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/RT2661_LOGCWMIN" data-ref="_M/RT2661_LOGCWMIN">RT2661_LOGCWMIN</dfn>(v)	((v) &lt;&lt; 8)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/RT2661_LOGCWMAX" data-ref="_M/RT2661_LOGCWMAX">RT2661_LOGCWMAX</dfn>(v)	((v) &lt;&lt; 12)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2661_tx_desc::xflags" title='rt2661_tx_desc::xflags' data-ref="rt2661_tx_desc::xflags" data-ref-filename="rt2661_tx_desc..xflags">xflags</dfn>;</td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RT2661_TX_HWSEQ" data-ref="_M/RT2661_TX_HWSEQ">RT2661_TX_HWSEQ</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::plcp_signal" title='rt2661_tx_desc::plcp_signal' data-ref="rt2661_tx_desc::plcp_signal" data-ref-filename="rt2661_tx_desc..plcp_signal">plcp_signal</dfn>;</td></tr>
<tr><th id="243">243</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::plcp_service" title='rt2661_tx_desc::plcp_service' data-ref="rt2661_tx_desc::plcp_service" data-ref-filename="rt2661_tx_desc..plcp_service">plcp_service</dfn>;</td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RT2661_PLCP_LENGEXT" data-ref="_M/RT2661_PLCP_LENGEXT">RT2661_PLCP_LENGEXT</dfn>	0x80</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::plcp_length_lo" title='rt2661_tx_desc::plcp_length_lo' data-ref="rt2661_tx_desc::plcp_length_lo" data-ref-filename="rt2661_tx_desc..plcp_length_lo">plcp_length_lo</dfn>;</td></tr>
<tr><th id="247">247</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::plcp_length_hi" title='rt2661_tx_desc::plcp_length_hi' data-ref="rt2661_tx_desc::plcp_length_hi" data-ref-filename="rt2661_tx_desc..plcp_length_hi">plcp_length_hi</dfn>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_tx_desc::iv" title='rt2661_tx_desc::iv' data-ref="rt2661_tx_desc::iv" data-ref-filename="rt2661_tx_desc..iv">iv</dfn>;</td></tr>
<tr><th id="250">250</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_tx_desc::eiv" title='rt2661_tx_desc::eiv' data-ref="rt2661_tx_desc::eiv" data-ref-filename="rt2661_tx_desc..eiv">eiv</dfn>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::offset" title='rt2661_tx_desc::offset' data-ref="rt2661_tx_desc::offset" data-ref-filename="rt2661_tx_desc..offset">offset</dfn>;</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::qid" title='rt2661_tx_desc::qid' data-ref="rt2661_tx_desc::qid" data-ref-filename="rt2661_tx_desc..qid">qid</dfn>;</td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/RT2661_QID_MGT" data-ref="_M/RT2661_QID_MGT">RT2661_QID_MGT</dfn>	13</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::txpower" title='rt2661_tx_desc::txpower' data-ref="rt2661_tx_desc::txpower" data-ref-filename="rt2661_tx_desc..txpower">txpower</dfn>;</td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/RT2661_DEFAULT_TXPOWER" data-ref="_M/RT2661_DEFAULT_TXPOWER">RT2661_DEFAULT_TXPOWER</dfn>	0</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_tx_desc::reserved1" title='rt2661_tx_desc::reserved1' data-ref="rt2661_tx_desc::reserved1" data-ref-filename="rt2661_tx_desc..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_tx_desc::addr" title='rt2661_tx_desc::addr' data-ref="rt2661_tx_desc::addr" data-ref-filename="rt2661_tx_desc..addr">addr</dfn>[<a class="macro" href="#30" title="5" data-ref="_M/RT2661_MAX_SCATTER">RT2661_MAX_SCATTER</a>];</td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2661_tx_desc::len" title='rt2661_tx_desc::len' data-ref="rt2661_tx_desc::len" data-ref-filename="rt2661_tx_desc..len">len</dfn>[<a class="macro" href="#30" title="5" data-ref="_M/RT2661_MAX_SCATTER">RT2661_MAX_SCATTER</a>];</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2661_tx_desc::reserved2" title='rt2661_tx_desc::reserved2' data-ref="rt2661_tx_desc::reserved2" data-ref-filename="rt2661_tx_desc..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="265">265</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>/* Rx descriptor */</i></td></tr>
<tr><th id="268">268</th><td><b>struct</b> <dfn class="type def" id="rt2661_rx_desc" title='rt2661_rx_desc' data-ref="rt2661_rx_desc" data-ref-filename="rt2661_rx_desc">rt2661_rx_desc</dfn> {</td></tr>
<tr><th id="269">269</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::flags" title='rt2661_rx_desc::flags' data-ref="rt2661_rx_desc::flags" data-ref-filename="rt2661_rx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_BUSY" data-ref="_M/RT2661_RX_BUSY">RT2661_RX_BUSY</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_DROP" data-ref="_M/RT2661_RX_DROP">RT2661_RX_DROP</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_CRC_ERROR" data-ref="_M/RT2661_RX_CRC_ERROR">RT2661_RX_CRC_ERROR</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_OFDM" data-ref="_M/RT2661_RX_OFDM">RT2661_RX_OFDM</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_PHY_ERROR" data-ref="_M/RT2661_RX_PHY_ERROR">RT2661_RX_PHY_ERROR</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_CIPHER_MASK" data-ref="_M/RT2661_RX_CIPHER_MASK">RT2661_RX_CIPHER_MASK</dfn>	0x00000600</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_rx_desc::rate" title='rt2661_rx_desc::rate' data-ref="rt2661_rx_desc::rate" data-ref-filename="rt2661_rx_desc..rate">rate</dfn>;</td></tr>
<tr><th id="278">278</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_rx_desc::rssi" title='rt2661_rx_desc::rssi' data-ref="rt2661_rx_desc::rssi" data-ref-filename="rt2661_rx_desc..rssi">rssi</dfn>;</td></tr>
<tr><th id="279">279</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_rx_desc::reserved1" title='rt2661_rx_desc::reserved1' data-ref="rt2661_rx_desc::reserved1" data-ref-filename="rt2661_rx_desc..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="280">280</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2661_rx_desc::offset" title='rt2661_rx_desc::offset' data-ref="rt2661_rx_desc::offset" data-ref-filename="rt2661_rx_desc..offset">offset</dfn>;</td></tr>
<tr><th id="281">281</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::iv" title='rt2661_rx_desc::iv' data-ref="rt2661_rx_desc::iv" data-ref-filename="rt2661_rx_desc..iv">iv</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::eiv" title='rt2661_rx_desc::eiv' data-ref="rt2661_rx_desc::eiv" data-ref-filename="rt2661_rx_desc..eiv">eiv</dfn>;</td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::reserved2" title='rt2661_rx_desc::reserved2' data-ref="rt2661_rx_desc::reserved2" data-ref-filename="rt2661_rx_desc..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="284">284</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::physaddr" title='rt2661_rx_desc::physaddr' data-ref="rt2661_rx_desc::physaddr" data-ref-filename="rt2661_rx_desc..physaddr">physaddr</dfn>;</td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2661_rx_desc::reserved3" title='rt2661_rx_desc::reserved3' data-ref="rt2661_rx_desc::reserved3" data-ref-filename="rt2661_rx_desc..reserved3">reserved3</dfn>[<var>10</var>];</td></tr>
<tr><th id="286">286</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/RAL_RF1" data-ref="_M/RAL_RF1">RAL_RF1</dfn>	0</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/RAL_RF2" data-ref="_M/RAL_RF2">RAL_RF2</dfn>	2</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RAL_RF3" data-ref="_M/RAL_RF3">RAL_RF3</dfn>	1</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/RAL_RF4" data-ref="_M/RAL_RF4">RAL_RF4</dfn>	3</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* dual-band RF */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_5225" data-ref="_M/RT2661_RF_5225">RT2661_RF_5225</dfn>	1</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_5325" data-ref="_M/RT2661_RF_5325">RT2661_RF_5325</dfn>	2</u></td></tr>
<tr><th id="296">296</th><td><i>/* single-band RF */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_2527" data-ref="_M/RT2661_RF_2527">RT2661_RF_2527</dfn>	3</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF_2529" data-ref="_M/RT2661_RF_2529">RT2661_RF_2529</dfn>	4</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/RT2661_RX_DESC_BACK" data-ref="_M/RT2661_RX_DESC_BACK">RT2661_RX_DESC_BACK</dfn>	4</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/RT2661_SMART_MODE" data-ref="_M/RT2661_SMART_MODE">RT2661_SMART_MODE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/RT2661_BBPR94_DEFAULT" data-ref="_M/RT2661_BBPR94_DEFAULT">RT2661_BBPR94_DEFAULT</dfn>	6</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/RT2661_SHIFT_D" data-ref="_M/RT2661_SHIFT_D">RT2661_SHIFT_D</dfn>	3</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RT2661_SHIFT_Q" data-ref="_M/RT2661_SHIFT_Q">RT2661_SHIFT_Q</dfn>	4</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_MAC01" data-ref="_M/RT2661_EEPROM_MAC01">RT2661_EEPROM_MAC01</dfn>		0x02</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_MAC23" data-ref="_M/RT2661_EEPROM_MAC23">RT2661_EEPROM_MAC23</dfn>		0x03</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_MAC45" data-ref="_M/RT2661_EEPROM_MAC45">RT2661_EEPROM_MAC45</dfn>		0x04</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_ANTENNA" data-ref="_M/RT2661_EEPROM_ANTENNA">RT2661_EEPROM_ANTENNA</dfn>		0x10</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_CONFIG2" data-ref="_M/RT2661_EEPROM_CONFIG2">RT2661_EEPROM_CONFIG2</dfn>		0x11</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_BBP_BASE" data-ref="_M/RT2661_EEPROM_BBP_BASE">RT2661_EEPROM_BBP_BASE</dfn>		0x13</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_TXPOWER" data-ref="_M/RT2661_EEPROM_TXPOWER">RT2661_EEPROM_TXPOWER</dfn>		0x23</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_FREQ_OFFSET" data-ref="_M/RT2661_EEPROM_FREQ_OFFSET">RT2661_EEPROM_FREQ_OFFSET</dfn>	0x2f</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_RSSI_2GHZ_OFFSET" data-ref="_M/RT2661_EEPROM_RSSI_2GHZ_OFFSET">RT2661_EEPROM_RSSI_2GHZ_OFFSET</dfn>	0x4d</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_RSSI_5GHZ_OFFSET" data-ref="_M/RT2661_EEPROM_RSSI_5GHZ_OFFSET">RT2661_EEPROM_RSSI_5GHZ_OFFSET</dfn>	0x4e</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_DELAY" data-ref="_M/RT2661_EEPROM_DELAY">RT2661_EEPROM_DELAY</dfn>	1	/* minimum hold time (microsecond) */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/*</i></td></tr>
<tr><th id="323">323</th><td><i> * control and status registers access macros</i></td></tr>
<tr><th id="324">324</th><td><i> */</i></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RAL_READ" data-ref="_M/RAL_READ">RAL_READ</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="326">326</th><td><u>	bus_space_read_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/RAL_READ_REGION_4" data-ref="_M/RAL_READ_REGION_4">RAL_READ_REGION_4</dfn>(sc, offset, datap, count)			\</u></td></tr>
<tr><th id="329">329</th><td><u>	bus_space_read_region_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (offset),	\</u></td></tr>
<tr><th id="330">330</th><td><u>	    (datap), (count))</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE" data-ref="_M/RAL_WRITE">RAL_WRITE</dfn>(sc, reg, val)						\</u></td></tr>
<tr><th id="333">333</th><td><u>	bus_space_write_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE_1" data-ref="_M/RAL_WRITE_1">RAL_WRITE_1</dfn>(sc, reg, val)					\</u></td></tr>
<tr><th id="336">336</th><td><u>	bus_space_write_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/RAL_RW_BARRIER_1" data-ref="_M/RAL_RW_BARRIER_1">RAL_RW_BARRIER_1</dfn>(sc, reg)					\</u></td></tr>
<tr><th id="339">339</th><td><u>	bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), 1,		\</u></td></tr>
<tr><th id="340">340</th><td><u>	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE)</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE_REGION_1" data-ref="_M/RAL_WRITE_REGION_1">RAL_WRITE_REGION_1</dfn>(sc, offset, datap, count)			\</u></td></tr>
<tr><th id="343">343</th><td><u>	bus_space_write_region_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (offset),	\</u></td></tr>
<tr><th id="344">344</th><td><u>	    (datap), (count))</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/*</i></td></tr>
<tr><th id="347">347</th><td><i> * EEPROM access macro</i></td></tr>
<tr><th id="348">348</th><td><i> */</i></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/RT2661_EEPROM_CTL" data-ref="_M/RT2661_EEPROM_CTL">RT2661_EEPROM_CTL</dfn>(sc, val) do {					\</u></td></tr>
<tr><th id="350">350</th><td><u>	RAL_WRITE((sc), RT2661_E2PROM_CSR, (val));			\</u></td></tr>
<tr><th id="351">351</th><td><u>	DELAY(RT2661_EEPROM_DELAY);					\</u></td></tr>
<tr><th id="352">352</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/*</i></td></tr>
<tr><th id="355">355</th><td><i> * Default values for MAC registers; values taken from the reference driver.</i></td></tr>
<tr><th id="356">356</th><td><i> */</i></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/RT2661_DEF_MAC" data-ref="_M/RT2661_DEF_MAC">RT2661_DEF_MAC</dfn>					\</u></td></tr>
<tr><th id="358">358</th><td><u>	{ RT2661_TXRX_CSR0,        0x0000b032 },	\</u></td></tr>
<tr><th id="359">359</th><td><u>	{ RT2661_TXRX_CSR1,        0x9eb39eb3 },	\</u></td></tr>
<tr><th id="360">360</th><td><u>	{ RT2661_TXRX_CSR2,        0x8a8b8c8d },	\</u></td></tr>
<tr><th id="361">361</th><td><u>	{ RT2661_TXRX_CSR3,        0x00858687 },	\</u></td></tr>
<tr><th id="362">362</th><td><u>	{ RT2661_TXRX_CSR7,        0x2e31353b },	\</u></td></tr>
<tr><th id="363">363</th><td><u>	{ RT2661_TXRX_CSR8,        0x2a2a2a2c },	\</u></td></tr>
<tr><th id="364">364</th><td><u>	{ RT2661_TXRX_CSR15,       0x0000000f },	\</u></td></tr>
<tr><th id="365">365</th><td><u>	{ RT2661_MAC_CSR6,         0x00000fff },	\</u></td></tr>
<tr><th id="366">366</th><td><u>	{ RT2661_MAC_CSR8,         0x016c030a },	\</u></td></tr>
<tr><th id="367">367</th><td><u>	{ RT2661_MAC_CSR10,        0x00000718 },	\</u></td></tr>
<tr><th id="368">368</th><td><u>	{ RT2661_MAC_CSR12,        0x00000004 },	\</u></td></tr>
<tr><th id="369">369</th><td><u>	{ RT2661_MAC_CSR13,        0x0000e000 },	\</u></td></tr>
<tr><th id="370">370</th><td><u>	{ RT2661_SEC_CSR0,         0x00000000 },	\</u></td></tr>
<tr><th id="371">371</th><td><u>	{ RT2661_SEC_CSR1,         0x00000000 },	\</u></td></tr>
<tr><th id="372">372</th><td><u>	{ RT2661_SEC_CSR5,         0x00000000 },	\</u></td></tr>
<tr><th id="373">373</th><td><u>	{ RT2661_PHY_CSR1,         0x000023b0 },	\</u></td></tr>
<tr><th id="374">374</th><td><u>	{ RT2661_PHY_CSR5,         0x060a100c },	\</u></td></tr>
<tr><th id="375">375</th><td><u>	{ RT2661_PHY_CSR6,         0x00080606 },	\</u></td></tr>
<tr><th id="376">376</th><td><u>	{ RT2661_PHY_CSR7,         0x00000a08 },	\</u></td></tr>
<tr><th id="377">377</th><td><u>	{ RT2661_PCI_CFG_CSR,      0x3cca4808 },	\</u></td></tr>
<tr><th id="378">378</th><td><u>	{ RT2661_AIFSN_CSR,        0x00002273 },	\</u></td></tr>
<tr><th id="379">379</th><td><u>	{ RT2661_CWMIN_CSR,        0x00002344 },	\</u></td></tr>
<tr><th id="380">380</th><td><u>	{ RT2661_CWMAX_CSR,        0x000034aa },	\</u></td></tr>
<tr><th id="381">381</th><td><u>	{ RT2661_TEST_MODE_CSR,    0x00000200 },	\</u></td></tr>
<tr><th id="382">382</th><td><u>	{ RT2661_M2H_CMD_DONE_CSR, 0xffffffff }</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/*</i></td></tr>
<tr><th id="385">385</th><td><i> * Default values for BBP registers; values taken from the reference driver.</i></td></tr>
<tr><th id="386">386</th><td><i> */</i></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RT2661_DEF_BBP" data-ref="_M/RT2661_DEF_BBP">RT2661_DEF_BBP</dfn>	\</u></td></tr>
<tr><th id="388">388</th><td><u>	{   3, 0x00 },	\</u></td></tr>
<tr><th id="389">389</th><td><u>	{  15, 0x30 },	\</u></td></tr>
<tr><th id="390">390</th><td><u>	{  17, 0x20 },	\</u></td></tr>
<tr><th id="391">391</th><td><u>	{  21, 0xc8 },	\</u></td></tr>
<tr><th id="392">392</th><td><u>	{  22, 0x38 },	\</u></td></tr>
<tr><th id="393">393</th><td><u>	{  23, 0x06 },	\</u></td></tr>
<tr><th id="394">394</th><td><u>	{  24, 0xfe },	\</u></td></tr>
<tr><th id="395">395</th><td><u>	{  25, 0x0a },	\</u></td></tr>
<tr><th id="396">396</th><td><u>	{  26, 0x0d },	\</u></td></tr>
<tr><th id="397">397</th><td><u>	{  34, 0x12 },	\</u></td></tr>
<tr><th id="398">398</th><td><u>	{  37, 0x07 },	\</u></td></tr>
<tr><th id="399">399</th><td><u>	{  39, 0xf8 },	\</u></td></tr>
<tr><th id="400">400</th><td><u>	{  41, 0x60 },	\</u></td></tr>
<tr><th id="401">401</th><td><u>	{  53, 0x10 },	\</u></td></tr>
<tr><th id="402">402</th><td><u>	{  54, 0x18 },	\</u></td></tr>
<tr><th id="403">403</th><td><u>	{  60, 0x10 },	\</u></td></tr>
<tr><th id="404">404</th><td><u>	{  61, 0x04 },	\</u></td></tr>
<tr><th id="405">405</th><td><u>	{  62, 0x04 },	\</u></td></tr>
<tr><th id="406">406</th><td><u>	{  75, 0xfe },	\</u></td></tr>
<tr><th id="407">407</th><td><u>	{  86, 0xfe },	\</u></td></tr>
<tr><th id="408">408</th><td><u>	{  88, 0xfe },	\</u></td></tr>
<tr><th id="409">409</th><td><u>	{  90, 0x0f },	\</u></td></tr>
<tr><th id="410">410</th><td><u>	{  99, 0x00 },	\</u></td></tr>
<tr><th id="411">411</th><td><u>	{ 102, 0x16 },	\</u></td></tr>
<tr><th id="412">412</th><td><u>	{ 107, 0x04 }</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><i>/*</i></td></tr>
<tr><th id="415">415</th><td><i> * Default settings for RF registers; values taken from the reference driver.</i></td></tr>
<tr><th id="416">416</th><td><i> */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF5225_1" data-ref="_M/RT2661_RF5225_1">RT2661_RF5225_1</dfn>					\</u></td></tr>
<tr><th id="418">418</th><td><u>	{   1, 0x00b33, 0x011e1, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="419">419</th><td><u>	{   2, 0x00b33, 0x011e1, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="420">420</th><td><u>	{   3, 0x00b33, 0x011e2, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="421">421</th><td><u>	{   4, 0x00b33, 0x011e2, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="422">422</th><td><u>	{   5, 0x00b33, 0x011e3, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="423">423</th><td><u>	{   6, 0x00b33, 0x011e3, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="424">424</th><td><u>	{   7, 0x00b33, 0x011e4, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="425">425</th><td><u>	{   8, 0x00b33, 0x011e4, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="426">426</th><td><u>	{   9, 0x00b33, 0x011e5, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="427">427</th><td><u>	{  10, 0x00b33, 0x011e5, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="428">428</th><td><u>	{  11, 0x00b33, 0x011e6, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="429">429</th><td><u>	{  12, 0x00b33, 0x011e6, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="430">430</th><td><u>	{  13, 0x00b33, 0x011e7, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="431">431</th><td><u>	{  14, 0x00b33, 0x011e8, 0x1a014, 0x30284 },	\</u></td></tr>
<tr><th id="432">432</th><td><u>							\</u></td></tr>
<tr><th id="433">433</th><td><u>	{  36, 0x00b33, 0x01266, 0x26014, 0x30288 },	\</u></td></tr>
<tr><th id="434">434</th><td><u>	{  40, 0x00b33, 0x01268, 0x26014, 0x30280 },	\</u></td></tr>
<tr><th id="435">435</th><td><u>	{  44, 0x00b33, 0x01269, 0x26014, 0x30282 },	\</u></td></tr>
<tr><th id="436">436</th><td><u>	{  48, 0x00b33, 0x0126a, 0x26014, 0x30284 },	\</u></td></tr>
<tr><th id="437">437</th><td><u>	{  52, 0x00b33, 0x0126b, 0x26014, 0x30286 },	\</u></td></tr>
<tr><th id="438">438</th><td><u>	{  56, 0x00b33, 0x0126c, 0x26014, 0x30288 },	\</u></td></tr>
<tr><th id="439">439</th><td><u>	{  60, 0x00b33, 0x0126e, 0x26014, 0x30280 },	\</u></td></tr>
<tr><th id="440">440</th><td><u>	{  64, 0x00b33, 0x0126f, 0x26014, 0x30282 },	\</u></td></tr>
<tr><th id="441">441</th><td><u>							\</u></td></tr>
<tr><th id="442">442</th><td><u>	{ 100, 0x00b33, 0x0128a, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="443">443</th><td><u>	{ 104, 0x00b33, 0x0128b, 0x2e014, 0x30282 },	\</u></td></tr>
<tr><th id="444">444</th><td><u>	{ 108, 0x00b33, 0x0128c, 0x2e014, 0x30284 },	\</u></td></tr>
<tr><th id="445">445</th><td><u>	{ 112, 0x00b33, 0x0128d, 0x2e014, 0x30286 },	\</u></td></tr>
<tr><th id="446">446</th><td><u>	{ 116, 0x00b33, 0x0128e, 0x2e014, 0x30288 },	\</u></td></tr>
<tr><th id="447">447</th><td><u>	{ 120, 0x00b33, 0x012a0, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="448">448</th><td><u>	{ 124, 0x00b33, 0x012a1, 0x2e014, 0x30282 },	\</u></td></tr>
<tr><th id="449">449</th><td><u>	{ 128, 0x00b33, 0x012a2, 0x2e014, 0x30284 },	\</u></td></tr>
<tr><th id="450">450</th><td><u>	{ 132, 0x00b33, 0x012a3, 0x2e014, 0x30286 },	\</u></td></tr>
<tr><th id="451">451</th><td><u>	{ 136, 0x00b33, 0x012a4, 0x2e014, 0x30288 },	\</u></td></tr>
<tr><th id="452">452</th><td><u>	{ 140, 0x00b33, 0x012a6, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="453">453</th><td><u>							\</u></td></tr>
<tr><th id="454">454</th><td><u>	{ 149, 0x00b33, 0x012a8, 0x2e014, 0x30287 },	\</u></td></tr>
<tr><th id="455">455</th><td><u>	{ 153, 0x00b33, 0x012a9, 0x2e014, 0x30289 },	\</u></td></tr>
<tr><th id="456">456</th><td><u>	{ 157, 0x00b33, 0x012ab, 0x2e014, 0x30281 },	\</u></td></tr>
<tr><th id="457">457</th><td><u>	{ 161, 0x00b33, 0x012ac, 0x2e014, 0x30283 },	\</u></td></tr>
<tr><th id="458">458</th><td><u>	{ 165, 0x00b33, 0x012ad, 0x2e014, 0x30285 }</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/RT2661_RF5225_2" data-ref="_M/RT2661_RF5225_2">RT2661_RF5225_2</dfn>					\</u></td></tr>
<tr><th id="461">461</th><td><u>	{   1, 0x00b33, 0x011e1, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="462">462</th><td><u>	{   2, 0x00b33, 0x011e1, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="463">463</th><td><u>	{   3, 0x00b33, 0x011e2, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="464">464</th><td><u>	{   4, 0x00b33, 0x011e2, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="465">465</th><td><u>	{   5, 0x00b33, 0x011e3, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="466">466</th><td><u>	{   6, 0x00b33, 0x011e3, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="467">467</th><td><u>	{   7, 0x00b33, 0x011e4, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="468">468</th><td><u>	{   8, 0x00b33, 0x011e4, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="469">469</th><td><u>	{   9, 0x00b33, 0x011e5, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="470">470</th><td><u>	{  10, 0x00b33, 0x011e5, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="471">471</th><td><u>	{  11, 0x00b33, 0x011e6, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="472">472</th><td><u>	{  12, 0x00b33, 0x011e6, 0x1a014, 0x30287 },	\</u></td></tr>
<tr><th id="473">473</th><td><u>	{  13, 0x00b33, 0x011e7, 0x1a014, 0x30282 },	\</u></td></tr>
<tr><th id="474">474</th><td><u>	{  14, 0x00b33, 0x011e8, 0x1a014, 0x30284 },	\</u></td></tr>
<tr><th id="475">475</th><td><u>							\</u></td></tr>
<tr><th id="476">476</th><td><u>	{  36, 0x00b35, 0x11206, 0x26014, 0x30280 },	\</u></td></tr>
<tr><th id="477">477</th><td><u>	{  40, 0x00b34, 0x111a0, 0x26014, 0x30280 },	\</u></td></tr>
<tr><th id="478">478</th><td><u>	{  44, 0x00b34, 0x111a1, 0x26014, 0x30286 },	\</u></td></tr>
<tr><th id="479">479</th><td><u>	{  48, 0x00b34, 0x111a3, 0x26014, 0x30282 },	\</u></td></tr>
<tr><th id="480">480</th><td><u>	{  52, 0x00b34, 0x111a4, 0x26014, 0x30288 },	\</u></td></tr>
<tr><th id="481">481</th><td><u>	{  56, 0x00b34, 0x111a6, 0x26014, 0x30284 },	\</u></td></tr>
<tr><th id="482">482</th><td><u>	{  60, 0x00b34, 0x111a8, 0x26014, 0x30280 },	\</u></td></tr>
<tr><th id="483">483</th><td><u>	{  64, 0x00b34, 0x111a9, 0x26014, 0x30286 },	\</u></td></tr>
<tr><th id="484">484</th><td><u>							\</u></td></tr>
<tr><th id="485">485</th><td><u>	{ 100, 0x00b35, 0x11226, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="486">486</th><td><u>	{ 104, 0x00b35, 0x11228, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="487">487</th><td><u>	{ 108, 0x00b35, 0x1122a, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="488">488</th><td><u>	{ 112, 0x00b35, 0x1122c, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="489">489</th><td><u>	{ 116, 0x00b35, 0x1122e, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="490">490</th><td><u>	{ 120, 0x00b34, 0x111c0, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="491">491</th><td><u>	{ 124, 0x00b34, 0x111c1, 0x2e014, 0x30286 },	\</u></td></tr>
<tr><th id="492">492</th><td><u>	{ 128, 0x00b34, 0x111c3, 0x2e014, 0x30282 },	\</u></td></tr>
<tr><th id="493">493</th><td><u>	{ 132, 0x00b34, 0x111c4, 0x2e014, 0x30288 },	\</u></td></tr>
<tr><th id="494">494</th><td><u>	{ 136, 0x00b34, 0x111c6, 0x2e014, 0x30284 },	\</u></td></tr>
<tr><th id="495">495</th><td><u>	{ 140, 0x00b34, 0x111c8, 0x2e014, 0x30280 },	\</u></td></tr>
<tr><th id="496">496</th><td><u>							\</u></td></tr>
<tr><th id="497">497</th><td><u>	{ 149, 0x00b34, 0x111cb, 0x2e014, 0x30286 },	\</u></td></tr>
<tr><th id="498">498</th><td><u>	{ 153, 0x00b34, 0x111cd, 0x2e014, 0x30282 },	\</u></td></tr>
<tr><th id="499">499</th><td><u>	{ 157, 0x00b35, 0x11242, 0x2e014, 0x30285 },	\</u></td></tr>
<tr><th id="500">500</th><td><u>	{ 161, 0x00b35, 0x11244, 0x2e014, 0x30285 },	\</u></td></tr>
<tr><th id="501">501</th><td><u>	{ 165, 0x00b35, 0x11246, 0x2e014, 0x30285 }</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rt2661.c.html'>netbsd/sys/dev/ic/rt2661.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
