{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674907162756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674907162768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 28 17:29:22 2023 " "Processing started: Sat Jan 28 17:29:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674907162768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674907162768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674907162768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674907163334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674907163334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 Line_Follower.v(81) " "Verilog HDL Declaration information at Line_Follower.v(81): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 Line_Follower.v(82) " "Verilog HDL Declaration information at Line_Follower.v(82): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 Line_Follower.v(83) " "Verilog HDL Declaration information at Line_Follower.v(83): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f Line_Follower.v(15) " "Verilog HDL Declaration information at Line_Follower.v(15): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b Line_Follower.v(16) " "Verilog HDL Declaration information at Line_Follower.v(16): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f Line_Follower.v(17) " "Verilog HDL Declaration information at Line_Follower.v(17): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b Line_Follower.v(18) " "Verilog HDL Declaration information at Line_Follower.v(18): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674907176423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Follower " "Found entity 1: Line_Follower" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674907176425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674907176425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Line_Follower " "Elaborating entity \"Line_Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674907176469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch5 Line_Follower.v(77) " "Verilog HDL or VHDL warning at Line_Follower.v(77): object \"Data_ch5\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch6 Line_Follower.v(78) " "Verilog HDL or VHDL warning at Line_Follower.v(78): object \"Data_ch6\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch7 Line_Follower.v(79) " "Verilog HDL or VHDL warning at Line_Follower.v(79): object \"Data_ch7\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_dutycycle_threshold Line_Follower.v(97) " "Verilog HDL or VHDL warning at Line_Follower.v(97): object \"lower_dutycycle_threshold\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_dutycycle_threshold Line_Follower.v(98) " "Verilog HDL or VHDL warning at Line_Follower.v(98): object \"upper_dutycycle_threshold\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_dutycycle_threshold Line_Follower.v(99) " "Verilog HDL or VHDL warning at Line_Follower.v(99): object \"stop_dutycycle_threshold\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_dutycycle Line_Follower.v(109) " "Verilog HDL or VHDL warning at Line_Follower.v(109): object \"rw_dutycycle\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lw_dutycycle Line_Follower.v(110) " "Verilog HDL or VHDL warning at Line_Follower.v(110): object \"lw_dutycycle\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176470 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_action Line_Follower.v(122) " "Verilog HDL or VHDL warning at Line_Follower.v(122): object \"flag_action\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674907176471 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Line_Follower.v(45) " "Verilog HDL assignment warning at Line_Follower.v(45): truncated value with size 2 to match size of target (1)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176471 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Follower.v(393) " "Verilog HDL assignment warning at Line_Follower.v(393): truncated value with size 32 to match size of target (8)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176474 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Follower.v(417) " "Verilog HDL assignment warning at Line_Follower.v(417): truncated value with size 32 to match size of target (8)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176475 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Follower.v(451) " "Verilog HDL assignment warning at Line_Follower.v(451): truncated value with size 32 to match size of target (8)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176475 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Follower.v(489) " "Verilog HDL assignment warning at Line_Follower.v(489): truncated value with size 32 to match size of target (8)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176476 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(599) " "Verilog HDL assignment warning at Line_Follower.v(599): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176479 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(704) " "Verilog HDL assignment warning at Line_Follower.v(704): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674907176480 "|Line_Follower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/Line_Follower.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674907177465 "|Line_Follower|adc_chip_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674907177465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674907177554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674907178294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/output_files/Line_Follower.map.smsg " "Generated suppressed messages file C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Line_Follower/output_files/Line_Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674907178348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674907178556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674907178556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674907178696 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674907178696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674907178696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674907178696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674907178747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 28 17:29:38 2023 " "Processing ended: Sat Jan 28 17:29:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674907178747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674907178747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674907178747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674907178747 ""}
