// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices ADMX100x
 *
 * hdl_project: <admx100x/zed>
 *
 * Copyright (C) 2026 Analog Devices Inc.
 */
/dts-v1/;

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/iio/adc/adi,ad7768-1.h>

/ {
	vref: regulator-vref {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <4096000>;
		regulator-max-microvolt = <4096000>;
		regulator-always-on;
	};

	clocks {
		ad7768_1_mclk: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <16384000>;
		};
	};

	sync_trigger: triggers {
		compatible = "gpio-trigger";
		#trigger-source-cells = <0>;
		gpios = <&gpio0 95 GPIO_ACTIVE_LOW>;
	};

	one-bit-adc-dac@0 {
		compatible = "adi,one-bit-adc-dac";
		#address-cells = <1>;
		#size-cells = <0>;

		in-gpios = <&gpio0 88 GPIO_ACTIVE_HIGH>,
				   <&gpio0 92 GPIO_ACTIVE_HIGH>,
				   <&gpio0 94 GPIO_ACTIVE_HIGH>;
		out-gpios = <&gpio0 90 GPIO_ACTIVE_HIGH>,
					<&gpio0 91 GPIO_ACTIVE_HIGH>,
					<&gpio0 86 GPIO_ACTIVE_HIGH>,
					<&gpio0 93 GPIO_ACTIVE_HIGH>;
		channel@0 {
			reg = <0>;
			label = "admx100x_sync_mode";
		};
		channel@1 {
			reg = <1>;
			label = "admx100x_cal";
		};
		channel@2 {
			reg = <2>;
			label = "admx100x_trig";
		};
		channel@3 {
			reg = <3>;
			label = "admx100x_ready";
		};
		channel@4 {
			reg = <4>;
			label = "admx100x_valid";
		};
        channel@5 {
			reg = <5>;
			label = "admx100x_ot";
		};
        channel@6 {
			reg = <6>;
			label = "admx100x_dac_ldac";
		};
	};
};

&spi0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	admx100x: adc@0 {
		compatible = "adi,admx1001";
		reg = <0>;
		reset-gpios = <&gpio0 89 GPIO_ACTIVE_LOW>;
		spi-max-frequency = <20000000>;
	};
};

&fpga_axi {
	rx_dma: dma-controller@44a30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44a30000 0x1000>;
		#dma-cells = <1>;
		interrupt-parent = <&intc>;
		interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 16>;
	};

	spi_clock: clock-controller@44a70000 {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x44a70000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clkc 15>, <&clkc 16>;
		clock-names = "clkin1", "s_axi_aclk";
		clock-output-names = "spi-clock";
	};

	axi_spi_engine_0: spi@44a00000 {
		compatible = "adi,axi-spi-engine-1.00.a";
		reg = <0x44a00000 0x1000>;
		interrupt-parent = <&intc>;
		interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15 &spi_clock>;
		clock-names = "s_axi_aclk", "spi_clk";
		num-cs = <1>;

		// Offload mode
		trigger-sources = <&adaq7768_1 AD7768_TRIGGER_SOURCE_DRDY>;
		dmas = <&rx_dma 0>;
		dma-names = "offload0-rx";
		// Offload mode

		#address-cells = <0x1>;
		#size-cells = <0x0>;

		adaq7768_1: adc@0 {
			compatible = "adi,adaq7768-1";
			reg = <0>;
			spi-max-frequency = <20000000>;
			spi-cpol;
			spi-cpha;
			vref-supply = <&vref>;
			gpio-controller;
			interrupts = <97 IRQ_TYPE_EDGE_RISING>;
            		interrupt-parent = <&gpio0>;
			adi,sync-in-gpios = <&gpio0 95 GPIO_ACTIVE_LOW>;
			trigger-sources = <&sync_trigger>;
			reset-gpios = <&gpio0 96 GPIO_ACTIVE_LOW>;
			clocks = <&ad7768_1_mclk>;
			clock-names = "mclk";
			#trigger-source-cells = <1>;

			#io-channel-cells = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			regulators {
				vcm_reg: vcm-output {
					regulator-name = "ad7768-1-vcm";
				};
			};

			channel@0 {
				reg = <0>;
				label = "channel_0";
			};
		};
	};
};
