// Seed: 1470218037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  logic [7:0] id_10 = id_2;
  assign id_9 = -1 ? id_10[-1 :-1'h0&&1'b0] : -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  output wire id_3;
  inout reg id_2;
  inout reg id_1;
  localparam time id_5 = 1;
  always @(posedge -1 or negedge id_5) begin : LABEL_0
    id_2 <= id_1;
    id_1 = id_1;
    if (-1'h0) id_2 <= #id_4{-1, -1'b0 == -1'b0 + -1};
  end
  assign id_4[-1] = 1;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6,
      id_5,
      id_5
  );
endmodule
