name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0 loc=>  SLICE_X80Y228 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__0 loc=>  SLICE_X80Y230 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__1 loc=>  SLICE_X80Y228 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__10 loc=>  SLICE_X80Y230 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__11 loc=>  SLICE_X80Y228 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__12 loc=>  SLICE_X80Y230 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__13 loc=>  SLICE_X80Y228 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__14 loc=>  SLICE_X80Y230 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__2 loc=>  SLICE_X80Y230 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__3 loc=>  SLICE_X80Y228 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__4 loc=>  SLICE_X80Y230 bel=>  SLICEM.C5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__5 loc=>  SLICE_X80Y228 bel=>  SLICEM.C5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__6 loc=>  SLICE_X80Y230 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__7 loc=>  SLICE_X80Y228 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__8 loc=>  SLICE_X80Y230 bel=>  SLICEM.A5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_15_0_0__9 loc=>  SLICE_X80Y228 bel=>  SLICEM.A5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0 loc=>  SLICE_X80Y229 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__0 loc=>  SLICE_X80Y229 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__1 loc=>  SLICE_X80Y229 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__2 loc=>  SLICE_X80Y229 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__3 loc=>  SLICE_X80Y229 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__4 loc=>  SLICE_X80Y229 bel=>  SLICEM.C5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__5 loc=>  SLICE_X80Y229 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_31_0_0__6 loc=>  SLICE_X80Y229 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0 loc=>  SLICE_X133Y6 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r1_0_1_1_1 loc=>  SLICE_X123Y1 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_0_0 loc=>  SLICE_X123Y1 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_1_1 loc=>  SLICE_X123Y1 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_15_0_0 loc=>  SLICE_X116Y2 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_15_1_1 loc=>  SLICE_X116Y2 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r2_0_15_1_1 loc=>  SLICE_X116Y2 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0 loc=>  SLICE_X110Y56 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1 loc=>  SLICE_X110Y56 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2 loc=>  SLICE_X110Y56 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3 loc=>  SLICE_X110Y56 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4 loc=>  SLICE_X110Y56 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5 loc=>  SLICE_X110Y56 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6 loc=>  SLICE_X110Y56 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_7_7 loc=>  SLICE_X110Y56 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_8_8 loc=>  SLICE_X110Y59 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_9_9 loc=>  SLICE_X110Y59 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_0_0 loc=>  SLICE_X116Y90 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_10_10 loc=>  SLICE_X116Y90 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_11_11 loc=>  SLICE_X116Y90 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_12_12 loc=>  SLICE_X116Y90 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_13_13 loc=>  SLICE_X116Y90 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_14_14 loc=>  SLICE_X116Y90 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_15_15 loc=>  SLICE_X116Y90 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_16_16 loc=>  SLICE_X116Y90 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_17_17 loc=>  SLICE_X115Y90 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_18_18 loc=>  SLICE_X115Y90 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_19_19 loc=>  SLICE_X115Y90 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_1_1 loc=>  SLICE_X115Y90 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_20_20 loc=>  SLICE_X115Y90 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_21_21 loc=>  SLICE_X115Y90 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_22_22 loc=>  SLICE_X115Y90 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_23_23 loc=>  SLICE_X115Y90 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_24_24 loc=>  SLICE_X116Y89 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_2_2 loc=>  SLICE_X116Y89 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_3_3 loc=>  SLICE_X116Y89 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_4_4 loc=>  SLICE_X116Y89 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_5_5 loc=>  SLICE_X116Y89 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_6_6 loc=>  SLICE_X116Y89 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_7_7 loc=>  SLICE_X116Y89 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_8_8 loc=>  SLICE_X116Y89 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_9_9 loc=>  SLICE_X116Y91 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg_0_3_0_0 loc=>  SLICE_X133Y83 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wcp_chn_q_reg_0_15_0_0 loc=>  SLICE_X139Y79 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wcp_eor_q_reg_0_15_0_0 loc=>  SLICE_X139Y79 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0 loc=>  SLICE_X92Y49 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__0 loc=>  SLICE_X92Y49 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__1 loc=>  SLICE_X92Y49 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__2 loc=>  SLICE_X92Y49 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__3 loc=>  SLICE_X92Y49 bel=>  SLICEM.D6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__4 loc=>  SLICE_X92Y49 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__5 loc=>  SLICE_X92Y49 bel=>  SLICEM.B6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_63_0_0__6 loc=>  SLICE_X92Y49 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0 loc=>  SLICE_X101Y84 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__0 loc=>  SLICE_X101Y84 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__1 loc=>  SLICE_X101Y84 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__2 loc=>  SLICE_X101Y84 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__3 loc=>  SLICE_X101Y84 bel=>  SLICEM.D6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__4 loc=>  SLICE_X101Y84 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__5 loc=>  SLICE_X101Y84 bel=>  SLICEM.B6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_63_0_0__6 loc=>  SLICE_X101Y84 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0 loc=>  SLICE_X101Y60 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__0 loc=>  SLICE_X101Y60 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__1 loc=>  SLICE_X101Y60 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__2 loc=>  SLICE_X101Y60 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__3 loc=>  SLICE_X101Y60 bel=>  SLICEM.D6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__4 loc=>  SLICE_X101Y60 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__5 loc=>  SLICE_X101Y60 bel=>  SLICEM.B6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_63_0_0__6 loc=>  SLICE_X101Y60 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0 loc=>  SLICE_X116Y53 bel=>  SLICEM.H6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_1_1 loc=>  SLICE_X116Y53 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_2_2 loc=>  SLICE_X116Y53 bel=>  SLICEM.F6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_3_3 loc=>  SLICE_X116Y53 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_4_4 loc=>  SLICE_X116Y53 bel=>  SLICEM.D6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_5_5 loc=>  SLICE_X116Y53 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_6_6 loc=>  SLICE_X116Y53 bel=>  SLICEM.B6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_7_7 loc=>  SLICE_X116Y53 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_8_8 loc=>  SLICE_X115Y54 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0 loc=>  SLICE_X80Y226 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__0 loc=>  SLICE_X80Y226 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__1 loc=>  SLICE_X80Y226 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__2 loc=>  SLICE_X80Y226 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__3 loc=>  SLICE_X80Y227 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__4 loc=>  SLICE_X80Y227 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__5 loc=>  SLICE_X80Y227 bel=>  SLICEM.C6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_fw_U0/source_V_U/Hidden_Layer_fw_svdy_ram_U/ram_reg_0_63_0_0__6 loc=>  SLICE_X80Y227 bel=>  SLICEM.A6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_0_0 loc=>  SLICE_X110Y99 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_1_1 loc=>  SLICE_X110Y99 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_2_2 loc=>  SLICE_X110Y99 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_3_3 loc=>  SLICE_X110Y99 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_4_4 loc=>  SLICE_X110Y99 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_5_5 loc=>  SLICE_X110Y99 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_6_6 loc=>  SLICE_X110Y99 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/axi_world_U/process_action_ax0iy_ram_U/ram_reg_0_15_7_7 loc=>  SLICE_X110Y99 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0 loc=>  SLICE_X92Y51 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__0 loc=>  SLICE_X92Y50 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__1 loc=>  SLICE_X92Y51 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__10 loc=>  SLICE_X92Y50 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__11 loc=>  SLICE_X92Y51 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__12 loc=>  SLICE_X92Y50 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__13 loc=>  SLICE_X92Y51 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__14 loc=>  SLICE_X92Y50 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__2 loc=>  SLICE_X92Y50 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__3 loc=>  SLICE_X92Y51 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__4 loc=>  SLICE_X92Y50 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__5 loc=>  SLICE_X92Y51 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__6 loc=>  SLICE_X92Y50 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__7 loc=>  SLICE_X92Y51 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__8 loc=>  SLICE_X92Y50 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_15_0_0__9 loc=>  SLICE_X92Y51 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0 loc=>  SLICE_X92Y48 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__0 loc=>  SLICE_X92Y48 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__1 loc=>  SLICE_X92Y48 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__2 loc=>  SLICE_X92Y48 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__3 loc=>  SLICE_X92Y48 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__4 loc=>  SLICE_X92Y48 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__5 loc=>  SLICE_X92Y48 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Hidden_Layer_bw_U0/source_V_U/Hidden_Layer_bw_sKfY_ram_U/ram_reg_0_31_0_0__6 loc=>  SLICE_X92Y48 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0 loc=>  SLICE_X101Y86 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__0 loc=>  SLICE_X101Y86 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__1 loc=>  SLICE_X101Y86 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__2 loc=>  SLICE_X101Y86 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__3 loc=>  SLICE_X101Y86 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__4 loc=>  SLICE_X101Y86 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__5 loc=>  SLICE_X101Y86 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_15_0_0__6 loc=>  SLICE_X101Y86 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0 loc=>  SLICE_X101Y85 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__0 loc=>  SLICE_X101Y85 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__1 loc=>  SLICE_X101Y85 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__2 loc=>  SLICE_X101Y85 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__3 loc=>  SLICE_X101Y85 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__4 loc=>  SLICE_X101Y85 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__5 loc=>  SLICE_X101Y85 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/grp_Many_Kernels_BLSTM_fu_372/grp_Single_Kernel_BLSTM_fu_90/Output_Layer_U0/input_fw_V_U/Output_Layer_inpuQgW_ram_U/ram_reg_0_31_0_0__6 loc=>  SLICE_X101Y85 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0 loc=>  SLICE_X101Y62 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__0 loc=>  SLICE_X101Y61 bel=>  SLICEM.H6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__1 loc=>  SLICE_X101Y62 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__10 loc=>  SLICE_X101Y61 bel=>  SLICEM.H5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__11 loc=>  SLICE_X101Y62 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__12 loc=>  SLICE_X101Y61 bel=>  SLICEM.G6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__13 loc=>  SLICE_X101Y62 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__14 loc=>  SLICE_X101Y61 bel=>  SLICEM.G5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__2 loc=>  SLICE_X101Y61 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__3 loc=>  SLICE_X101Y62 bel=>  SLICEM.F6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__4 loc=>  SLICE_X101Y61 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__5 loc=>  SLICE_X101Y62 bel=>  SLICEM.F5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__6 loc=>  SLICE_X101Y61 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__7 loc=>  SLICE_X101Y62 bel=>  SLICEM.E6LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__8 loc=>  SLICE_X101Y61 bel=>  SLICEM.E5LUT
name=> design_1_i/hls_action_0/inst/grp_process_action_fu_173/vecPredictedStringIn_2_U/process_action_veZio_ram_U/ram_reg_0_15_0_0__9 loc=>  SLICE_X101Y62 bel=>  SLICEM.E5LUT
