// Seed: 971725583
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    output tri1  id_2,
    input  wand  id_3,
    output logic id_4,
    input  logic id_5,
    output wor   id_6,
    output logic id_7,
    input  logic id_8,
    input  logic id_9,
    output logic id_10,
    input  logic id_11
    , id_19,
    input  logic id_12,
    input  wor   id_13,
    output logic id_14,
    output uwire id_15,
    input  logic id_16,
    output logic id_17
);
  always @(posedge 1) begin
    if (id_13 - id_8) begin
      {id_0, id_5 #(
          .id_19(1'b0),
          .id_0 (1),
          .id_16(~id_12),
          .id_12(1),
          .id_8 (1'h0)
      )} += 1;
      return id_11;
    end else begin
      disable id_0;
      id_6 = id_13;
      id_7 <= id_12;
      id_4 <= 1;
      if (id_9) begin
        if (1 + 1) begin
          id_10 <= 1;
          id_14 <= id_9;
          #1;
          id_14.id_11 = 'b0 >= id_5;
          $display(id_16, id_0);
          id_10 <= id_8;
        end
      end
      fork
        #1 id_6 = 1;
        begin
          disable id_8;
        end
      join_none
      id_14 = 1;
      id_17 <= id_0;
    end
  end
  module_0(
      id_3, id_13, id_6, id_3, id_1
  );
  wire id_20;
endmodule
