0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/AESL_axi_master_DATA_A.v,1541697716,systemVerilog,,,,AESL_axi_master_DATA_A,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/AESL_axi_master_DATA_B.v,1541697716,systemVerilog,,,,AESL_axi_master_DATA_B,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/AESL_axi_master_DATA_C.v,1541697716,systemVerilog,,,,AESL_axi_master_DATA_C,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/AESL_axi_master_DATA_D.v,1541697716,systemVerilog,,,,AESL_axi_master_DATA_D,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/AESL_axi_slave_AXILiteS.v,1541697716,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1.autotb.v,1541697716,systemVerilog,,,,apatb_convolution1_top,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1.v,1541697562,systemVerilog,,,,convolution1,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_AXILiteS_s_axi.v,1541697568,systemVerilog,,,,convolution1_AXILiteS_s_axi,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_DATA_A_m_axi.v,1541697568,systemVerilog,,,,convolution1_DATA_A_m_axi;convolution1_DATA_A_m_axi_buffer;convolution1_DATA_A_m_axi_decoder;convolution1_DATA_A_m_axi_fifo;convolution1_DATA_A_m_axi_read;convolution1_DATA_A_m_axi_reg_slice;convolution1_DATA_A_m_axi_throttl;convolution1_DATA_A_m_axi_write,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_DATA_B_m_axi.v,1541697568,systemVerilog,,,,convolution1_DATA_B_m_axi;convolution1_DATA_B_m_axi_buffer;convolution1_DATA_B_m_axi_decoder;convolution1_DATA_B_m_axi_fifo;convolution1_DATA_B_m_axi_read;convolution1_DATA_B_m_axi_reg_slice;convolution1_DATA_B_m_axi_throttl;convolution1_DATA_B_m_axi_write,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_DATA_C_m_axi.v,1541697568,systemVerilog,,,,convolution1_DATA_C_m_axi;convolution1_DATA_C_m_axi_buffer;convolution1_DATA_C_m_axi_decoder;convolution1_DATA_C_m_axi_fifo;convolution1_DATA_C_m_axi_read;convolution1_DATA_C_m_axi_reg_slice;convolution1_DATA_C_m_axi_throttl;convolution1_DATA_C_m_axi_write,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_DATA_D_m_axi.v,1541697568,systemVerilog,,,,convolution1_DATA_D_m_axi;convolution1_DATA_D_m_axi_buffer;convolution1_DATA_D_m_axi_decoder;convolution1_DATA_D_m_axi_fifo;convolution1_DATA_D_m_axi_read;convolution1_DATA_D_m_axi_reg_slice;convolution1_DATA_D_m_axi_throttl;convolution1_DATA_D_m_axi_write,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_c1_b.v,1541697568,systemVerilog,,,,convolution1_c1_b;convolution1_c1_b_ram,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_c1_i_0.v,1541697568,systemVerilog,,,,convolution1_c1_i_0;convolution1_c1_i_0_ram,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_c1_o.v,1541697568,systemVerilog,,,,convolution1_c1_o;convolution1_c1_o_ram,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_c1_w_0.v,1541697568,systemVerilog,,,,convolution1_c1_w_0;convolution1_c1_w_0_ram,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_faddbkb.v,1541697567,systemVerilog,,,,convolution1_faddbkb,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/convolution1_fmulcud.v,1541697568,systemVerilog,,,,convolution1_fmulcud,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/ip/xil_defaultlib/convolution1_ap_fadd_3_full_dsp_32.vhd,1541697733,vhdl,,,,convolution1_ap_fadd_3_full_dsp_32,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/anges/Documents/UIUC/ECE_527/ece527/mp4/lenet_conv1/lenet_accelerator/sim/verilog/ip/xil_defaultlib/convolution1_ap_fmul_2_max_dsp_32.vhd,1541697736,vhdl,,,,convolution1_ap_fmul_2_max_dsp_32,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
