// Seed: 2843272844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  always #(1) {-1, -1} = id_11;
  wire id_12;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1 = 1'd0;
  wire id_4;
endmodule
