<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 1991-2013 Altera Corporation<br>
-- Your use of Altera Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Altera Program License <br>
-- Subscription Agreement, Altera MegaCore Function License <br>
-- Agreement, or other applicable license agreement, including, <br>
-- without limitation, that your use is for the sole purpose of <br>
-- programming logic devices manufactured by Altera and sold by <br>
-- Altera or its authorized distributors.  Please refer to the <br>
-- applicable agreement for further details.<br>
<P> --Y1__locked is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked at PLL_1
<P><A NAME="Y1__locked">Y1__locked</A> = PLL.LOCKED(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());

<P> --Y1__clk0 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 at PLL_1
<P><A NAME="Y1__clk0">Y1__clk0</A> = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());

<P> --Y1__clk1 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 at PLL_1
<P><A NAME="Y1__clk1">Y1__clk1</A> = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());

<P> --Y1__clk2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 at PLL_1
<P><A NAME="Y1__clk2">Y1__clk2</A> = PLL.CLK2(.ENA(), .CLKSWITCH(), .ARESET(!<A HREF="#_RST">_RST</A>), .PFDENA(), .INCLK(<A HREF="#SCLK">SCLK</A>), .INCLK());


<P> --P4_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y8
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
<P> --Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[0]">P4_q_b[0]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[0];

<P> --P4_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[7]">P4_q_b[7]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[7];

<P> --P4_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[6]">P4_q_b[6]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[6];

<P> --P4_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[5]">P4_q_b[5]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[5];

<P> --P4_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[4]">P4_q_b[4]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[4];

<P> --P4_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[3]">P4_q_b[3]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[3];

<P> --P4_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[2]">P4_q_b[2]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[2];

<P> --P4_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y8
<P><A NAME="P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L10">G1L10</A>, <A HREF="#G1L9">G1L9</A>, <A HREF="#G1L8">G1L8</A>, <A HREF="#G1L7">G1L7</A>, <A HREF="#G1L6">G1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1L3">G1L3</A>);
<P><A NAME="P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_data_in">P4_q_b[0]_PORT_A_data_in</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_address">P4_q_b[0]_PORT_A_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_address">P4_q_b[0]_PORT_B_address</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LLWS">N1_LLWS</A>;
<P><A NAME="P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_A_write_enable">P4_q_b[0]_PORT_A_write_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P4_q_b[0]_PORT_B_read_enable">P4_q_b[0]_PORT_B_read_enable</A>, P4_q_b[0]_clock_0, , , );
<P><A NAME="P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P4_q_b[0]_PORT_A_data_in_reg">P4_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P4_q_b[0]_PORT_A_address_reg">P4_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_address_reg">P4_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P4_q_b[0]_PORT_A_write_enable_reg">P4_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P4_q_b[0]_PORT_B_read_enable_reg">P4_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P4_q_b[0]_clock_0">P4_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P4_q_b[1]">P4_q_b[1]</A> = <A HREF="#P4_q_b[0]_PORT_B_data_out">P4_q_b[0]_PORT_B_data_out</A>[1];


<P> --P2_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y6
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
<P> --Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[0]">P2_q_b[0]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[0];

<P> --P2_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[7]">P2_q_b[7]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[7];

<P> --P2_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[6]">P2_q_b[6]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[6];

<P> --P2_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[5]">P2_q_b[5]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[5];

<P> --P2_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[4]">P2_q_b[4]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[4];

<P> --P2_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[3]">P2_q_b[3]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[3];

<P> --P2_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[2]">P2_q_b[2]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[2];

<P> --P2_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y6
<P><A NAME="P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L34">G1L34</A>, <A HREF="#G1L33">G1L33</A>, <A HREF="#G1L32">G1L32</A>, <A HREF="#G1L31">G1L31</A>, <A HREF="#G1L30">G1L30</A>, <A HREF="#G1L29">G1L29</A>, <A HREF="#G1L28">G1L28</A>, <A HREF="#G1L27">G1L27</A>);
<P><A NAME="P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_data_in">P2_q_b[0]_PORT_A_data_in</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_address">P2_q_b[0]_PORT_A_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_address">P2_q_b[0]_PORT_B_address</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UMWS">N1_UMWS</A>;
<P><A NAME="P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_A_write_enable">P2_q_b[0]_PORT_A_write_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P2_q_b[0]_PORT_B_read_enable">P2_q_b[0]_PORT_B_read_enable</A>, P2_q_b[0]_clock_0, , , );
<P><A NAME="P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P2_q_b[0]_PORT_A_data_in_reg">P2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P2_q_b[0]_PORT_A_address_reg">P2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_address_reg">P2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P2_q_b[0]_PORT_A_write_enable_reg">P2_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P2_q_b[0]_PORT_B_read_enable_reg">P2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P2_q_b[0]_clock_0">P2_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P2_q_b[1]">P2_q_b[1]</A> = <A HREF="#P2_q_b[0]_PORT_B_data_out">P2_q_b[0]_PORT_B_data_out</A>[1];


<P> --P3_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y7
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
<P> --Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[0]">P3_q_b[0]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[0];

<P> --P3_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[7]">P3_q_b[7]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[7];

<P> --P3_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[6]">P3_q_b[6]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[6];

<P> --P3_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[5]">P3_q_b[5]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[5];

<P> --P3_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[4]">P3_q_b[4]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[4];

<P> --P3_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[3]">P3_q_b[3]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[3];

<P> --P3_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[2]">P3_q_b[2]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[2];

<P> --P3_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y7
<P><A NAME="P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L26">G1L26</A>, <A HREF="#G1L24">G1L24</A>, <A HREF="#G1L22">G1L22</A>, <A HREF="#G1L20">G1L20</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#G1L16">G1L16</A>, <A HREF="#G1L14">G1L14</A>, <A HREF="#G1L12">G1L12</A>);
<P><A NAME="P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_data_in">P3_q_b[0]_PORT_A_data_in</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_address">P3_q_b[0]_PORT_A_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_address">P3_q_b[0]_PORT_B_address</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_LMWS">N1_LMWS</A>;
<P><A NAME="P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_A_write_enable">P3_q_b[0]_PORT_A_write_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P3_q_b[0]_PORT_B_read_enable">P3_q_b[0]_PORT_B_read_enable</A>, P3_q_b[0]_clock_0, , , );
<P><A NAME="P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P3_q_b[0]_PORT_A_data_in_reg">P3_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P3_q_b[0]_PORT_A_address_reg">P3_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_address_reg">P3_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P3_q_b[0]_PORT_A_write_enable_reg">P3_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P3_q_b[0]_PORT_B_read_enable_reg">P3_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P3_q_b[0]_clock_0">P3_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P3_q_b[1]">P3_q_b[1]</A> = <A HREF="#P3_q_b[0]_PORT_B_data_out">P3_q_b[0]_PORT_B_data_out</A>[1];


<P> --P1_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y5
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
<P> --Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[0]">P1_q_b[0]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[0];

<P> --P1_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[7]">P1_q_b[7]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[7];

<P> --P1_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[6]">P1_q_b[6]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[6];

<P> --P1_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[5]">P1_q_b[5]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[5];

<P> --P1_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[4]">P1_q_b[4]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[4];

<P> --P1_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[3]">P1_q_b[3]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[3];

<P> --P1_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[2]">P1_q_b[2]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[2];

<P> --P1_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y5
<P><A NAME="P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#G1L42">G1L42</A>, <A HREF="#G1L41">G1L41</A>, <A HREF="#G1L40">G1L40</A>, <A HREF="#G1L39">G1L39</A>, <A HREF="#G1L38">G1L38</A>, <A HREF="#G1L37">G1L37</A>, <A HREF="#G1L36">G1L36</A>, <A HREF="#G1L35">G1L35</A>);
<P><A NAME="P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_data_in">P1_q_b[0]_PORT_A_data_in</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>, <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>, <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_address">P1_q_b[0]_PORT_A_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>, <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>, <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A>);
<P><A NAME="P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_address">P1_q_b[0]_PORT_B_address</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#N1_UUWS">N1_UUWS</A>;
<P><A NAME="P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_A_write_enable">P1_q_b[0]_PORT_A_write_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#P1_q_b[0]_PORT_B_read_enable">P1_q_b[0]_PORT_B_read_enable</A>, P1_q_b[0]_clock_0, , , );
<P><A NAME="P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L125">A1L125</A>);
<P><A NAME="P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#P1_q_b[0]_PORT_A_data_in_reg">P1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#P1_q_b[0]_PORT_A_address_reg">P1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_address_reg">P1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#P1_q_b[0]_PORT_A_write_enable_reg">P1_q_b[0]_PORT_A_write_enable_reg</A>, <A HREF="#P1_q_b[0]_PORT_B_read_enable_reg">P1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#P1_q_b[0]_clock_0">P1_q_b[0]_clock_0</A>, , , , , );
<P><A NAME="P1_q_b[1]">P1_q_b[1]</A> = <A HREF="#P1_q_b[0]_PORT_B_data_out">P1_q_b[0]_PORT_B_data_out</A>[1];


<P> --HB1_INT_O_ is registers:u_registers|registers_istr:u_registers_istr|INT_O_ at LCFF_X13_Y8_N13
<P><A NAME="HB1_INT_O_">HB1_INT_O_</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  , <A HREF="#HB1_INT">HB1_INT</A>,  ,  , VCC);


<P> --D1_BGACK is CPU_SM:u_CPU_SM|BGACK at LCFF_X19_Y6_N19
<P><A NAME="D1_BGACK">D1_BGACK</A> = DFFEAS(<A HREF="#R1L3">R1L3</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at LCFF_X19_Y6_N17
<P><A NAME="D1_SIZE1">D1_SIZE1</A> = DFFEAS(<A HREF="#R1L66">R1L66</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --A1L150 is _SIZ1~0 at LCCOMB_X19_Y6_N28
<P><A NAME="A1L150">A1L150</A> = (!<A HREF="#D1_BGACK">D1_BGACK</A>) # (!<A HREF="#D1_SIZE1">D1_SIZE1</A>);


<P> --JB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at LCFF_X21_Y8_N3
<P><A NAME="JB1_REG_DSK_">JB1_REG_DSK_</A> = DFFEAS(<A HREF="#JB1L4">JB1L4</A>, GLOBAL(<A HREF="#Y1L2">Y1L2</A>), !<A HREF="#A1L127">A1L127</A>,  ,  ,  ,  ,  ,  );


<P> --F1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at LCFF_X17_Y7_N23
<P><A NAME="F1_nLS2CPU">F1_nLS2CPU</A> = DFFEAS(<A HREF="#F1L24">F1L24</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), !<A HREF="#A1L127">A1L127</A>,  ,  ,  ,  ,  ,  );


<P> --A1L83 is DSACK_O~0 at LCCOMB_X21_Y8_N24
<P><A NAME="A1L83">A1L83</A> = (!<A HREF="#F1_nLS2CPU">F1_nLS2CPU</A> & !<A HREF="#JB1_REG_DSK_">JB1_REG_DSK_</A>);


<P> --D1_BREQ is CPU_SM:u_CPU_SM|BREQ at LCFF_X20_Y7_N17
<P><A NAME="D1_BREQ">D1_BREQ</A> = DFFEAS(<A HREF="#R1L68">R1L68</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at LCFF_X21_Y6_N21
<P><A NAME="F1_DACK_o">F1_DACK_o</A> = DFFEAS(<A HREF="#Z1L7">Z1L7</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --F1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at LCFF_X21_Y7_N27
<P><A NAME="F1_SCSI_CS_o">F1_SCSI_CS_o</A> = DFFEAS(<A HREF="#Z1_WideOr30">Z1_WideOr30</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --GB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at LCFF_X13_Y8_N17
<P><A NAME="GB1_CNTR_O[4]">GB1_CNTR_O[4]</A> = DFFEAS(<A HREF="#GB1L7">GB1L7</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --F1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at LCFF_X21_Y7_N15
<P><A NAME="F1_RE_o">F1_RE_o</A> = DFFEAS(<A HREF="#Z1L20">Z1L20</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --A1L140 is _IOR~0 at LCCOMB_X21_Y7_N4
<P><A NAME="A1L140">A1L140</A> = (<A HREF="#GB1_CNTR_O[4]">GB1_CNTR_O[4]</A>) # (<A HREF="#F1_RE_o">F1_RE_o</A>);


<P> --F1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at LCFF_X21_Y7_N19
<P><A NAME="F1_WE_o">F1_WE_o</A> = DFFEAS(<A HREF="#Z1L18">Z1L18</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --A1L142 is _IOW~0 at LCCOMB_X21_Y7_N28
<P><A NAME="A1L142">A1L142</A> = (<A HREF="#GB1_CNTR_O[4]">GB1_CNTR_O[4]</A>) # (<A HREF="#F1_WE_o">F1_WE_o</A>);


<P> --GB1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0 at LCCOMB_X20_Y8_N30
<P><A NAME="GB1L9">GB1L9</A> = (!<A HREF="#A1L127">A1L127</A> & !<A HREF="#_CS">_CS</A>);


<P> --GB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at LCFF_X13_Y8_N21
<P><A NAME="GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> = DFFEAS(<A HREF="#GB1L3">GB1L3</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --A1L145 is _LED_RD~0 at LCCOMB_X20_Y8_N8
<P><A NAME="A1L145">A1L145</A> = (<A HREF="#D1_BGACK">D1_BGACK</A> & (!<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>)) # (!<A HREF="#D1_BGACK">D1_BGACK</A> & (((!<A HREF="#GB1L9">GB1L9</A>) # (!<A HREF="#A1L123">A1L123</A>))));


<P> --A1L147 is _LED_WR~0 at LCCOMB_X20_Y8_N20
<P><A NAME="A1L147">A1L147</A> = (<A HREF="#D1_BGACK">D1_BGACK</A> & (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>)) # (!<A HREF="#D1_BGACK">D1_BGACK</A> & (((<A HREF="#A1L123">A1L123</A>) # (!<A HREF="#GB1L9">GB1L9</A>))));


<P> --G1L2 is datapath:u_datapath|DOEL_~0 at LCCOMB_X20_Y8_N12
<P><A NAME="G1L2">G1L2</A> = (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> & <A HREF="#D1_BGACK">D1_BGACK</A>);


<P> --G1_DATA_OE_ is datapath:u_datapath|DATA_OE_ at LCCOMB_X20_Y8_N2
<P><A NAME="G1_DATA_OE_">G1_DATA_OE_</A> = (<A HREF="#G1L2">G1L2</A>) # ((!<A HREF="#A1L138">A1L138</A> & (<A HREF="#A1L123">A1L123</A> & !<A HREF="#_CS">_CS</A>)));


<P> --A1L96 is PDATA_OE_~0 at LCCOMB_X21_Y6_N0
<P><A NAME="A1L96">A1L96</A> = (<A HREF="#F1_DACK_o">F1_DACK_o</A>) # (<A HREF="#F1_SCSI_CS_o">F1_SCSI_CS_o</A>);


<P> --GB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at LCFF_X13_Y8_N29
<P><A NAME="GB1_CNTR_O[2]">GB1_CNTR_O[2]</A> = DFFEAS(<A HREF="#GB1L5">GB1L5</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --HB1_INT is registers:u_registers|registers_istr:u_registers_istr|INT at LCCOMB_X13_Y8_N4
<P><A NAME="HB1_INT">HB1_INT</A> = (!<A HREF="#INTA">INTA</A>) # (!<A HREF="#GB1_CNTR_O[2]">GB1_CNTR_O[2]</A>);


<P> --D1_STATE[0] is CPU_SM:u_CPU_SM|STATE[0] at LCFF_X19_Y6_N1
<P><A NAME="D1_STATE[0]">D1_STATE[0]</A> = DFFEAS(<A HREF="#S1L6">S1L6</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_STATE[1] is CPU_SM:u_CPU_SM|STATE[1] at LCFF_X19_Y6_N31
<P><A NAME="D1_STATE[1]">D1_STATE[1]</A> = DFFEAS(<A HREF="#T1L8">T1L8</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_STATE[3] is CPU_SM:u_CPU_SM|STATE[3] at LCFF_X19_Y6_N9
<P><A NAME="D1_STATE[3]">D1_STATE[3]</A> = DFFEAS(<A HREF="#V1L10">V1L10</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_STATE[2] is CPU_SM:u_CPU_SM|STATE[2] at LCFF_X18_Y7_N19
<P><A NAME="D1_STATE[2]">D1_STATE[2]</A> = DFFEAS(<A HREF="#U1L10">U1L10</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at LCFF_X18_Y7_N15
<P><A NAME="D1_BGRANT_">D1_BGRANT_</A> = DFFEAS(<A HREF="#D1L3">D1L3</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at LCFF_X17_Y6_N3
<P><A NAME="D1_nCYCLEDONE">D1_nCYCLEDONE</A> = DFFEAS(<A HREF="#D1L40">D1L40</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_STATE[4] is CPU_SM:u_CPU_SM|STATE[4] at LCFF_X18_Y7_N25
<P><A NAME="D1_STATE[4]">D1_STATE[4]</A> = DFFEAS(<A HREF="#W1L10">W1L10</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --R1L1 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~0 at LCCOMB_X17_Y7_N20
<P><A NAME="R1L1">R1L1</A> = (<A HREF="#D1_STATE[4]">D1_STATE[4]</A>) # ((<A HREF="#D1_BGRANT_">D1_BGRANT_</A> & (<A HREF="#D1_nCYCLEDONE">D1_nCYCLEDONE</A> & !<A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L2 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~1 at LCCOMB_X18_Y7_N22
<P><A NAME="R1L2">R1L2</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & ((<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & ((!<A HREF="#D1_STATE[1]">D1_STATE[1]</A>) # (!<A HREF="#R1L1">R1L1</A>))) # (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & ((<A HREF="#R1L1">R1L1</A>) # (<A HREF="#D1_STATE[1]">D1_STATE[1]</A>))))) # (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & ((<A HREF="#D1_STATE[2]">D1_STATE[2]</A>) # ((<A HREF="#R1L1">R1L1</A> & <A HREF="#D1_STATE[1]">D1_STATE[1]</A>))));


<P> --R1L3 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2 at LCCOMB_X19_Y6_N18
<P><A NAME="R1L3">R1L3</A> = (<A HREF="#R1L2">R1L2</A>) # (<A HREF="#D1_STATE[0]">D1_STATE[0]</A>);


<P> --F1_CRESET_ is SCSI_SM:u_SCSI_SM|CRESET_ at LCFF_X21_Y8_N5
<P><A NAME="F1_CRESET_">F1_CRESET_</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  , <A HREF="#Y1__locked">Y1__locked</A>,  ,  , VCC);


<P> --R1L59 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0 at LCCOMB_X19_Y5_N22
<P><A NAME="R1L59">R1L59</A> = (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> $ (<A HREF="#D1_STATE[2]">D1_STATE[2]</A>))));


<P> --R1L12 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0 at LCCOMB_X19_Y5_N18
<P><A NAME="R1L12">R1L12</A> = (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & !<A HREF="#D1_STATE[3]">D1_STATE[3]</A>);


<P> --R1L13 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1 at LCCOMB_X19_Y5_N4
<P><A NAME="R1L13">R1L13</A> = (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#R1L12">R1L12</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & !<A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L60 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~0 at LCCOMB_X18_Y6_N18
<P><A NAME="R1L60">R1L60</A> = (<A HREF="#_STERM">_STERM</A> & (((!<A HREF="#R1L13">R1L13</A>)))) # (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#D1_STATE[3]">D1_STATE[3]</A>) # ((!<A HREF="#R1L59">R1L59</A>))));


<P> --D1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at LCFF_X17_Y6_N7
<P><A NAME="D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), !<A HREF="#A1L127">A1L127</A>,  ,  , <A HREF="#A1L84">A1L84</A>,  ,  , VCC);


<P> --D1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at LCFF_X17_Y6_N31
<P><A NAME="D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> = DFFEAS(<A HREF="#A1L85">A1L85</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), !<A HREF="#A1L127">A1L127</A>,  ,  ,  ,  ,  ,  );


<P> --W1L1 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0 at LCCOMB_X17_Y6_N0
<P><A NAME="W1L1">W1L1</A> = (<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & (((!<A HREF="#_BERR">_BERR</A>)) # (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>))) # (!<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & (<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> & ((!<A HREF="#_BERR">_BERR</A>) # (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>))));


<P> --A1L84 is DSK0_IN_~0 at LCCOMB_X17_Y6_N28
<P><A NAME="A1L84">A1L84</A> = (!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>);


<P> --Q1L17 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~5 at LCCOMB_X19_Y5_N6
<P><A NAME="Q1L17">Q1L17</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L61 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~1 at LCCOMB_X17_Y6_N24
<P><A NAME="R1L61">R1L61</A> = ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#A1L84">A1L84</A>) # (!<A HREF="#W1L1">W1L1</A>)))) # (!<A HREF="#Q1L17">Q1L17</A>);


<P> --D1_nDSACK is CPU_SM:u_CPU_SM|nDSACK at LCCOMB_X17_Y6_N6
<P><A NAME="D1_nDSACK">D1_nDSACK</A> = (!<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & !<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A>);


<P> --R1L14 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2 at LCCOMB_X19_Y7_N28
<P><A NAME="R1L14">R1L14</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --R1L62 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2 at LCCOMB_X18_Y6_N16
<P><A NAME="R1L62">R1L62</A> = (((<A HREF="#_STERM">_STERM</A> & !<A HREF="#D1_nDSACK">D1_nDSACK</A>)) # (!<A HREF="#R1L14">R1L14</A>)) # (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A>);


<P> --R1L15 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3 at LCCOMB_X19_Y5_N30
<P><A NAME="R1L15">R1L15</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#R1L12">R1L12</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L63 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3 at LCCOMB_X19_Y5_N10
<P><A NAME="R1L63">R1L63</A> = (((!<A HREF="#Q1L17">Q1L17</A> & !<A HREF="#R1L15">R1L15</A>)) # (!<A HREF="#D1_nDSACK">D1_nDSACK</A>)) # (!<A HREF="#_STERM">_STERM</A>);


<P> --R1L16 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4 at LCCOMB_X20_Y7_N2
<P><A NAME="R1L16">R1L16</A> = (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & !<A HREF="#D1_STATE[1]">D1_STATE[1]</A>);


<P> --R1L17 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5 at LCCOMB_X17_Y7_N18
<P><A NAME="R1L17">R1L17</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#R1L16">R1L16</A>)));


<P> --Q1L13 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~6 at LCCOMB_X19_Y5_N16
<P><A NAME="Q1L13">Q1L13</A> = (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L64 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4 at LCCOMB_X18_Y5_N10
<P><A NAME="R1L64">R1L64</A> = (!<A HREF="#Q1L13">Q1L13</A> & (!<A HREF="#R1L17">R1L17</A> & <A HREF="#R1L63">R1L63</A>));


<P> --R1L65 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5 at LCCOMB_X18_Y6_N28
<P><A NAME="R1L65">R1L65</A> = (<A HREF="#R1L62">R1L62</A> & (<A HREF="#R1L60">R1L60</A> & (<A HREF="#R1L64">R1L64</A> & <A HREF="#R1L61">R1L61</A>)));


<P> --Q1L25 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~7 at LCCOMB_X17_Y5_N0
<P><A NAME="Q1L25">Q1L25</A> = (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --R1L18 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6 at LCCOMB_X18_Y6_N10
<P><A NAME="R1L18">R1L18</A> = (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#R1L14">R1L14</A>);


<P> --R1L55 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~0 at LCCOMB_X18_Y6_N30
<P><A NAME="R1L55">R1L55</A> = (!<A HREF="#R1L18">R1L18</A> & (!<A HREF="#R1L15">R1L15</A> & ((!<A HREF="#A1L84">A1L84</A>) # (!<A HREF="#Q1L17">Q1L17</A>))));


<P> --Q1L23 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8 at LCCOMB_X19_Y7_N0
<P><A NAME="Q1L23">Q1L23</A> = (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & !<A HREF="#D1_STATE[0]">D1_STATE[0]</A>)));


<P> --Q1L15 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~9 at LCCOMB_X17_Y6_N10
<P><A NAME="Q1L15">Q1L15</A> = (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --Q1L19 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~10 at LCCOMB_X17_Y5_N30
<P><A NAME="Q1L19">Q1L19</A> = (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & <A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --R1L71 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d~0 at LCCOMB_X15_Y6_N30
<P><A NAME="R1L71">R1L71</A> = (!<A HREF="#Q1L23">Q1L23</A> & (!<A HREF="#Q1L15">Q1L15</A> & !<A HREF="#Q1L19">Q1L19</A>));


<P> --R1L56 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~1 at LCCOMB_X15_Y6_N2
<P><A NAME="R1L56">R1L56</A> = (<A HREF="#Q1L25">Q1L25</A>) # (((!<A HREF="#R1L55">R1L55</A> & <A HREF="#W1L1">W1L1</A>)) # (!<A HREF="#R1L71">R1L71</A>));


<P> --Q1L16 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~11 at LCCOMB_X17_Y7_N14
<P><A NAME="Q1L16">Q1L16</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & !<A HREF="#D1_STATE[1]">D1_STATE[1]</A>);


<P> --R1L19 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7 at LCCOMB_X17_Y7_N28
<P><A NAME="R1L19">R1L19</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#Q1L16">Q1L16</A> & (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --K1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1 at LCFF_X20_Y6_N19
<P><A NAME="K1_BO1">K1_BO1</A> = DFFEAS(<A HREF="#K1L5">K1L5</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --K1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0 at LCFF_X20_Y6_N1
<P><A NAME="K1_BO0">K1_BO0</A> = DFFEAS(<A HREF="#K1L2">K1L2</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --EB1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|Z2~0 at LCCOMB_X20_Y6_N16
<P><A NAME="EB1L1">EB1L1</A> = (<A HREF="#K1_BO0">K1_BO0</A> & <A HREF="#K1_BO1">K1_BO1</A>);


<P> --L1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at LCFF_X14_Y8_N19
<P><A NAME="L1_FIFOEMPTY">L1_FIFOEMPTY</A> = DFFEAS(<A HREF="#L1L24">L1L24</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --H1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at LCFF_X20_Y8_N17
<P><A NAME="H1_FLUSHFIFO">H1_FLUSHFIFO</A> = DFFEAS(<A HREF="#H1L4">H1L4</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --D1L26 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X20_Y7_N10
<P><A NAME="D1L26">D1L26</A> = (<A HREF="#H1_FLUSHFIFO">H1_FLUSHFIFO</A> & ((<A HREF="#K1_BO1">K1_BO1</A>) # (<A HREF="#K1_BO0">K1_BO0</A>)));


<P> --Q1L26 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0 at LCCOMB_X19_Y5_N14
<P><A NAME="Q1L26">Q1L26</A> = (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --Q1_E[26] is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[26] at LCCOMB_X20_Y5_N18
<P><A NAME="Q1_E[26]">Q1_E[26]</A> = ((<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>) # ((<A HREF="#EB1L1">EB1L1</A>) # (!<A HREF="#D1L26">D1L26</A>))) # (!<A HREF="#Q1L26">Q1L26</A>);


<P> --Q1L21 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~12 at LCCOMB_X17_Y5_N26
<P><A NAME="Q1L21">Q1L21</A> = (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --R1L57 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~2 at LCCOMB_X18_Y5_N6
<P><A NAME="R1L57">R1L57</A> = (!<A HREF="#Q1L21">Q1L21</A> & <A HREF="#Q1_E[26]">Q1_E[26]</A>);


<P> --R1L66 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6 at LCCOMB_X19_Y6_N16
<P><A NAME="R1L66">R1L66</A> = ((!<A HREF="#R1L56">R1L56</A> & (!<A HREF="#R1L19">R1L19</A> & <A HREF="#R1L57">R1L57</A>))) # (!<A HREF="#R1L65">R1L65</A>);


<P> --JB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] at LCFF_X21_Y8_N1
<P><A NAME="JB1_TERM_COUNTER[2]">JB1_TERM_COUNTER[2]</A> = DFFEAS(<A HREF="#JB1L9">JB1L9</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at LCFF_X21_Y8_N23
<P><A NAME="JB1_TERM_COUNTER[0]">JB1_TERM_COUNTER[0]</A> = DFFEAS(<A HREF="#JB1L10">JB1L10</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at LCFF_X21_Y8_N11
<P><A NAME="JB1_TERM_COUNTER[1]">JB1_TERM_COUNTER[1]</A> = DFFEAS(<A HREF="#JB1L11">JB1L11</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --JB1L4 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X21_Y8_N2
<P><A NAME="JB1L4">JB1L4</A> = (<A HREF="#JB1_REG_DSK_">JB1_REG_DSK_</A>) # ((<A HREF="#JB1_TERM_COUNTER[1]">JB1_TERM_COUNTER[1]</A> & (<A HREF="#JB1_TERM_COUNTER[0]">JB1_TERM_COUNTER[0]</A> & !<A HREF="#JB1_TERM_COUNTER[2]">JB1_TERM_COUNTER[2]</A>)));


<P> --Z1_state_reg.s6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6 at LCFF_X21_Y7_N11
<P><A NAME="Z1_state_reg.s6">Z1_state_reg.s6</A> = DFFEAS(<A HREF="#Z1L39">Z1L39</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19 at LCFF_X21_Y7_N31
<P><A NAME="Z1_state_reg.s19">Z1_state_reg.s19</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s3">Z1_state_reg.s3</A>,  ,  , VCC);


<P> --F1L24 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X17_Y7_N22
<P><A NAME="F1L24">F1L24</A> = (<A HREF="#Z1_state_reg.s19">Z1_state_reg.s19</A>) # ((<A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>) # (<A HREF="#Z1_state_reg.s6">Z1_state_reg.s6</A>));


<P> --R1L20 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8 at LCCOMB_X19_Y7_N30
<P><A NAME="R1L20">R1L20</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --R1L21 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9 at LCCOMB_X20_Y7_N8
<P><A NAME="R1L21">R1L21</A> = (<A HREF="#R1L20">R1L20</A> & <A HREF="#D1_STATE[1]">D1_STATE[1]</A>);


<P> --R1L22 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10 at LCCOMB_X17_Y7_N16
<P><A NAME="R1L22">R1L22</A> = (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#D1_STATE[3]">D1_STATE[3]</A>));


<P> --L1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at LCFF_X14_Y8_N1
<P><A NAME="L1_FIFOFULL">L1_FIFOFULL</A> = DFFEAS(<A HREF="#L1L18">L1L18</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --D1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at LCFF_X20_Y7_N13
<P><A NAME="D1_FLUSHFIFO">D1_FLUSHFIFO</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#H1_FLUSHFIFO">H1_FLUSHFIFO</A>,  ,  , VCC);


<P> --R1L67 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~4 at LCCOMB_X20_Y7_N28
<P><A NAME="R1L67">R1L67</A> = (<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>) # ((<A HREF="#D1_FLUSHFIFO">D1_FLUSHFIFO</A> & ((<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>) # (<A HREF="#D1L26">D1L26</A>))));


<P> --D1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at LCFF_X20_Y7_N19
<P><A NAME="D1_DMAENA">D1_DMAENA</A> = DFFEAS(<A HREF="#D1L11">D1L11</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Q1L2 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~13 at LCCOMB_X19_Y7_N20
<P><A NAME="Q1L2">Q1L2</A> = (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#R1L20">R1L20</A> & (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> & <A HREF="#D1_DMAENA">D1_DMAENA</A>)));


<P> --R1L68 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~5 at LCCOMB_X20_Y7_N16
<P><A NAME="R1L68">R1L68</A> = (<A HREF="#R1L21">R1L21</A>) # ((<A HREF="#R1L69">R1L69</A>) # ((<A HREF="#Q1L2">Q1L2</A> & <A HREF="#R1L67">R1L67</A>)));


<P> --Z1_state_reg.s16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16 at LCFF_X21_Y6_N19
<P><A NAME="Z1_state_reg.s16">Z1_state_reg.s16</A> = DFFEAS(<A HREF="#Z1L14">Z1L14</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at LCFF_X20_Y8_N1
<P><A NAME="F1_CCPUREQ">F1_CCPUREQ</A> = DFFEAS(<A HREF="#FB1_WDREGREQ">FB1_WDREGREQ</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at LCFF_X20_Y6_N21
<P><A NAME="F1_RDFIFO_o">F1_RDFIFO_o</A> = DFFEAS(<A HREF="#F1L13">F1L13</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --F1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at LCFF_X20_Y7_N9
<P><A NAME="F1_CDREQ_">F1_CDREQ_</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#DREQ_">DREQ_</A>,  ,  , VCC);


<P> --Z1L30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~0 at LCCOMB_X20_Y6_N2
<P><A NAME="Z1L30">Z1L30</A> = (<A HREF="#F1_RDFIFO_o">F1_RDFIFO_o</A>) # (((<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>) # (<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A>)) # (!<A HREF="#F1_CDREQ_">F1_CDREQ_</A>));


<P> --Z1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X21_Y6_N8
<P><A NAME="Z1L4">Z1L4</A> = (!<A HREF="#Z1L30">Z1L30</A> & (<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & <A HREF="#Z1_state_reg.s16">Z1_state_reg.s16</A>));


<P> --F1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at LCFF_X20_Y6_N13
<P><A NAME="F1_RIFIFO_o">F1_RIFIFO_o</A> = DFFEAS(<A HREF="#F1L18">F1L18</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --Z1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~1 at LCCOMB_X20_Y6_N22
<P><A NAME="Z1L31">Z1L31</A> = (!<A HREF="#F1_RIFIFO_o">F1_RIFIFO_o</A> & (<A HREF="#F1_CDREQ_">F1_CDREQ_</A> & (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> & !<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A>)));


<P> --Z1_state_reg.s0 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0 at LCFF_X21_Y6_N15
<P><A NAME="Z1_state_reg.s0">Z1_state_reg.s0</A> = DFFEAS(<A HREF="#Z1L11">Z1L11</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X21_Y6_N10
<P><A NAME="Z1L5">Z1L5</A> = (!<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A> & (<A HREF="#Z1L31">Z1L31</A> & !<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>));


<P> --Z1_state_reg.s24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24 at LCFF_X21_Y6_N29
<P><A NAME="Z1_state_reg.s24">Z1_state_reg.s24</A> = DFFEAS(<A HREF="#Z1L53">Z1L53</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4 at LCFF_X21_Y6_N25
<P><A NAME="Z1_state_reg.s4">Z1_state_reg.s4</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>,  ,  , VCC);


<P> --Z1_state_reg.s20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20 at LCFF_X21_Y6_N1
<P><A NAME="Z1_state_reg.s20">Z1_state_reg.s20</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s4">Z1_state_reg.s4</A>,  ,  , VCC);


<P> --Z1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X21_Y6_N24
<P><A NAME="Z1L6">Z1L6</A> = (!<A HREF="#Z1_state_reg.s20">Z1_state_reg.s20</A> & (!<A HREF="#Z1_state_reg.s4">Z1_state_reg.s4</A> & ((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>) # (!<A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>))));


<P> --Z1_state_reg.s2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2 at LCFF_X21_Y6_N31
<P><A NAME="Z1_state_reg.s2">Z1_state_reg.s2</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s28">Z1_state_reg.s28</A>,  ,  , VCC);


<P> --Z1_state_reg.s18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18 at LCFF_X21_Y6_N5
<P><A NAME="Z1_state_reg.s18">Z1_state_reg.s18</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s2">Z1_state_reg.s2</A>,  ,  , VCC);


<P> --Z1_state_reg.s28 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28 at LCFF_X21_Y6_N9
<P><A NAME="Z1_state_reg.s28">Z1_state_reg.s28</A> = DFFEAS(<A HREF="#Z1L4">Z1L4</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22~0 at LCCOMB_X21_Y6_N4
<P><A NAME="Z1L27">Z1L27</A> = (!<A HREF="#Z1_state_reg.s2">Z1_state_reg.s2</A> & (!<A HREF="#Z1_state_reg.s18">Z1_state_reg.s18</A> & !<A HREF="#Z1_state_reg.s28">Z1_state_reg.s28</A>));


<P> --Z1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X21_Y6_N20
<P><A NAME="Z1L7">Z1L7</A> = (((<A HREF="#Z1L4">Z1L4</A>) # (<A HREF="#Z1L5">Z1L5</A>)) # (!<A HREF="#Z1L6">Z1L6</A>)) # (!<A HREF="#Z1L27">Z1L27</A>);


<P> --Z1_state_reg.s3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3 at LCFF_X21_Y7_N5
<P><A NAME="Z1_state_reg.s3">Z1_state_reg.s3</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s30">Z1_state_reg.s30</A>,  ,  , VCC);


<P> --Z1_state_reg.s10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10 at LCFF_X21_Y7_N25
<P><A NAME="Z1_state_reg.s10">Z1_state_reg.s10</A> = DFFEAS(<A HREF="#Z1L21">Z1L21</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30 at LCFF_X21_Y7_N21
<P><A NAME="Z1_state_reg.s30">Z1_state_reg.s30</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s10">Z1_state_reg.s10</A>,  ,  , VCC);


<P> --Z1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30~0 at LCCOMB_X21_Y7_N30
<P><A NAME="Z1L29">Z1L29</A> = (<A HREF="#Z1_state_reg.s30">Z1_state_reg.s30</A>) # ((<A HREF="#Z1_state_reg.s6">Z1_state_reg.s6</A>) # ((<A HREF="#Z1_state_reg.s3">Z1_state_reg.s3</A>) # (<A HREF="#Z1_state_reg.s10">Z1_state_reg.s10</A>)));


<P> --Z1_state_reg.s8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8 at LCFF_X21_Y6_N23
<P><A NAME="Z1_state_reg.s8">Z1_state_reg.s8</A> = DFFEAS(<A HREF="#Z1L12">Z1L12</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17 at LCFF_X21_Y7_N7
<P><A NAME="Z1_state_reg.s17">Z1_state_reg.s17</A> = DFFEAS(<A HREF="#Z1L15">Z1L15</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26 at LCFF_X21_Y7_N29
<P><A NAME="Z1_state_reg.s26">Z1_state_reg.s26</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s17">Z1_state_reg.s17</A>,  ,  , VCC);


<P> --Z1_WideOr30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30 at LCCOMB_X21_Y7_N26
<P><A NAME="Z1_WideOr30">Z1_WideOr30</A> = (<A HREF="#Z1_state_reg.s8">Z1_state_reg.s8</A>) # ((<A HREF="#Z1L29">Z1L29</A>) # ((<A HREF="#Z1_state_reg.s17">Z1_state_reg.s17</A>) # (<A HREF="#Z1_state_reg.s26">Z1_state_reg.s26</A>)));


<P> --FB1L8 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X20_Y8_N6
<P><A NAME="FB1L8">FB1L8</A> = (!<A HREF="#ADDR[6]">ADDR[6]</A> & (<A HREF="#GB1L9">GB1L9</A> & (<A HREF="#ADDR[3]">ADDR[3]</A> & !<A HREF="#ADDR[5]">ADDR[5]</A>)));


<P> --FB1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0 at LCCOMB_X13_Y8_N10
<P><A NAME="FB1L2">FB1L2</A> = (<A HREF="#FB1L8">FB1L8</A> & (!<A HREF="#A1L123">A1L123</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>)));


<P> --GB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1 at LCCOMB_X13_Y8_N16
<P><A NAME="GB1L7">GB1L7</A> = (<A HREF="#FB1L2">FB1L2</A> & (<A HREF="#A1L20">A1L20</A>)) # (!<A HREF="#FB1L2">FB1L2</A> & ((<A HREF="#GB1_CNTR_O[4]">GB1_CNTR_O[4]</A>)));


<P> --Z1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~0 at LCCOMB_X21_Y7_N20
<P><A NAME="Z1L19">Z1L19</A> = (!<A HREF="#Z1_state_reg.s10">Z1_state_reg.s10</A> & (!<A HREF="#Z1_state_reg.s3">Z1_state_reg.s3</A> & (!<A HREF="#Z1_state_reg.s30">Z1_state_reg.s30</A> & !<A HREF="#Z1_state_reg.s19">Z1_state_reg.s19</A>)));


<P> --Z1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1 at LCCOMB_X21_Y7_N14
<P><A NAME="Z1L20">Z1L20</A> = (((<A HREF="#Z1_state_reg.s8">Z1_state_reg.s8</A> & <A HREF="#A1L123">A1L123</A>)) # (!<A HREF="#Z1L6">Z1L6</A>)) # (!<A HREF="#Z1L19">Z1L19</A>);


<P> --Z1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0 at LCCOMB_X21_Y7_N6
<P><A NAME="Z1L15">Z1L15</A> = (!<A HREF="#A1L123">A1L123</A> & <A HREF="#Z1_state_reg.s8">Z1_state_reg.s8</A>);


<P> --Z1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector24~0 at LCCOMB_X21_Y7_N18
<P><A NAME="Z1L18">Z1L18</A> = (<A HREF="#Z1L15">Z1L15</A>) # (((<A HREF="#Z1_state_reg.s17">Z1_state_reg.s17</A>) # (<A HREF="#Z1_state_reg.s26">Z1_state_reg.s26</A>)) # (!<A HREF="#Z1L27">Z1L27</A>));


<P> --GB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2 at LCCOMB_X13_Y8_N20
<P><A NAME="GB1L3">GB1L3</A> = (<A HREF="#FB1L2">FB1L2</A> & (<A HREF="#A1L14">A1L14</A>)) # (!<A HREF="#FB1L2">FB1L2</A> & ((<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>)));


<P> --GB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~3 at LCCOMB_X13_Y8_N28
<P><A NAME="GB1L5">GB1L5</A> = (<A HREF="#FB1L2">FB1L2</A> & (<A HREF="#A1L16">A1L16</A>)) # (!<A HREF="#FB1L2">FB1L2</A> & ((<A HREF="#GB1_CNTR_O[2]">GB1_CNTR_O[2]</A>)));


<P> --S1L1 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~0 at LCCOMB_X17_Y7_N8
<P><A NAME="S1L1">S1L1</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#R1L16">R1L16</A>)));


<P> --R1L35 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0 at LCCOMB_X17_Y6_N14
<P><A NAME="R1L35">R1L35</A> = (<A HREF="#W1L1">W1L1</A> & (<A HREF="#A1L84">A1L84</A> & ((<A HREF="#S1L1">S1L1</A>) # (<A HREF="#Q1L17">Q1L17</A>))));


<P> --H1_A1 is registers:u_registers|A1 at LCFF_X18_Y6_N9
<P><A NAME="H1_A1">H1_A1</A> = DFFEAS(<A HREF="#H1L2">H1L2</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --Q1L5 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~14 at LCCOMB_X17_Y7_N26
<P><A NAME="Q1L5">Q1L5</A> = (<A HREF="#D1_BGRANT_">D1_BGRANT_</A> & (<A HREF="#D1_nCYCLEDONE">D1_nCYCLEDONE</A> & <A HREF="#H1_A1">H1_A1</A>));


<P> --S1L2 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~1 at LCCOMB_X19_Y6_N2
<P><A NAME="S1L2">S1L2</A> = (<A HREF="#Q1L18">Q1L18</A>) # ((<A HREF="#R1L35">R1L35</A>) # ((<A HREF="#Q1L5">Q1L5</A> & <A HREF="#R1L21">R1L21</A>)));


<P> --Q1L11 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~15 at LCCOMB_X17_Y5_N12
<P><A NAME="Q1L11">Q1L11</A> = (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --T1L9 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2b~0 at LCCOMB_X18_Y6_N0
<P><A NAME="T1L9">T1L9</A> = (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#Q1L13">Q1L13</A>) # ((<A HREF="#Q1L11">Q1L11</A>) # (<A HREF="#Q1L17">Q1L17</A>))));


<P> --Q1L24 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~16 at LCCOMB_X17_Y5_N22
<P><A NAME="Q1L24">Q1L24</A> = (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>);


<P> --R1L23 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11 at LCCOMB_X17_Y5_N18
<P><A NAME="R1L23">R1L23</A> = (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (<A HREF="#Q1L24">Q1L24</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & !<A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --T1L1 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0 at LCCOMB_X17_Y5_N6
<P><A NAME="T1L1">T1L1</A> = (<A HREF="#Q1_E[26]">Q1_E[26]</A> & (!<A HREF="#Q1L21">Q1L21</A> & ((!<A HREF="#R1L23">R1L23</A>) # (!<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>))));


<P> --Q1L12 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~17 at LCCOMB_X17_Y5_N28
<P><A NAME="Q1L12">Q1L12</A> = (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & <A HREF="#D1_STATE[0]">D1_STATE[0]</A>));


<P> --Q1L22 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~18 at LCCOMB_X17_Y5_N24
<P><A NAME="Q1L22">Q1L22</A> = (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --R1L46 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0 at LCCOMB_X17_Y5_N10
<P><A NAME="R1L46">R1L46</A> = (!<A HREF="#Q1L22">Q1L22</A> & (((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>) # (!<A HREF="#Q1L24">Q1L24</A>)) # (!<A HREF="#Q1L12">Q1L12</A>)));


<P> --S1L3 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~2 at LCCOMB_X15_Y6_N10
<P><A NAME="S1L3">S1L3</A> = (!<A HREF="#R1L19">R1L19</A> & (!<A HREF="#Q1L25">Q1L25</A> & <A HREF="#R1L46">R1L46</A>));


<P> --D1_LASTWORD is CPU_SM:u_CPU_SM|LASTWORD at LCCOMB_X20_Y7_N4
<P><A NAME="D1_LASTWORD">D1_LASTWORD</A> = (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & (<A HREF="#H1_FLUSHFIFO">H1_FLUSHFIFO</A> & ((<A HREF="#K1_BO1">K1_BO1</A>) # (<A HREF="#K1_BO0">K1_BO0</A>))));


<P> --R1L72 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0 at LCCOMB_X19_Y7_N12
<P><A NAME="R1L72">R1L72</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & <A HREF="#R1L16">R1L16</A>)));


<P> --S1L4 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3 at LCCOMB_X15_Y6_N0
<P><A NAME="S1L4">S1L4</A> = (<A HREF="#T1L1">T1L1</A> & (<A HREF="#S1L3">S1L3</A> & ((<A HREF="#D1_LASTWORD">D1_LASTWORD</A>) # (!<A HREF="#R1L72">R1L72</A>))));


<P> --S1L5 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~4 at LCCOMB_X15_Y6_N26
<P><A NAME="S1L5">S1L5</A> = (<A HREF="#T1L9">T1L9</A>) # ((<A HREF="#Q1L19">Q1L19</A>) # ((<A HREF="#Q1L15">Q1L15</A>) # (!<A HREF="#S1L4">S1L4</A>)));


<P> --R1L48 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0 at LCCOMB_X17_Y5_N8
<P><A NAME="R1L48">R1L48</A> = (!<A HREF="#Q1L11">Q1L11</A> & (((!<A HREF="#D1_STATE[3]">D1_STATE[3]</A>) # (!<A HREF="#Q1L24">Q1L24</A>)) # (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A>)));


<P> --V1L11 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0 at LCCOMB_X20_Y6_N26
<P><A NAME="V1L11">V1L11</A> = (!<A HREF="#R1L15">R1L15</A> & (<A HREF="#R1L48">R1L48</A> & !<A HREF="#R1L14">R1L14</A>));


<P> --Q1L10 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~19 at LCCOMB_X18_Y7_N26
<P><A NAME="Q1L10">Q1L10</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & !<A HREF="#D1_STATE[1]">D1_STATE[1]</A>)));


<P> --S1L7 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0 at LCCOMB_X18_Y5_N22
<P><A NAME="S1L7">S1L7</A> = (!<A HREF="#Q1L13">Q1L13</A> & (!<A HREF="#R1L17">R1L17</A> & (!<A HREF="#Q1L10">Q1L10</A> & !<A HREF="#R1L13">R1L13</A>)));


<P> --Q1L20 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[57]~20 at LCCOMB_X19_Y5_N12
<P><A NAME="Q1L20">Q1L20</A> = (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & <A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --T1L10 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0 at LCCOMB_X18_Y5_N30
<P><A NAME="T1L10">T1L10</A> = (!<A HREF="#Q1L20">Q1L20</A> & ((<A HREF="#A1L84">A1L84</A>) # ((!<A HREF="#Q1L17">Q1L17</A>) # (!<A HREF="#W1L1">W1L1</A>))));


<P> --S1L8 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~1 at LCCOMB_X19_Y6_N6
<P><A NAME="S1L8">S1L8</A> = (((!<A HREF="#V1L11">V1L11</A> & <A HREF="#D1_nDSACK">D1_nDSACK</A>)) # (!<A HREF="#S1L7">S1L7</A>)) # (!<A HREF="#T1L10">T1L10</A>);


<P> --S1L6 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~5 at LCCOMB_X19_Y6_N0
<P><A NAME="S1L6">S1L6</A> = (<A HREF="#S1L2">S1L2</A>) # ((<A HREF="#S1L5">S1L5</A>) # ((<A HREF="#S1L8">S1L8</A> & <A HREF="#_STERM">_STERM</A>)));


<P> --T1L11 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~1 at LCCOMB_X18_Y6_N4
<P><A NAME="T1L11">T1L11</A> = (<A HREF="#D1_nDSACK">D1_nDSACK</A> & ((<A HREF="#R1L18">R1L18</A>) # ((<A HREF="#R1L15">R1L15</A>) # (!<A HREF="#R1L48">R1L48</A>))));


<P> --Q1L14 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~21 at LCCOMB_X17_Y5_N14
<P><A NAME="Q1L14">Q1L14</A> = (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#D1_STATE[2]">D1_STATE[2]</A>));


<P> --S1L9 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~2 at LCCOMB_X17_Y5_N16
<P><A NAME="S1L9">S1L9</A> = (!<A HREF="#R1L17">R1L17</A> & (!<A HREF="#R1L13">R1L13</A> & ((!<A HREF="#Q1L14">Q1L14</A>) # (!<A HREF="#D1_STATE[0]">D1_STATE[0]</A>))));


<P> --Q1L8 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~22 at LCCOMB_X18_Y6_N24
<P><A NAME="Q1L8">Q1L8</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#T1L11">T1L11</A>) # (!<A HREF="#S1L9">S1L9</A>)) # (!<A HREF="#T1L10">T1L10</A>)));


<P> --T1L2 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~1 at LCCOMB_X19_Y7_N18
<P><A NAME="T1L2">T1L2</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (!<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> & !<A HREF="#D1_STATE[0]">D1_STATE[0]</A>)));


<P> --D1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at LCFF_X18_Y7_N1
<P><A NAME="D1_DREQ_">D1_DREQ_</A> = DFFEAS(<A HREF="#D1L13">D1L13</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --T1L3 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~2 at LCCOMB_X19_Y7_N14
<P><A NAME="T1L3">T1L3</A> = (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#T1L2">T1L2</A> & (<A HREF="#D1_DREQ_">D1_DREQ_</A> & <A HREF="#D1_DMAENA">D1_DMAENA</A>)));


<P> --T1L4 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~3 at LCCOMB_X20_Y6_N6
<P><A NAME="T1L4">T1L4</A> = (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & ((<A HREF="#T1L3">T1L3</A>) # ((<A HREF="#Q1L26">Q1L26</A> & !<A HREF="#D1L26">D1L26</A>))));


<P> --R1L58 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3 at LCCOMB_X17_Y6_N26
<P><A NAME="R1L58">R1L58</A> = (<A HREF="#Q1L17">Q1L17</A> & ((!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>)));


<P> --A1L85 is DSK1_IN_~0 at LCCOMB_X17_Y6_N30
<P><A NAME="A1L85">A1L85</A> = (!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>) # (!<A HREF="#_BERR">_BERR</A>);


<P> --T1L5 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4 at LCCOMB_X15_Y6_N8
<P><A NAME="T1L5">T1L5</A> = (<A HREF="#A1L85">A1L85</A> & ((<A HREF="#Q1L11">Q1L11</A>) # ((!<A HREF="#D1_nDSACK">D1_nDSACK</A> & <A HREF="#R1L58">R1L58</A>))));


<P> --Q1L9 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~23 at LCCOMB_X17_Y6_N20
<P><A NAME="Q1L9">Q1L9</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & <A HREF="#D1_STATE[1]">D1_STATE[1]</A>)));


<P> --T1L6 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~5 at LCCOMB_X19_Y7_N24
<P><A NAME="T1L6">T1L6</A> = (<A HREF="#Q1L23">Q1L23</A>) # ((<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#R1L20">R1L20</A> & !<A HREF="#Q1L5">Q1L5</A>)));


<P> --R1L36 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1 at LCCOMB_X15_Y6_N20
<P><A NAME="R1L36">R1L36</A> = (!<A HREF="#T1L9">T1L9</A> & (!<A HREF="#Q1L18">Q1L18</A> & ((<A HREF="#D1_nDSACK">D1_nDSACK</A>) # (!<A HREF="#Q1L15">Q1L15</A>))));


<P> --T1L7 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~6 at LCCOMB_X15_Y6_N18
<P><A NAME="T1L7">T1L7</A> = ((<A HREF="#Q1L9">Q1L9</A>) # ((<A HREF="#T1L6">T1L6</A>) # (!<A HREF="#T1L1">T1L1</A>))) # (!<A HREF="#R1L36">R1L36</A>);


<P> --T1L8 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~7 at LCCOMB_X19_Y6_N30
<P><A NAME="T1L8">T1L8</A> = (<A HREF="#T1L5">T1L5</A>) # ((<A HREF="#Q1L8">Q1L8</A>) # ((<A HREF="#T1L7">T1L7</A>) # (<A HREF="#T1L4">T1L4</A>)));


<P> --Q1L27 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1 at LCCOMB_X17_Y7_N0
<P><A NAME="Q1L27">Q1L27</A> = (<A HREF="#D1_BGRANT_">D1_BGRANT_</A> & (<A HREF="#D1_nCYCLEDONE">D1_nCYCLEDONE</A> & !<A HREF="#H1_A1">H1_A1</A>));


<P> --Q1L28 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2 at LCCOMB_X18_Y7_N12
<P><A NAME="Q1L28">Q1L28</A> = (<A HREF="#Q1L16">Q1L16</A> & (<A HREF="#R1L22">R1L22</A> & (<A HREF="#Q1L27">Q1L27</A> & <A HREF="#D1_LASTWORD">D1_LASTWORD</A>)));


<P> --V1L1 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~0 at LCCOMB_X19_Y7_N2
<P><A NAME="V1L1">V1L1</A> = (<A HREF="#EB1L1">EB1L1</A> & ((<A HREF="#Q1L28">Q1L28</A>) # ((<A HREF="#R1L67">R1L67</A> & <A HREF="#Q1L2">Q1L2</A>)))) # (!<A HREF="#EB1L1">EB1L1</A> & (<A HREF="#R1L67">R1L67</A> & (<A HREF="#Q1L2">Q1L2</A>)));


<P> --V1L2 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~1 at LCCOMB_X19_Y6_N4
<P><A NAME="V1L2">V1L2</A> = (<A HREF="#V1L1">V1L1</A>) # ((!<A HREF="#_STERM">_STERM</A> & ((!<A HREF="#S1L7">S1L7</A>) # (!<A HREF="#V1L11">V1L11</A>))));


<P> --Q1L4 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~24 at LCCOMB_X18_Y7_N20
<P><A NAME="Q1L4">Q1L4</A> = (<A HREF="#Q1L16">Q1L16</A> & (<A HREF="#R1L22">R1L22</A> & (<A HREF="#Q1L27">Q1L27</A> & !<A HREF="#D1_LASTWORD">D1_LASTWORD</A>)));


<P> --R1L49 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1 at LCCOMB_X18_Y5_N14
<P><A NAME="R1L49">R1L49</A> = (!<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & (!<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> & ((<A HREF="#Q1L17">Q1L17</A>) # (<A HREF="#Q1L11">Q1L11</A>))));


<P> --V1L3 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~2 at LCCOMB_X19_Y5_N0
<P><A NAME="V1L3">V1L3</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#R1L49">R1L49</A>) # ((<A HREF="#Q1L13">Q1L13</A>) # (!<A HREF="#T1L10">T1L10</A>))));


<P> --Q1L29 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3 at LCCOMB_X17_Y6_N18
<P><A NAME="Q1L29">Q1L29</A> = (<A HREF="#R1L14">R1L14</A> & ((!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>)));


<P> --V1L4 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~3 at LCCOMB_X17_Y6_N22
<P><A NAME="V1L4">V1L4</A> = (<A HREF="#Q1L15">Q1L15</A>) # ((<A HREF="#A1L85">A1L85</A> & ((<A HREF="#Q1L29">Q1L29</A>) # (!<A HREF="#R1L55">R1L55</A>))));


<P> --V1L5 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~4 at LCCOMB_X18_Y6_N2
<P><A NAME="V1L5">V1L5</A> = (<A HREF="#Q1L4">Q1L4</A>) # ((<A HREF="#V1L3">V1L3</A>) # ((!<A HREF="#D1_nDSACK">D1_nDSACK</A> & <A HREF="#V1L4">V1L4</A>)));


<P> --Q1L6 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[21]~25 at LCCOMB_X20_Y7_N0
<P><A NAME="Q1L6">Q1L6</A> = (<A HREF="#Q1L26">Q1L26</A> & (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & <A HREF="#D1L26">D1L26</A>));


<P> --U1L1 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0 at LCCOMB_X20_Y7_N22
<P><A NAME="U1L1">U1L1</A> = (<A HREF="#R1L22">R1L22</A> & (!<A HREF="#R1L16">R1L16</A> & ((!<A HREF="#Q1L6">Q1L6</A>) # (!<A HREF="#EB1L1">EB1L1</A>)))) # (!<A HREF="#R1L22">R1L22</A> & (((!<A HREF="#Q1L6">Q1L6</A>) # (!<A HREF="#EB1L1">EB1L1</A>))));


<P> --V1L6 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~5 at LCCOMB_X19_Y6_N24
<P><A NAME="V1L6">V1L6</A> = (((<A HREF="#Q1L26">Q1L26</A> & <A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>)) # (!<A HREF="#U1L1">U1L1</A>)) # (!<A HREF="#R1L46">R1L46</A>);


<P> --V1L7 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~6 at LCCOMB_X17_Y7_N10
<P><A NAME="V1L7">V1L7</A> = (<A HREF="#R1L22">R1L22</A> & (<A HREF="#Q1L16">Q1L16</A> & ((!<A HREF="#D1_BGRANT_">D1_BGRANT_</A>) # (!<A HREF="#D1_nCYCLEDONE">D1_nCYCLEDONE</A>))));


<P> --V1L8 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~7 at LCCOMB_X15_Y6_N28
<P><A NAME="V1L8">V1L8</A> = (<A HREF="#V1L7">V1L7</A>) # ((<A HREF="#Q1L23">Q1L23</A>) # ((<A HREF="#Q1L11">Q1L11</A> & <A HREF="#A1L85">A1L85</A>)));


<P> --V1L9 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~8 at LCCOMB_X19_Y6_N26
<P><A NAME="V1L9">V1L9</A> = (<A HREF="#Q1L18">Q1L18</A>) # ((<A HREF="#V1L8">V1L8</A>) # ((<A HREF="#Q1L5">Q1L5</A> & <A HREF="#R1L21">R1L21</A>)));


<P> --V1L10 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~9 at LCCOMB_X19_Y6_N8
<P><A NAME="V1L10">V1L10</A> = (<A HREF="#V1L6">V1L6</A>) # ((<A HREF="#V1L9">V1L9</A>) # ((<A HREF="#V1L2">V1L2</A>) # (<A HREF="#V1L5">V1L5</A>)));


<P> --W1L11 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0 at LCCOMB_X18_Y7_N2
<P><A NAME="W1L11">W1L11</A> = (!<A HREF="#R1L17">R1L17</A> & (!<A HREF="#Q1L10">Q1L10</A> & !<A HREF="#R1L14">R1L14</A>));


<P> --W1L12 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1 at LCCOMB_X18_Y7_N10
<P><A NAME="W1L12">W1L12</A> = (!<A HREF="#_STERM">_STERM</A> & ((<A HREF="#R1L13">R1L13</A>) # ((<A HREF="#R1L15">R1L15</A>) # (!<A HREF="#W1L11">W1L11</A>))));


<P> --U1L2 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~1 at LCCOMB_X20_Y7_N30
<P><A NAME="U1L2">U1L2</A> = ((<A HREF="#Q1L28">Q1L28</A> & ((!<A HREF="#K1_BO1">K1_BO1</A>) # (!<A HREF="#K1_BO0">K1_BO0</A>)))) # (!<A HREF="#U1L1">U1L1</A>);


<P> --U1L3 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~2 at LCCOMB_X17_Y5_N20
<P><A NAME="U1L3">U1L3</A> = (<A HREF="#Q1L25">Q1L25</A>) # ((<A HREF="#Q1L19">Q1L19</A>) # ((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & <A HREF="#R1L23">R1L23</A>)));


<P> --U1L4 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~3 at LCCOMB_X20_Y7_N24
<P><A NAME="U1L4">U1L4</A> = (<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>) # (((!<A HREF="#K1_BO1">K1_BO1</A> & !<A HREF="#K1_BO0">K1_BO0</A>)) # (!<A HREF="#H1_FLUSHFIFO">H1_FLUSHFIFO</A>));


<P> --U1L11 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0 at LCCOMB_X19_Y5_N28
<P><A NAME="U1L11">U1L11</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & ((<A HREF="#D1_STATE[1]">D1_STATE[1]</A>) # (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A>))));


<P> --R1L38 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0 at LCCOMB_X19_Y5_N2
<P><A NAME="R1L38">R1L38</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & <A HREF="#U1L11">U1L11</A>);


<P> --U1L5 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~4 at LCCOMB_X19_Y7_N26
<P><A NAME="U1L5">U1L5</A> = (<A HREF="#R1L38">R1L38</A> & ((<A HREF="#W1L1">W1L1</A>) # ((<A HREF="#U1L4">U1L4</A> & <A HREF="#Q1L26">Q1L26</A>)))) # (!<A HREF="#R1L38">R1L38</A> & (<A HREF="#U1L4">U1L4</A> & (<A HREF="#Q1L26">Q1L26</A>)));


<P> --R1L50 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0 at LCCOMB_X17_Y6_N16
<P><A NAME="R1L50">R1L50</A> = (!<A HREF="#Q1L9">Q1L9</A> & (((<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A>) # (<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A>)) # (!<A HREF="#Q1L15">Q1L15</A>)));


<P> --U1L6 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~5 at LCCOMB_X17_Y7_N2
<P><A NAME="U1L6">U1L6</A> = ((<A HREF="#Q1L16">Q1L16</A> & (<A HREF="#R1L22">R1L22</A> & <A HREF="#Q1L5">Q1L5</A>))) # (!<A HREF="#R1L50">R1L50</A>);


<P> --U1L7 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~6 at LCCOMB_X17_Y7_N30
<P><A NAME="U1L7">U1L7</A> = (<A HREF="#U1L5">U1L5</A>) # ((<A HREF="#U1L3">U1L3</A>) # ((<A HREF="#U1L2">U1L2</A>) # (<A HREF="#U1L6">U1L6</A>)));


<P> --W1L2 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1 at LCCOMB_X17_Y7_N6
<P><A NAME="W1L2">W1L2</A> = (<A HREF="#Q1L17">Q1L17</A> & (<A HREF="#_BERR">_BERR</A> & (<A HREF="#W1L1">W1L1</A> & <A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>)));


<P> --U1L8 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~7 at LCCOMB_X18_Y5_N0
<P><A NAME="U1L8">U1L8</A> = (!<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> & (!<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & ((<A HREF="#Q1L17">Q1L17</A>) # (<A HREF="#R1L15">R1L15</A>))));


<P> --U1L9 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~8 at LCCOMB_X18_Y5_N2
<P><A NAME="U1L9">U1L9</A> = (<A HREF="#Q1L13">Q1L13</A>) # ((<A HREF="#U1L8">U1L8</A>) # ((<A HREF="#W1L2">W1L2</A>) # (<A HREF="#R1L13">R1L13</A>)));


<P> --U1L10 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~9 at LCCOMB_X18_Y7_N18
<P><A NAME="U1L10">U1L10</A> = (<A HREF="#W1L12">W1L12</A>) # ((<A HREF="#U1L7">U1L7</A>) # ((<A HREF="#_STERM">_STERM</A> & <A HREF="#U1L9">U1L9</A>)));


<P> --D1L39 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X17_Y6_N12
<P><A NAME="D1L39">D1L39</A> = (<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A> & (<A HREF="#_STERM">_STERM</A> & (<A HREF="#_BERR">_BERR</A> & <A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>)));


<P> --D1L40 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X17_Y6_N2
<P><A NAME="D1L40">D1L40</A> = (<A HREF="#A1L127">A1L127</A> & (<A HREF="#A1L131">A1L131</A> & <A HREF="#D1L39">D1L39</A>));


<P> --W1L3 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~2 at LCCOMB_X18_Y6_N12
<P><A NAME="W1L3">W1L3</A> = (!<A HREF="#R1L15">R1L15</A> & (((!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & !<A HREF="#A1L84">A1L84</A>)) # (!<A HREF="#R1L14">R1L14</A>)));


<P> --W1L4 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~3 at LCCOMB_X18_Y7_N6
<P><A NAME="W1L4">W1L4</A> = (<A HREF="#Q1L4">Q1L4</A>) # ((<A HREF="#Q1L28">Q1L28</A>) # ((!<A HREF="#W1L3">W1L3</A> & <A HREF="#W1L1">W1L1</A>)));


<P> --W1L5 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~4 at LCCOMB_X18_Y7_N30
<P><A NAME="W1L5">W1L5</A> = (<A HREF="#Q1L23">Q1L23</A>) # ((<A HREF="#Q1L27">Q1L27</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#R1L20">R1L20</A>)));


<P> --R1L39 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1 at LCCOMB_X18_Y5_N12
<P><A NAME="R1L39">R1L39</A> = (!<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> & (!<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A> & <A HREF="#Q1L11">Q1L11</A>));


<P> --W1L6 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~5 at LCCOMB_X17_Y7_N12
<P><A NAME="W1L6">W1L6</A> = (<A HREF="#W1L5">W1L5</A>) # ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#R1L39">R1L39</A>) # (!<A HREF="#T1L10">T1L10</A>))));


<P> --W1L7 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~6 at LCCOMB_X19_Y7_N16
<P><A NAME="W1L7">W1L7</A> = (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>) # ((!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & (<A HREF="#D1_DREQ_">D1_DREQ_</A> & <A HREF="#D1_STATE[4]">D1_STATE[4]</A>)));


<P> --W1L8 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~7 at LCCOMB_X18_Y7_N8
<P><A NAME="W1L8">W1L8</A> = (<A HREF="#D1_DMAENA">D1_DMAENA</A> & (!<A HREF="#W1L7">W1L7</A> & ((<A HREF="#D1_STATE[4]">D1_STATE[4]</A>) # (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A>)))) # (!<A HREF="#D1_DMAENA">D1_DMAENA</A> & (((<A HREF="#D1_STATE[4]">D1_STATE[4]</A>))));


<P> --W1L9 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~8 at LCCOMB_X18_Y7_N4
<P><A NAME="W1L9">W1L9</A> = (<A HREF="#W1L6">W1L6</A>) # ((!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#W1L8">W1L8</A> & !<A HREF="#D1_STATE[0]">D1_STATE[0]</A>)));


<P> --W1L10 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~9 at LCCOMB_X18_Y7_N24
<P><A NAME="W1L10">W1L10</A> = (<A HREF="#W1L12">W1L12</A>) # ((<A HREF="#W1L9">W1L9</A>) # ((<A HREF="#W1L4">W1L4</A>) # (!<A HREF="#S1L4">S1L4</A>)));


<P> --GB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4 at LCCOMB_X20_Y8_N18
<P><A NAME="GB1L10">GB1L10</A> = (!<A HREF="#A1L127">A1L127</A> & (<A HREF="#ADDR[3]">ADDR[3]</A> & (!<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#_CS">_CS</A>)));


<P> --FB1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X20_Y8_N22
<P><A NAME="FB1_h_0C">FB1_h_0C</A> = (!<A HREF="#ADDR[5]">ADDR[5]</A> & (<A HREF="#GB1L10">GB1L10</A> & (!<A HREF="#ADDR[4]">ADDR[4]</A> & <A HREF="#ADDR[2]">ADDR[2]</A>)));


<P> --F1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at LCFF_X20_Y6_N5
<P><A NAME="F1_INCBO_o">F1_INCBO_o</A> = DFFEAS(<A HREF="#Z1_INCBO">Z1_INCBO</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --K1L4 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0 at LCCOMB_X20_Y6_N28
<P><A NAME="K1L4">K1L4</A> = (<A HREF="#F1_INCBO_o">F1_INCBO_o</A> & (((!<A HREF="#K1_BO0">K1_BO0</A> & !<A HREF="#FB1_h_0C">FB1_h_0C</A>)))) # (!<A HREF="#F1_INCBO_o">F1_INCBO_o</A> & (<A HREF="#A1L123">A1L123</A> & ((<A HREF="#FB1_h_0C">FB1_h_0C</A>))));


<P> --K1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1 at LCCOMB_X20_Y6_N18
<P><A NAME="K1L5">K1L5</A> = (<A HREF="#FB1_h_0C">FB1_h_0C</A> & ((<A HREF="#K1L4">K1L4</A> & ((<A HREF="#K1_BO1">K1_BO1</A>))) # (!<A HREF="#K1L4">K1L4</A> & (!<A HREF="#A1L62">A1L62</A>)))) # (!<A HREF="#FB1_h_0C">FB1_h_0C</A> & ((<A HREF="#K1_BO1">K1_BO1</A> $ (<A HREF="#K1L4">K1L4</A>))));


<P> --K1L2 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0 at LCCOMB_X20_Y6_N0
<P><A NAME="K1L2">K1L2</A> = <A HREF="#F1_INCBO_o">F1_INCBO_o</A> $ (<A HREF="#K1_BO0">K1_BO0</A>);


<P> --L1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at LCFF_X14_Y6_N11
<P><A NAME="L1_UP[7]">L1_UP[7]</A> = DFFEAS(<A HREF="#L1L35">L1L35</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at LCFF_X14_Y6_N7
<P><A NAME="L1_UP[6]">L1_UP[6]</A> = DFFEAS(<A HREF="#L1L37">L1L37</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at LCFF_X14_Y6_N27
<P><A NAME="L1_UP[5]">L1_UP[5]</A> = DFFEAS(<A HREF="#L1L38">L1L38</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at LCFF_X14_Y6_N15
<P><A NAME="L1_UP[4]">L1_UP[4]</A> = DFFEAS(<A HREF="#L1L39">L1L39</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X14_Y6_N0
<P><A NAME="L1L20">L1L20</A> = (!<A HREF="#L1_UP[7]">L1_UP[7]</A> & (!<A HREF="#L1_UP[5]">L1_UP[5]</A> & (!<A HREF="#L1_UP[4]">L1_UP[4]</A> & !<A HREF="#L1_UP[6]">L1_UP[6]</A>)));


<P> --L1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at LCFF_X14_Y6_N29
<P><A NAME="L1_UP[3]">L1_UP[3]</A> = DFFEAS(<A HREF="#L1L40">L1L40</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at LCFF_X14_Y6_N25
<P><A NAME="L1_UP[2]">L1_UP[2]</A> = DFFEAS(<A HREF="#L1L41">L1L41</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at LCFF_X14_Y6_N19
<P><A NAME="L1_UP[1]">L1_UP[1]</A> = DFFEAS(<A HREF="#L1L42">L1L42</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>,  ,  ,  ,  );


<P> --L1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at LCFF_X14_Y6_N17
<P><A NAME="L1_UP[0]">L1_UP[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#L1L36">L1L36</A>, <A HREF="#D1_INCFIFO">D1_INCFIFO</A>,  ,  , VCC);


<P> --L1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X14_Y6_N16
<P><A NAME="L1L21">L1L21</A> = (!<A HREF="#L1_UP[2]">L1_UP[2]</A> & (!<A HREF="#L1_UP[1]">L1_UP[1]</A> & (!<A HREF="#L1_UP[0]">L1_UP[0]</A> & !<A HREF="#L1_UP[3]">L1_UP[3]</A>)));


<P> --L1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at LCFF_X13_Y6_N15
<P><A NAME="L1_DOWN[6]">L1_DOWN[6]</A> = DFFEAS(<A HREF="#L1L15">L1L15</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at LCFF_X13_Y6_N27
<P><A NAME="L1_DOWN[5]">L1_DOWN[5]</A> = DFFEAS(<A HREF="#L1L13">L1L13</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at LCFF_X13_Y6_N13
<P><A NAME="L1_DOWN[4]">L1_DOWN[4]</A> = DFFEAS(<A HREF="#L1L11">L1L11</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at LCFF_X13_Y6_N11
<P><A NAME="L1_DOWN[3]">L1_DOWN[3]</A> = DFFEAS(<A HREF="#L1L9">L1L9</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1L22 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X13_Y6_N30
<P><A NAME="L1L22">L1L22</A> = (!<A HREF="#L1_DOWN[3]">L1_DOWN[3]</A> & (!<A HREF="#L1_DOWN[5]">L1_DOWN[5]</A> & (!<A HREF="#L1_DOWN[6]">L1_DOWN[6]</A> & !<A HREF="#L1_DOWN[4]">L1_DOWN[4]</A>)));


<P> --L1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at LCFF_X14_Y6_N9
<P><A NAME="L1_DOWN[2]">L1_DOWN[2]</A> = DFFEAS(<A HREF="#L1L7">L1L7</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at LCFF_X14_Y6_N23
<P><A NAME="L1_DOWN[1]">L1_DOWN[1]</A> = DFFEAS(<A HREF="#L1L5">L1L5</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at LCFF_X14_Y6_N31
<P><A NAME="L1_DOWN[0]">L1_DOWN[0]</A> = DFFEAS(<A HREF="#L1L3">L1L3</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --L1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X14_Y6_N20
<P><A NAME="L1L23">L1L23</A> = (!<A HREF="#L1_DOWN[1]">L1_DOWN[1]</A> & (!<A HREF="#L1_DOWN[2]">L1_DOWN[2]</A> & !<A HREF="#L1_DOWN[0]">L1_DOWN[0]</A>));


<P> --L1L24 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X14_Y8_N18
<P><A NAME="L1L24">L1L24</A> = (((!<A HREF="#L1L22">L1L22</A>) # (!<A HREF="#L1L21">L1L21</A>)) # (!<A HREF="#L1L20">L1L20</A>)) # (!<A HREF="#L1L23">L1L23</A>);


<P> --FB1L3 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0 at LCCOMB_X20_Y8_N10
<P><A NAME="FB1L3">FB1L3</A> = (!<A HREF="#ADDR[6]">ADDR[6]</A> & (<A HREF="#GB1L9">GB1L9</A> & (!<A HREF="#ADDR[3]">ADDR[3]</A> & !<A HREF="#ADDR[5]">ADDR[5]</A>)));


<P> --FB1L4 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1 at LCCOMB_X20_Y8_N28
<P><A NAME="FB1L4">FB1L4</A> = (<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & <A HREF="#ADDR[2]">ADDR[2]</A>));


<P> --D1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at LCFF_X19_Y7_N23
<P><A NAME="D1_STOPFLUSH">D1_STOPFLUSH</A> = DFFEAS(<A HREF="#R1L73">R1L73</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --H1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X20_Y8_N16
<P><A NAME="H1L4">H1L4</A> = (<A HREF="#D1_STOPFLUSH">D1_STOPFLUSH</A> & (<A HREF="#FB1L4">FB1L4</A> & ((<A HREF="#FB1L3">FB1L3</A>)))) # (!<A HREF="#D1_STOPFLUSH">D1_STOPFLUSH</A> & ((<A HREF="#H1_FLUSHFIFO">H1_FLUSHFIFO</A>) # ((<A HREF="#FB1L4">FB1L4</A> & <A HREF="#FB1L3">FB1L3</A>))));


<P> --JB1L2 is registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0 at LCCOMB_X20_Y8_N14
<P><A NAME="JB1L2">JB1L2</A> = (<A HREF="#A1L127">A1L127</A>) # ((<A HREF="#FB1_h_0C">FB1_h_0C</A>) # ((<A HREF="#ADDR[6]">ADDR[6]</A>) # (<A HREF="#_CS">_CS</A>)));


<P> --JB1L1 is registers:u_registers|registers_term:u_registers_term|Add0~0 at LCCOMB_X21_Y8_N28
<P><A NAME="JB1L1">JB1L1</A> = (<A HREF="#JB1_TERM_COUNTER[1]">JB1_TERM_COUNTER[1]</A> & <A HREF="#JB1_TERM_COUNTER[0]">JB1_TERM_COUNTER[0]</A>);


<P> --JB1L9 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0 at LCCOMB_X21_Y8_N0
<P><A NAME="JB1L9">JB1L9</A> = (!<A HREF="#A1L127">A1L127</A> & (<A HREF="#JB1_TERM_COUNTER[2]">JB1_TERM_COUNTER[2]</A> $ (((<A HREF="#JB1L1">JB1L1</A> & !<A HREF="#JB1L2">JB1L2</A>)))));


<P> --JB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1 at LCCOMB_X21_Y8_N22
<P><A NAME="JB1L10">JB1L10</A> = (!<A HREF="#A1L127">A1L127</A> & (<A HREF="#JB1_TERM_COUNTER[0]">JB1_TERM_COUNTER[0]</A> $ (!<A HREF="#JB1L2">JB1L2</A>)));


<P> --JB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2 at LCCOMB_X21_Y8_N10
<P><A NAME="JB1L11">JB1L11</A> = (!<A HREF="#A1L127">A1L127</A> & (<A HREF="#JB1_TERM_COUNTER[1]">JB1_TERM_COUNTER[1]</A> $ (((<A HREF="#JB1_TERM_COUNTER[0]">JB1_TERM_COUNTER[0]</A> & !<A HREF="#JB1L2">JB1L2</A>)))));


<P> --L1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~0 at LCCOMB_X14_Y6_N12
<P><A NAME="L1L16">L1L16</A> = (<A HREF="#L1_UP[6]">L1_UP[6]</A> & (<A HREF="#L1_UP[5]">L1_UP[5]</A> & (<A HREF="#L1_UP[4]">L1_UP[4]</A> & <A HREF="#L1_UP[7]">L1_UP[7]</A>)));


<P> --L1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~1 at LCCOMB_X14_Y6_N2
<P><A NAME="L1L17">L1L17</A> = (<A HREF="#L1_UP[2]">L1_UP[2]</A> & <A HREF="#L1_UP[3]">L1_UP[3]</A>);


<P> --L1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~2 at LCCOMB_X14_Y8_N0
<P><A NAME="L1L18">L1L18</A> = (<A HREF="#L1_UP[0]">L1_UP[0]</A> & (<A HREF="#L1L17">L1L17</A> & (<A HREF="#L1L16">L1L16</A> & <A HREF="#L1_UP[1]">L1_UP[1]</A>)));


<P> --GB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at LCFF_X20_Y8_N27
<P><A NAME="GB1_CNTR_O[8]">GB1_CNTR_O[8]</A> = DFFEAS(<A HREF="#GB1L12">GB1L12</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1 at LCFF_X21_Y6_N11
<P><A NAME="Z1_state_reg.s1">Z1_state_reg.s1</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s18">Z1_state_reg.s18</A>,  ,  , VCC);


<P> --Z1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0 at LCCOMB_X21_Y6_N18
<P><A NAME="Z1L14">Z1L14</A> = (<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A>) # ((!<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A> & (!<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A> & !<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>)));


<P> --FB1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X20_Y8_N0
<P><A NAME="FB1_WDREGREQ">FB1_WDREGREQ</A> = (!<A HREF="#A1L127">A1L127</A> & (<A HREF="#ADDR[6]">ADDR[6]</A> & !<A HREF="#_CS">_CS</A>));


<P> --F1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d at LCFF_X20_Y6_N11
<P><A NAME="F1_RDFIFO_d">F1_RDFIFO_d</A> = DFFEAS(<A HREF="#Z1L2">Z1L2</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --D1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at LCFF_X15_Y6_N23
<P><A NAME="D1_INCFIFO">D1_INCFIFO</A> = DFFEAS(<A HREF="#R1L37">R1L37</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at LCFF_X15_Y6_N15
<P><A NAME="D1_DECFIFO">D1_DECFIFO</A> = DFFEAS(<A HREF="#R1L7">R1L7</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1L13 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X20_Y6_N20
<P><A NAME="F1L13">F1L13</A> = (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#F1_RDFIFO_o">F1_RDFIFO_o</A>) # ((<A HREF="#F1_RDFIFO_d">F1_RDFIFO_d</A> & !<A HREF="#D1_INCFIFO">D1_INCFIFO</A>))));


<P> --DREQ_ is DREQ_ at LCCOMB_X20_Y7_N6
<P><A NAME="DREQ_">DREQ_</A> = (<A HREF="#GB1_CNTR_O[8]">GB1_CNTR_O[8]</A> & !<A HREF="#_DREQ">_DREQ</A>);


<P> --F1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d at LCFF_X20_Y6_N25
<P><A NAME="F1_RIFIFO_d">F1_RIFIFO_d</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  , <A HREF="#Z1L3">Z1L3</A>,  ,  , VCC);


<P> --F1L17 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X20_Y6_N24
<P><A NAME="F1L17">F1L17</A> = (<A HREF="#F1_RIFIFO_d">F1_RIFIFO_d</A> & !<A HREF="#F1_RDFIFO_d">F1_RDFIFO_d</A>);


<P> --F1L18 is SCSI_SM:u_SCSI_SM|RIFIFO_o~1 at LCCOMB_X20_Y6_N12
<P><A NAME="F1L18">F1L18</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#F1_RIFIFO_o">F1_RIFIFO_o</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (!<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#F1L17">F1L17</A>) # (<A HREF="#F1_RIFIFO_o">F1_RIFIFO_o</A>))));


<P> --Z1_state_reg.s14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s14 at LCFF_X21_Y7_N1
<P><A NAME="Z1_state_reg.s14">Z1_state_reg.s14</A> = DFFEAS(<A HREF="#Z1L13">Z1L13</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_state_reg.s25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s25 at LCFF_X21_Y7_N13
<P><A NAME="Z1_state_reg.s25">Z1_state_reg.s25</A> = DFFEAS(<A HREF="#Z1L16">Z1L16</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at LCFF_X21_Y6_N27
<P><A NAME="F1_CDSACK_">F1_CDSACK_</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>,  ,  , VCC);


<P> --Z1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X21_Y6_N26
<P><A NAME="Z1L8">Z1L8</A> = (<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A> & (!<A HREF="#F1_CDSACK_">F1_CDSACK_</A> & ((<A HREF="#Z1_state_reg.s14">Z1_state_reg.s14</A>) # (<A HREF="#Z1_state_reg.s25">Z1_state_reg.s25</A>)))) # (!<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A> & ((<A HREF="#Z1_state_reg.s14">Z1_state_reg.s14</A>) # ((<A HREF="#Z1_state_reg.s25">Z1_state_reg.s25</A>))));


<P> --Z1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~1 at LCCOMB_X21_Y6_N6
<P><A NAME="Z1L9">Z1L9</A> = (!<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A> & (<A HREF="#Z1_state_reg.s16">Z1_state_reg.s16</A> & ((<A HREF="#Z1L30">Z1L30</A>) # (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>))));


<P> --Z1_state_reg.s12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12 at LCFF_X21_Y6_N13
<P><A NAME="Z1_state_reg.s12">Z1_state_reg.s12</A> = DFFEAS(<A HREF="#Z1L44">Z1L44</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --Z1L32 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~2 at LCCOMB_X21_Y6_N30
<P><A NAME="Z1L32">Z1L32</A> = (!<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A> & <A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>);


<P> --Z1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~2 at LCCOMB_X21_Y6_N16
<P><A NAME="Z1L10">Z1L10</A> = (<A HREF="#Z1L32">Z1L32</A> & (!<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A> & ((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>) # (!<A HREF="#Z1L31">Z1L31</A>))));


<P> --Z1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~3 at LCCOMB_X21_Y6_N14
<P><A NAME="Z1L11">Z1L11</A> = (!<A HREF="#Z1L9">Z1L9</A> & (!<A HREF="#Z1L8">Z1L8</A> & (!<A HREF="#Z1L10">Z1L10</A> & !<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A>)));


<P> --Z1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2 at LCCOMB_X21_Y7_N24
<P><A NAME="Z1L21">Z1L21</A> = (<A HREF="#A1L123">A1L123</A> & <A HREF="#Z1_state_reg.s8">Z1_state_reg.s8</A>);


<P> --Z1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X21_Y6_N22
<P><A NAME="Z1L12">Z1L12</A> = (<A HREF="#F1_CCPUREQ">F1_CCPUREQ</A> & ((<A HREF="#Z1_state_reg.s16">Z1_state_reg.s16</A>) # (!<A HREF="#Z1_state_reg.s0">Z1_state_reg.s0</A>)));


<P> --AS_O_ is AS_O_ at LCFF_X13_Y5_N17
<P><A NAME="AS_O_">AS_O_</A> = DFFEAS(<A HREF="#A1L8">A1L8</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DS_O_ is DS_O_ at LCFF_X9_Y7_N3
<P><A NAME="DS_O_">DS_O_</A> = DFFEAS(<A HREF="#A1L87">A1L87</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at LCFF_X12_Y8_N25
<P><A NAME="BB1_LD_LATCH[0]">BB1_LD_LATCH[0]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[7]">P4_q_b[7]</A>,  ,  , VCC);


<P> --HB1_ISTR_O[0] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0] at LCFF_X13_Y8_N27
<P><A NAME="HB1_ISTR_O[0]">HB1_ISTR_O[0]</A> = DFFEAS(<A HREF="#HB1L14">HB1L14</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  ,  ,  ,  ,  );


<P> --FB1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X13_Y8_N14
<P><A NAME="FB1L5">FB1L5</A> = (<A HREF="#ADDR[4]">ADDR[4]</A> & <A HREF="#ADDR[2]">ADDR[2]</A>);


<P> --D1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at LCFF_X19_Y6_N23
<P><A NAME="D1_F2CPUL">D1_F2CPUL</A> = DFFEAS(<A HREF="#R1L32">R1L32</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at LCFF_X21_Y7_N23
<P><A NAME="F1_S2CPU_o">F1_S2CPU_o</A> = DFFEAS(<A HREF="#Z1L22">Z1L22</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~0 at LCCOMB_X13_Y8_N12
<P><A NAME="BB1L1">BB1L1</A> = (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & !<A HREF="#D1_F2CPUL">D1_F2CPUL</A>);


<P> --BB1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1 at LCCOMB_X13_Y8_N18
<P><A NAME="BB1L2">BB1L2</A> = (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#FB1L5">FB1L5</A> & (<A HREF="#A1L123">A1L123</A> & <A HREF="#BB1L1">BB1L1</A>)));


<P> --BB1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~2 at LCCOMB_X12_Y8_N28
<P><A NAME="BB1L10">BB1L10</A> = (<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>);


<P> --BB1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3 at LCCOMB_X12_Y8_N24
<P><A NAME="BB1L3">BB1L3</A> = (<A HREF="#HB1_ISTR_O[0]">HB1_ISTR_O[0]</A> & ((<A HREF="#BB1L2">BB1L2</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[0]">BB1_LD_LATCH[0]</A>)))) # (!<A HREF="#HB1_ISTR_O[0]">HB1_ISTR_O[0]</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[0]">BB1_LD_LATCH[0]</A>)));


<P> --BB1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at LCFF_X12_Y8_N3
<P><A NAME="BB1_LD_LATCH[1]">BB1_LD_LATCH[1]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[6]">P4_q_b[6]</A>,  ,  , VCC);


<P> --FB1L1 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0 at LCCOMB_X13_Y8_N6
<P><A NAME="FB1L1">FB1L1</A> = (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#A1L123">A1L123</A> & (!<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>)));


<P> --BB1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4 at LCCOMB_X12_Y8_N6
<P><A NAME="BB1L4">BB1L4</A> = (!<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & <A HREF="#FB1L1">FB1L1</A>));


<P> --BB1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5 at LCCOMB_X12_Y8_N2
<P><A NAME="BB1L5">BB1L5</A> = (<A HREF="#BB1L4">BB1L4</A> & ((<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[1]">BB1_LD_LATCH[1]</A>)))) # (!<A HREF="#BB1L4">BB1L4</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[1]">BB1_LD_LATCH[1]</A>)));


<P> --HB1_ISTR_O[1] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1] at LCFF_X13_Y8_N9
<P><A NAME="HB1_ISTR_O[1]">HB1_ISTR_O[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  , <A HREF="#HB1_FF">HB1_FF</A>,  ,  , VCC);


<P> --BB1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6 at LCCOMB_X13_Y8_N8
<P><A NAME="BB1L6">BB1L6</A> = (<A HREF="#BB1L5">BB1L5</A>) # ((<A HREF="#BB1L2">BB1L2</A> & (<A HREF="#HB1_ISTR_O[1]">HB1_ISTR_O[1]</A> & !<A HREF="#FB1L1">FB1L1</A>)));


<P> --BB1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7 at LCCOMB_X13_Y8_N22
<P><A NAME="BB1L7">BB1L7</A> = (<A HREF="#BB1L1">BB1L1</A> & (<A HREF="#A1L123">A1L123</A> & (<A HREF="#ADDR[2]">ADDR[2]</A> & !<A HREF="#ADDR[4]">ADDR[4]</A>)));


<P> --BB1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8 at LCCOMB_X13_Y8_N30
<P><A NAME="BB1L8">BB1L8</A> = (<A HREF="#FB1L3">FB1L3</A> & ((<A HREF="#BB1L7">BB1L7</A>) # ((<A HREF="#BB1L4">BB1L4</A> & <A HREF="#GB1_CNTR_O[2]">GB1_CNTR_O[2]</A>)))) # (!<A HREF="#FB1L3">FB1L3</A> & (((<A HREF="#BB1L4">BB1L4</A> & <A HREF="#GB1_CNTR_O[2]">GB1_CNTR_O[2]</A>))));


<P> --BB1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at LCFF_X12_Y8_N9
<P><A NAME="BB1_LD_LATCH[2]">BB1_LD_LATCH[2]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[5]">P4_q_b[5]</A>,  ,  , VCC);


<P> --BB1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~9 at LCCOMB_X12_Y8_N8
<P><A NAME="BB1L9">BB1L9</A> = (<A HREF="#BB1L8">BB1L8</A>) # ((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & (<A HREF="#BB1_LD_LATCH[2]">BB1_LD_LATCH[2]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>)));


<P> --BB1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at LCFF_X12_Y8_N23
<P><A NAME="BB1_LD_LATCH[3]">BB1_LD_LATCH[3]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[4]">P4_q_b[4]</A>,  ,  , VCC);


<P> --BB1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~10 at LCCOMB_X12_Y8_N22
<P><A NAME="BB1L11">BB1L11</A> = (<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & (<A HREF="#BB1_LD_LATCH[3]">BB1_LD_LATCH[3]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at LCFF_X12_Y8_N15
<P><A NAME="BB1_LD_LATCH[4]">BB1_LD_LATCH[4]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[3]">P4_q_b[3]</A>,  ,  , VCC);


<P> --BB1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~11 at LCCOMB_X12_Y8_N14
<P><A NAME="BB1L12">BB1L12</A> = (<A HREF="#GB1_CNTR_O[4]">GB1_CNTR_O[4]</A> & ((<A HREF="#BB1L4">BB1L4</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[4]">BB1_LD_LATCH[4]</A>)))) # (!<A HREF="#GB1_CNTR_O[4]">GB1_CNTR_O[4]</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[4]">BB1_LD_LATCH[4]</A>)));


<P> --HB1_ISTR_O[4] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4] at LCFF_X12_Y8_N11
<P><A NAME="HB1_ISTR_O[4]">HB1_ISTR_O[4]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  , <A HREF="#HB1_INT_P">HB1_INT_P</A>,  ,  , VCC);


<P> --BB1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~12 at LCCOMB_X12_Y8_N10
<P><A NAME="BB1L13">BB1L13</A> = (<A HREF="#BB1L12">BB1L12</A>) # ((!<A HREF="#FB1L1">FB1L1</A> & (<A HREF="#HB1_ISTR_O[4]">HB1_ISTR_O[4]</A> & <A HREF="#BB1L2">BB1L2</A>)));


<P> --HB1_ISTR_O[5] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5] at LCFF_X13_Y8_N5
<P><A NAME="HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>),  ,  ,  , <A HREF="#HB1_INT_F">HB1_INT_F</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at LCFF_X12_Y8_N27
<P><A NAME="BB1_LD_LATCH[5]">BB1_LD_LATCH[5]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[2]">P4_q_b[2]</A>,  ,  , VCC);


<P> --BB1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~13 at LCCOMB_X12_Y8_N26
<P><A NAME="BB1L14">BB1L14</A> = (<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & ((<A HREF="#BB1L2">BB1L2</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[5]">BB1_LD_LATCH[5]</A>)))) # (!<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[5]">BB1_LD_LATCH[5]</A>)));


<P> --BB1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at LCFF_X12_Y8_N21
<P><A NAME="BB1_LD_LATCH[6]">BB1_LD_LATCH[6]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[1]">P4_q_b[1]</A>,  ,  , VCC);


<P> --BB1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~14 at LCCOMB_X12_Y8_N20
<P><A NAME="BB1L15">BB1L15</A> = (<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & ((<A HREF="#BB1L2">BB1L2</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[6]">BB1_LD_LATCH[6]</A>)))) # (!<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[6]">BB1_LD_LATCH[6]</A>)));


<P> --BB1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at LCFF_X12_Y8_N1
<P><A NAME="BB1_LD_LATCH[7]">BB1_LD_LATCH[7]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P4_q_b[0]">P4_q_b[0]</A>,  ,  , VCC);


<P> --BB1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~15 at LCCOMB_X12_Y8_N0
<P><A NAME="BB1L16">BB1L16</A> = (<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & ((<A HREF="#BB1L2">BB1L2</A>) # ((<A HREF="#BB1L10">BB1L10</A> & <A HREF="#BB1_LD_LATCH[7]">BB1_LD_LATCH[7]</A>)))) # (!<A HREF="#HB1_ISTR_O[5]">HB1_ISTR_O[5]</A> & (<A HREF="#BB1L10">BB1L10</A> & (<A HREF="#BB1_LD_LATCH[7]">BB1_LD_LATCH[7]</A>)));


<P> --CB1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0] at LCFF_X10_Y7_N5
<P><A NAME="CB1_SCSI_DATA_LATCHED[0]">CB1_SCSI_DATA_LATCHED[0]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>, <A HREF="#A1L99">A1L99</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at LCFF_X12_Y7_N27
<P><A NAME="BB1_LD_LATCH[8]">BB1_LD_LATCH[8]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[7]">P3_q_b[7]</A>,  ,  , VCC);


<P> --BB1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16 at LCCOMB_X12_Y7_N26
<P><A NAME="BB1L17">BB1L17</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[0]">CB1_SCSI_DATA_LATCHED[0]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[8]">BB1_LD_LATCH[8]</A>))));


<P> --BB1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~17 at LCCOMB_X12_Y8_N12
<P><A NAME="BB1L18">BB1L18</A> = (<A HREF="#BB1L17">BB1L17</A>) # ((<A HREF="#FB1L1">FB1L1</A> & (<A HREF="#BB1L1">BB1L1</A> & <A HREF="#GB1_CNTR_O[8]">GB1_CNTR_O[8]</A>)));


<P> --CB1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1] at LCFF_X10_Y7_N31
<P><A NAME="CB1_SCSI_DATA_LATCHED[1]">CB1_SCSI_DATA_LATCHED[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>, <A HREF="#A1L101">A1L101</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at LCFF_X12_Y7_N13
<P><A NAME="BB1_LD_LATCH[9]">BB1_LD_LATCH[9]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[6]">P3_q_b[6]</A>,  ,  , VCC);


<P> --BB1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~18 at LCCOMB_X12_Y7_N12
<P><A NAME="BB1L19">BB1L19</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[1]">CB1_SCSI_DATA_LATCHED[1]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[9]">BB1_LD_LATCH[9]</A>))));


<P> --CB1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2] at LCFF_X10_Y7_N29
<P><A NAME="CB1_SCSI_DATA_LATCHED[2]">CB1_SCSI_DATA_LATCHED[2]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>, <A HREF="#A1L103">A1L103</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at LCFF_X12_Y7_N15
<P><A NAME="BB1_LD_LATCH[10]">BB1_LD_LATCH[10]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[5]">P3_q_b[5]</A>,  ,  , VCC);


<P> --BB1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~19 at LCCOMB_X12_Y7_N14
<P><A NAME="BB1L20">BB1L20</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[2]">CB1_SCSI_DATA_LATCHED[2]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[10]">BB1_LD_LATCH[10]</A>))));


<P> --CB1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3] at LCFF_X13_Y7_N11
<P><A NAME="CB1_SCSI_DATA_LATCHED[3]">CB1_SCSI_DATA_LATCHED[3]</A> = DFFEAS(<A HREF="#CB1L6">CB1L6</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>,  ,  ,  ,  );


<P> --BB1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at LCFF_X12_Y7_N31
<P><A NAME="BB1_LD_LATCH[11]">BB1_LD_LATCH[11]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[4]">P3_q_b[4]</A>,  ,  , VCC);


<P> --BB1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~20 at LCCOMB_X13_Y7_N12
<P><A NAME="BB1L21">BB1L21</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[3]">CB1_SCSI_DATA_LATCHED[3]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[11]">BB1_LD_LATCH[11]</A>))));


<P> --CB1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4] at LCFF_X13_Y7_N1
<P><A NAME="CB1_SCSI_DATA_LATCHED[4]">CB1_SCSI_DATA_LATCHED[4]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>, <A HREF="#A1L107">A1L107</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at LCFF_X13_Y7_N21
<P><A NAME="BB1_LD_LATCH[12]">BB1_LD_LATCH[12]</A> = DFFEAS(<A HREF="#BB1L56">BB1L56</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~21 at LCCOMB_X13_Y7_N22
<P><A NAME="BB1L22">BB1L22</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[4]">CB1_SCSI_DATA_LATCHED[4]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & (<A HREF="#BB1_LD_LATCH[12]">BB1_LD_LATCH[12]</A>)));


<P> --CB1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5] at LCFF_X13_Y7_N5
<P><A NAME="CB1_SCSI_DATA_LATCHED[5]">CB1_SCSI_DATA_LATCHED[5]</A> = DFFEAS(<A HREF="#CB1L9">CB1L9</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>,  ,  ,  ,  );


<P> --BB1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at LCFF_X12_Y7_N29
<P><A NAME="BB1_LD_LATCH[13]">BB1_LD_LATCH[13]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[2]">P3_q_b[2]</A>,  ,  , VCC);


<P> --BB1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~22 at LCCOMB_X12_Y7_N28
<P><A NAME="BB1L23">BB1L23</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[5]">CB1_SCSI_DATA_LATCHED[5]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[13]">BB1_LD_LATCH[13]</A>))));


<P> --CB1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6] at LCFF_X13_Y7_N9
<P><A NAME="CB1_SCSI_DATA_LATCHED[6]">CB1_SCSI_DATA_LATCHED[6]</A> = DFFEAS(<A HREF="#CB1L11">CB1L11</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>,  ,  ,  ,  );


<P> --BB1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at LCFF_X12_Y7_N5
<P><A NAME="BB1_LD_LATCH[14]">BB1_LD_LATCH[14]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[1]">P3_q_b[1]</A>,  ,  , VCC);


<P> --BB1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~23 at LCCOMB_X13_Y7_N16
<P><A NAME="BB1L24">BB1L24</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[6]">CB1_SCSI_DATA_LATCHED[6]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#BB1_LD_LATCH[14]">BB1_LD_LATCH[14]</A> & <A HREF="#D1_F2CPUL">D1_F2CPUL</A>))));


<P> --CB1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7] at LCFF_X12_Y6_N23
<P><A NAME="CB1_SCSI_DATA_LATCHED[7]">CB1_SCSI_DATA_LATCHED[7]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#A1L125">A1L125</A>), <A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>,  , <A HREF="#F1_nLS2CPU">F1_nLS2CPU</A>, <A HREF="#A1L113">A1L113</A>,  ,  , VCC);


<P> --BB1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at LCFF_X12_Y7_N25
<P><A NAME="BB1_LD_LATCH[15]">BB1_LD_LATCH[15]</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>, <A HREF="#P3_q_b[0]">P3_q_b[0]</A>,  ,  , VCC);


<P> --BB1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~24 at LCCOMB_X12_Y7_N24
<P><A NAME="BB1L25">BB1L25</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[7]">CB1_SCSI_DATA_LATCHED[7]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUL">D1_F2CPUL</A> & <A HREF="#BB1_LD_LATCH[15]">BB1_LD_LATCH[15]</A>))));


<P> --BB1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at LCFF_X10_Y6_N27
<P><A NAME="BB1_UD_LATCH[0]">BB1_UD_LATCH[0]</A> = DFFEAS(<A HREF="#BB1L77">BB1L77</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --D1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at LCFF_X18_Y6_N27
<P><A NAME="D1_F2CPUH">D1_F2CPUH</A> = DFFEAS(<A HREF="#R1L28">R1L28</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --BB1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25 at LCCOMB_X10_Y6_N24
<P><A NAME="BB1L26">BB1L26</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & <A HREF="#BB1_UD_LATCH[0]">BB1_UD_LATCH[0]</A>));


<P> --BB1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at LCFF_X10_Y6_N31
<P><A NAME="BB1_UD_LATCH[1]">BB1_UD_LATCH[1]</A> = DFFEAS(<A HREF="#BB1L78">BB1L78</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26 at LCCOMB_X10_Y6_N0
<P><A NAME="BB1L27">BB1L27</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & <A HREF="#BB1_UD_LATCH[1]">BB1_UD_LATCH[1]</A>));


<P> --BB1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at LCFF_X12_Y6_N21
<P><A NAME="BB1_UD_LATCH[2]">BB1_UD_LATCH[2]</A> = DFFEAS(<A HREF="#BB1L79">BB1L79</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~27 at LCCOMB_X13_Y6_N20
<P><A NAME="BB1L28">BB1L28</A> = (<A HREF="#BB1_UD_LATCH[2]">BB1_UD_LATCH[2]</A> & (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at LCFF_X12_Y6_N7
<P><A NAME="BB1_UD_LATCH[3]">BB1_UD_LATCH[3]</A> = DFFEAS(<A HREF="#BB1L80">BB1L80</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~28 at LCCOMB_X20_Y10_N12
<P><A NAME="BB1L29">BB1L29</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (<A HREF="#BB1_UD_LATCH[3]">BB1_UD_LATCH[3]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at LCFF_X12_Y6_N15
<P><A NAME="BB1_UD_LATCH[4]">BB1_UD_LATCH[4]</A> = DFFEAS(<A HREF="#BB1L81">BB1L81</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~29 at LCCOMB_X20_Y10_N8
<P><A NAME="BB1L30">BB1L30</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (<A HREF="#BB1_UD_LATCH[4]">BB1_UD_LATCH[4]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at LCFF_X12_Y6_N1
<P><A NAME="BB1_UD_LATCH[5]">BB1_UD_LATCH[5]</A> = DFFEAS(<A HREF="#BB1L82">BB1L82</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~30 at LCCOMB_X20_Y10_N26
<P><A NAME="BB1L31">BB1L31</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (<A HREF="#BB1_UD_LATCH[5]">BB1_UD_LATCH[5]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at LCFF_X12_Y6_N5
<P><A NAME="BB1_UD_LATCH[6]">BB1_UD_LATCH[6]</A> = DFFEAS(<A HREF="#BB1L83">BB1L83</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~31 at LCCOMB_X20_Y10_N10
<P><A NAME="BB1L32">BB1L32</A> = (<A HREF="#BB1_UD_LATCH[6]">BB1_UD_LATCH[6]</A> & (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at LCFF_X12_Y6_N29
<P><A NAME="BB1_UD_LATCH[7]">BB1_UD_LATCH[7]</A> = DFFEAS(<A HREF="#BB1L84">BB1L84</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~32 at LCCOMB_X20_Y10_N22
<P><A NAME="BB1L33">BB1L33</A> = (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & (<A HREF="#BB1_UD_LATCH[7]">BB1_UD_LATCH[7]</A> & !<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A>));


<P> --BB1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at LCFF_X12_Y7_N11
<P><A NAME="BB1_UD_LATCH[8]">BB1_UD_LATCH[8]</A> = DFFEAS(<A HREF="#BB1L85">BB1L85</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~33 at LCCOMB_X13_Y7_N6
<P><A NAME="BB1L34">BB1L34</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[0]">CB1_SCSI_DATA_LATCHED[0]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#BB1_UD_LATCH[8]">BB1_UD_LATCH[8]</A> & ((<A HREF="#D1_F2CPUH">D1_F2CPUH</A>))));


<P> --BB1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at LCFF_X10_Y6_N3
<P><A NAME="BB1_UD_LATCH[9]">BB1_UD_LATCH[9]</A> = DFFEAS(<A HREF="#BB1L86">BB1L86</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~34 at LCCOMB_X10_Y6_N16
<P><A NAME="BB1L35">BB1L35</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[1]">CB1_SCSI_DATA_LATCHED[1]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & <A HREF="#BB1_UD_LATCH[9]">BB1_UD_LATCH[9]</A>))));


<P> --BB1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at LCFF_X12_Y7_N7
<P><A NAME="BB1_UD_LATCH[10]">BB1_UD_LATCH[10]</A> = DFFEAS(<A HREF="#BB1L87">BB1L87</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~35 at LCCOMB_X13_Y7_N28
<P><A NAME="BB1L36">BB1L36</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[2]">CB1_SCSI_DATA_LATCHED[2]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & ((<A HREF="#BB1_UD_LATCH[10]">BB1_UD_LATCH[10]</A>))));


<P> --BB1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at LCFF_X12_Y7_N21
<P><A NAME="BB1_UD_LATCH[11]">BB1_UD_LATCH[11]</A> = DFFEAS(<A HREF="#BB1L88">BB1L88</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~36 at LCCOMB_X12_Y6_N18
<P><A NAME="BB1L37">BB1L37</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#CB1_SCSI_DATA_LATCHED[3]">CB1_SCSI_DATA_LATCHED[3]</A>)) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#BB1_UD_LATCH[11]">BB1_UD_LATCH[11]</A> & <A HREF="#D1_F2CPUH">D1_F2CPUH</A>))));


<P> --BB1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at LCFF_X12_Y7_N19
<P><A NAME="BB1_UD_LATCH[12]">BB1_UD_LATCH[12]</A> = DFFEAS(<A HREF="#BB1L89">BB1L89</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~37 at LCCOMB_X13_Y7_N14
<P><A NAME="BB1L38">BB1L38</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[4]">CB1_SCSI_DATA_LATCHED[4]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#BB1_UD_LATCH[12]">BB1_UD_LATCH[12]</A> & ((<A HREF="#D1_F2CPUH">D1_F2CPUH</A>))));


<P> --BB1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at LCFF_X12_Y7_N3
<P><A NAME="BB1_UD_LATCH[13]">BB1_UD_LATCH[13]</A> = DFFEAS(<A HREF="#BB1L90">BB1L90</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~38 at LCCOMB_X13_Y7_N30
<P><A NAME="BB1L39">BB1L39</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[5]">CB1_SCSI_DATA_LATCHED[5]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#BB1_UD_LATCH[13]">BB1_UD_LATCH[13]</A> & ((<A HREF="#D1_F2CPUH">D1_F2CPUH</A>))));


<P> --BB1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at LCFF_X12_Y7_N1
<P><A NAME="BB1_UD_LATCH[14]">BB1_UD_LATCH[14]</A> = DFFEAS(<A HREF="#BB1L91">BB1L91</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~39 at LCCOMB_X13_Y7_N26
<P><A NAME="BB1L40">BB1L40</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[6]">CB1_SCSI_DATA_LATCHED[6]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#D1_F2CPUH">D1_F2CPUH</A> & ((<A HREF="#BB1_UD_LATCH[14]">BB1_UD_LATCH[14]</A>))));


<P> --BB1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at LCFF_X12_Y7_N9
<P><A NAME="BB1_UD_LATCH[15]">BB1_UD_LATCH[15]</A> = DFFEAS(<A HREF="#BB1L92">BB1L92</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>),  ,  , <A HREF="#D1_PAS">D1_PAS</A>,  ,  ,  ,  );


<P> --BB1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~40 at LCCOMB_X12_Y6_N16
<P><A NAME="BB1L41">BB1L41</A> = (<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (((<A HREF="#CB1_SCSI_DATA_LATCHED[7]">CB1_SCSI_DATA_LATCHED[7]</A>)))) # (!<A HREF="#F1_S2CPU_o">F1_S2CPU_o</A> & (<A HREF="#BB1_UD_LATCH[15]">BB1_UD_LATCH[15]</A> & ((<A HREF="#D1_F2CPUH">D1_F2CPUH</A>))));


<P> --D1_DIEH is CPU_SM:u_CPU_SM|DIEH at LCFF_X15_Y6_N17
<P><A NAME="D1_DIEH">D1_DIEH</A> = DFFEAS(<A HREF="#R1L10">R1L10</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --CB1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X10_Y7_N8
<P><A NAME="CB1L13">CB1L13</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L44">A1L44</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L12">A1L12</A>))));


<P> --F1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at LCFF_X21_Y7_N17
<P><A NAME="F1_CPU2S_o">F1_CPU2S_o</A> = DFFEAS(<A HREF="#Z1L24">Z1L24</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --F1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at LCFF_X20_Y6_N9
<P><A NAME="F1_F2S_o">F1_F2S_o</A> = DFFEAS(<A HREF="#Z1_WideOr22">Z1_WideOr22</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CB1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~1 at LCCOMB_X12_Y6_N24
<P><A NAME="CB1L14">CB1L14</A> = (<A HREF="#K1_BO0">K1_BO0</A> & (((<A HREF="#K1_BO1">K1_BO1</A>) # (<A HREF="#P3_q_b[7]">P3_q_b[7]</A>)))) # (!<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P1_q_b[7]">P1_q_b[7]</A> & (!<A HREF="#K1_BO1">K1_BO1</A>)));


<P> --CB1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~2 at LCCOMB_X10_Y6_N10
<P><A NAME="CB1L15">CB1L15</A> = (<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#CB1L14">CB1L14</A> & ((<A HREF="#P4_q_b[7]">P4_q_b[7]</A>))) # (!<A HREF="#CB1L14">CB1L14</A> & (<A HREF="#P2_q_b[7]">P2_q_b[7]</A>)))) # (!<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#CB1L14">CB1L14</A>))));


<P> --CB1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~3 at LCCOMB_X10_Y6_N12
<P><A NAME="CB1L16">CB1L16</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L15">CB1L15</A> & ((!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>)))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#CB1L13">CB1L13</A> & <A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))));


<P> --CB1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4 at LCCOMB_X14_Y7_N10
<P><A NAME="CB1L17">CB1L17</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#D1_DIEH">D1_DIEH</A> & (<A HREF="#A1L46">A1L46</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L14">A1L14</A>))));


<P> --CB1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~5 at LCCOMB_X10_Y6_N20
<P><A NAME="CB1L18">CB1L18</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#K1_BO0">K1_BO0</A>)))) # (!<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P3_q_b[6]">P3_q_b[6]</A>)) # (!<A HREF="#K1_BO0">K1_BO0</A> & ((<A HREF="#P1_q_b[6]">P1_q_b[6]</A>)))));


<P> --CB1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~6 at LCCOMB_X10_Y6_N6
<P><A NAME="CB1L19">CB1L19</A> = (<A HREF="#CB1L18">CB1L18</A> & (((<A HREF="#P4_q_b[6]">P4_q_b[6]</A>) # (!<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#CB1L18">CB1L18</A> & (<A HREF="#P2_q_b[6]">P2_q_b[6]</A> & ((<A HREF="#K1_BO1">K1_BO1</A>))));


<P> --CB1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~7 at LCCOMB_X10_Y6_N8
<P><A NAME="CB1L20">CB1L20</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L19">CB1L19</A> & ((!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>)))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#CB1L17">CB1L17</A> & <A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))));


<P> --CB1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8 at LCCOMB_X10_Y7_N14
<P><A NAME="CB1L21">CB1L21</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L48">A1L48</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L16">A1L16</A>))));


<P> --CB1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~9 at LCCOMB_X12_Y7_N16
<P><A NAME="CB1L22">CB1L22</A> = (<A HREF="#K1_BO0">K1_BO0</A> & (((<A HREF="#P3_q_b[5]">P3_q_b[5]</A>) # (<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P1_q_b[5]">P1_q_b[5]</A> & ((!<A HREF="#K1_BO1">K1_BO1</A>))));


<P> --CB1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~10 at LCCOMB_X12_Y6_N12
<P><A NAME="CB1L23">CB1L23</A> = (<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#CB1L22">CB1L22</A> & (<A HREF="#P4_q_b[5]">P4_q_b[5]</A>)) # (!<A HREF="#CB1L22">CB1L22</A> & ((<A HREF="#P2_q_b[5]">P2_q_b[5]</A>))))) # (!<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#CB1L22">CB1L22</A>))));


<P> --CB1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~11 at LCCOMB_X9_Y7_N28
<P><A NAME="CB1L24">CB1L24</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L23">CB1L23</A> & (!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A> & <A HREF="#CB1L21">CB1L21</A>))));


<P> --CB1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12 at LCCOMB_X15_Y7_N2
<P><A NAME="CB1L25">CB1L25</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L50">A1L50</A> & ((<A HREF="#D1_DIEH">D1_DIEH</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L18">A1L18</A>))));


<P> --CB1L26 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~13 at LCCOMB_X12_Y7_N30
<P><A NAME="CB1L26">CB1L26</A> = (<A HREF="#K1_BO0">K1_BO0</A> & (((<A HREF="#P3_q_b[4]">P3_q_b[4]</A>) # (<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P1_q_b[4]">P1_q_b[4]</A> & ((!<A HREF="#K1_BO1">K1_BO1</A>))));


<P> --CB1L27 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~14 at LCCOMB_X12_Y6_N30
<P><A NAME="CB1L27">CB1L27</A> = (<A HREF="#CB1L26">CB1L26</A> & ((<A HREF="#P4_q_b[4]">P4_q_b[4]</A>) # ((!<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#CB1L26">CB1L26</A> & (((<A HREF="#K1_BO1">K1_BO1</A> & <A HREF="#P2_q_b[4]">P2_q_b[4]</A>))));


<P> --CB1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~15 at LCCOMB_X13_Y6_N24
<P><A NAME="CB1L28">CB1L28</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#CB1L27">CB1L27</A> & !<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>)))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L25">CB1L25</A> & ((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))));


<P> --CB1L29 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16 at LCCOMB_X15_Y7_N22
<P><A NAME="CB1L29">CB1L29</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L52">A1L52</A> & <A HREF="#D1_DIEH">D1_DIEH</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L20">A1L20</A>));


<P> --CB1L30 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~17 at LCCOMB_X9_Y7_N10
<P><A NAME="CB1L30">CB1L30</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#K1_BO0">K1_BO0</A>)))) # (!<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P3_q_b[3]">P3_q_b[3]</A>)) # (!<A HREF="#K1_BO0">K1_BO0</A> & ((<A HREF="#P1_q_b[3]">P1_q_b[3]</A>)))));


<P> --CB1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~18 at LCCOMB_X9_Y7_N6
<P><A NAME="CB1L31">CB1L31</A> = (<A HREF="#CB1L30">CB1L30</A> & (((<A HREF="#P4_q_b[3]">P4_q_b[3]</A>) # (!<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#CB1L30">CB1L30</A> & (<A HREF="#P2_q_b[3]">P2_q_b[3]</A> & (<A HREF="#K1_BO1">K1_BO1</A>)));


<P> --CB1L32 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~19 at LCCOMB_X9_Y7_N8
<P><A NAME="CB1L32">CB1L32</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L31">CB1L31</A> & (!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A> & <A HREF="#CB1L29">CB1L29</A>))));


<P> --CB1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20 at LCCOMB_X14_Y7_N8
<P><A NAME="CB1L33">CB1L33</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L54">A1L54</A> & ((<A HREF="#D1_DIEH">D1_DIEH</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L22">A1L22</A>))));


<P> --CB1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~21 at LCCOMB_X12_Y7_N22
<P><A NAME="CB1L34">CB1L34</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#K1_BO0">K1_BO0</A>)))) # (!<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#K1_BO0">K1_BO0</A> & ((<A HREF="#P3_q_b[2]">P3_q_b[2]</A>))) # (!<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P1_q_b[2]">P1_q_b[2]</A>))));


<P> --CB1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~22 at LCCOMB_X9_Y7_N12
<P><A NAME="CB1L35">CB1L35</A> = (<A HREF="#CB1L34">CB1L34</A> & ((<A HREF="#P4_q_b[2]">P4_q_b[2]</A>) # ((!<A HREF="#K1_BO1">K1_BO1</A>)))) # (!<A HREF="#CB1L34">CB1L34</A> & (((<A HREF="#K1_BO1">K1_BO1</A> & <A HREF="#P2_q_b[2]">P2_q_b[2]</A>))));


<P> --CB1L36 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~23 at LCCOMB_X9_Y7_N0
<P><A NAME="CB1L36">CB1L36</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L35">CB1L35</A> & (!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A> & <A HREF="#CB1L33">CB1L33</A>))));


<P> --CB1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24 at LCCOMB_X14_Y7_N20
<P><A NAME="CB1L37">CB1L37</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#D1_DIEH">D1_DIEH</A> & ((<A HREF="#A1L56">A1L56</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L24">A1L24</A>))));


<P> --CB1L38 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~25 at LCCOMB_X12_Y7_N4
<P><A NAME="CB1L38">CB1L38</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (<A HREF="#K1_BO0">K1_BO0</A>)) # (!<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#K1_BO0">K1_BO0</A> & (<A HREF="#P3_q_b[1]">P3_q_b[1]</A>)) # (!<A HREF="#K1_BO0">K1_BO0</A> & ((<A HREF="#P1_q_b[1]">P1_q_b[1]</A>)))));


<P> --CB1L39 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~26 at LCCOMB_X12_Y6_N8
<P><A NAME="CB1L39">CB1L39</A> = (<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#CB1L38">CB1L38</A> & (<A HREF="#P4_q_b[1]">P4_q_b[1]</A>)) # (!<A HREF="#CB1L38">CB1L38</A> & ((<A HREF="#P2_q_b[1]">P2_q_b[1]</A>))))) # (!<A HREF="#K1_BO1">K1_BO1</A> & (((<A HREF="#CB1L38">CB1L38</A>))));


<P> --CB1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~27 at LCCOMB_X15_Y7_N8
<P><A NAME="CB1L40">CB1L40</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#CB1L39">CB1L39</A> & !<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>)))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L37">CB1L37</A> & ((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))));


<P> --CB1L41 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28 at LCCOMB_X15_Y7_N12
<P><A NAME="CB1L41">CB1L41</A> = (<A HREF="#ADDR[3]">ADDR[3]</A> & (<A HREF="#A1L58">A1L58</A> & ((<A HREF="#D1_DIEH">D1_DIEH</A>)))) # (!<A HREF="#ADDR[3]">ADDR[3]</A> & (((<A HREF="#A1L26">A1L26</A>))));


<P> --CB1L42 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~29 at LCCOMB_X12_Y6_N10
<P><A NAME="CB1L42">CB1L42</A> = (<A HREF="#K1_BO0">K1_BO0</A> & ((<A HREF="#K1_BO1">K1_BO1</A>) # ((<A HREF="#P3_q_b[0]">P3_q_b[0]</A>)))) # (!<A HREF="#K1_BO0">K1_BO0</A> & (!<A HREF="#K1_BO1">K1_BO1</A> & (<A HREF="#P1_q_b[0]">P1_q_b[0]</A>)));


<P> --CB1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~30 at LCCOMB_X12_Y6_N26
<P><A NAME="CB1L43">CB1L43</A> = (<A HREF="#CB1L42">CB1L42</A> & (((<A HREF="#P4_q_b[0]">P4_q_b[0]</A>)) # (!<A HREF="#K1_BO1">K1_BO1</A>))) # (!<A HREF="#CB1L42">CB1L42</A> & (<A HREF="#K1_BO1">K1_BO1</A> & ((<A HREF="#P2_q_b[0]">P2_q_b[0]</A>))));


<P> --CB1L44 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~31 at LCCOMB_X10_Y6_N14
<P><A NAME="CB1L44">CB1L44</A> = (<A HREF="#F1_F2S_o">F1_F2S_o</A> & (((<A HREF="#CB1L43">CB1L43</A> & !<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>)))) # (!<A HREF="#F1_F2S_o">F1_F2S_o</A> & (<A HREF="#CB1L41">CB1L41</A> & ((<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>))));


<P> --H1L2 is registers:u_registers|A1~0 at LCCOMB_X18_Y6_N8
<P><A NAME="H1L2">H1L2</A> = (<A HREF="#FB1_h_0C">FB1_h_0C</A> & ((<A HREF="#A1L123">A1L123</A> & ((<A HREF="#H1_A1">H1_A1</A>))) # (!<A HREF="#A1L123">A1L123</A> & (<A HREF="#A1L62">A1L62</A>)))) # (!<A HREF="#FB1_h_0C">FB1_h_0C</A> & (((<A HREF="#H1_A1">H1_A1</A>))));


<P> --Z1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X20_Y6_N4
<P><A NAME="Z1_INCBO">Z1_INCBO</A> = (<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A>) # (<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A>);


<P> --L1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X14_Y6_N10
<P><A NAME="L1L35">L1L35</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_UP[6]">L1_UP[6]</A>) # (<A HREF="#L1_DOWN[0]">L1_DOWN[0]</A>)));


<P> --L1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X14_Y6_N4
<P><A NAME="L1L36">L1L36</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A>) # ((<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((!<A HREF="#L1L20">L1L20</A>) # (!<A HREF="#L1L21">L1L21</A>))));


<P> --L1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X14_Y6_N6
<P><A NAME="L1L37">L1L37</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_UP[5]">L1_UP[5]</A>) # (<A HREF="#L1_DOWN[1]">L1_DOWN[1]</A>)));


<P> --L1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X14_Y6_N26
<P><A NAME="L1L38">L1L38</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_DOWN[2]">L1_DOWN[2]</A>) # (<A HREF="#L1_UP[4]">L1_UP[4]</A>)));


<P> --L1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X14_Y6_N14
<P><A NAME="L1L39">L1L39</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_DOWN[3]">L1_DOWN[3]</A>) # (<A HREF="#L1_UP[3]">L1_UP[3]</A>)));


<P> --L1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X14_Y6_N28
<P><A NAME="L1L40">L1L40</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_DOWN[4]">L1_DOWN[4]</A>) # (<A HREF="#L1_UP[2]">L1_UP[2]</A>)));


<P> --L1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X14_Y6_N24
<P><A NAME="L1L41">L1L41</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_DOWN[5]">L1_DOWN[5]</A>) # (<A HREF="#L1_UP[1]">L1_UP[1]</A>)));


<P> --L1L42 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X14_Y6_N18
<P><A NAME="L1L42">L1L42</A> = (<A HREF="#D1_INCFIFO">D1_INCFIFO</A> & ((<A HREF="#L1_DOWN[6]">L1_DOWN[6]</A>) # (<A HREF="#L1_UP[0]">L1_UP[0]</A>)));


<P> --L1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~0 at LCCOMB_X13_Y6_N14
<P><A NAME="L1L15">L1L15</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_UP[1]">L1_UP[1]</A>) # ((<A HREF="#L1_DOWN[5]">L1_DOWN[5]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[6]">L1_DOWN[6]</A>))));


<P> --L1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]~1 at LCCOMB_X13_Y6_N26
<P><A NAME="L1L13">L1L13</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_DOWN[4]">L1_DOWN[4]</A>) # ((<A HREF="#L1_UP[2]">L1_UP[2]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[5]">L1_DOWN[5]</A>))));


<P> --L1L11 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~2 at LCCOMB_X13_Y6_N12
<P><A NAME="L1L11">L1L11</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_DOWN[3]">L1_DOWN[3]</A>) # ((<A HREF="#L1_UP[3]">L1_UP[3]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[4]">L1_DOWN[4]</A>))));


<P> --L1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~3 at LCCOMB_X13_Y6_N10
<P><A NAME="L1L9">L1L9</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_UP[4]">L1_UP[4]</A>) # ((<A HREF="#L1_DOWN[2]">L1_DOWN[2]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[3]">L1_DOWN[3]</A>))));


<P> --L1L7 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~4 at LCCOMB_X14_Y6_N8
<P><A NAME="L1L7">L1L7</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_DOWN[1]">L1_DOWN[1]</A>) # ((<A HREF="#L1_UP[5]">L1_UP[5]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[2]">L1_DOWN[2]</A>))));


<P> --L1L5 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~5 at LCCOMB_X14_Y6_N22
<P><A NAME="L1L5">L1L5</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_UP[6]">L1_UP[6]</A>) # ((<A HREF="#L1_DOWN[0]">L1_DOWN[0]</A>)))) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (((<A HREF="#L1_DOWN[1]">L1_DOWN[1]</A>))));


<P> --L1L3 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~6 at LCCOMB_X14_Y6_N30
<P><A NAME="L1L3">L1L3</A> = (<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & (<A HREF="#L1_UP[7]">L1_UP[7]</A>)) # (!<A HREF="#D1_DECFIFO">D1_DECFIFO</A> & ((<A HREF="#L1_DOWN[0]">L1_DOWN[0]</A>)));


<P> --Q1L3 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~26 at LCCOMB_X20_Y7_N14
<P><A NAME="Q1L3">Q1L3</A> = (<A HREF="#D1_FLUSHFIFO">D1_FLUSHFIFO</A> & (!<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A> & !<A HREF="#D1L26">D1L26</A>)));


<P> --R1L73 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1 at LCCOMB_X19_Y7_N22
<P><A NAME="R1L73">R1L73</A> = (<A HREF="#R1L72">R1L72</A>) # ((<A HREF="#Q1L28">Q1L28</A>) # ((<A HREF="#Q1L3">Q1L3</A> & <A HREF="#Q1L2">Q1L2</A>)));


<P> --GB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X20_Y8_N24
<P><A NAME="GB1L11">GB1L11</A> = (<A HREF="#GB1_CNTR_O[8]">GB1_CNTR_O[8]</A> & (((!<A HREF="#ADDR[5]">ADDR[5]</A>) # (!<A HREF="#FB1L5">FB1L5</A>)) # (!<A HREF="#GB1L10">GB1L10</A>)));


<P> --GB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6 at LCCOMB_X20_Y8_N26
<P><A NAME="GB1L12">GB1L12</A> = (<A HREF="#GB1L11">GB1L11</A>) # ((<A HREF="#FB1L3">FB1L3</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & !<A HREF="#ADDR[2]">ADDR[2]</A>)));


<P> --Z1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0 at LCCOMB_X20_Y6_N10
<P><A NAME="Z1L2">Z1L2</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A> & <A HREF="#K1_BO0">K1_BO0</A>));


<P> --R1L33 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0 at LCCOMB_X17_Y7_N24
<P><A NAME="R1L33">R1L33</A> = (<A HREF="#R1L14">R1L14</A> & ((<A HREF="#D1_STATE[1]">D1_STATE[1]</A>) # ((!<A HREF="#DSACK_I_[0]">DSACK_I_[0]</A>) # (!<A HREF="#_BERR">_BERR</A>))));


<P> --R1L34 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1 at LCCOMB_X18_Y7_N28
<P><A NAME="R1L34">R1L34</A> = (<A HREF="#R1L33">R1L33</A> & ((<A HREF="#W1L1">W1L1</A>) # ((!<A HREF="#_STERM">_STERM</A> & !<A HREF="#W1L11">W1L11</A>)))) # (!<A HREF="#R1L33">R1L33</A> & (((!<A HREF="#_STERM">_STERM</A> & !<A HREF="#W1L11">W1L11</A>))));


<P> --R1L37 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2 at LCCOMB_X15_Y6_N22
<P><A NAME="R1L37">R1L37</A> = ((<A HREF="#R1L35">R1L35</A>) # ((<A HREF="#F1_RIFIFO_o">F1_RIFIFO_o</A> & !<A HREF="#R1L34">R1L34</A>))) # (!<A HREF="#R1L36">R1L36</A>);


<P> --R1L7 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0 at LCCOMB_X15_Y6_N14
<P><A NAME="R1L7">R1L7</A> = (<A HREF="#R1L34">R1L34</A>) # ((<A HREF="#R1L36">R1L36</A> & (!<A HREF="#R1L35">R1L35</A> & <A HREF="#F1_RDFIFO_o">F1_RDFIFO_o</A>)));


<P> --Z1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0 at LCCOMB_X20_Y6_N14
<P><A NAME="Z1L3">Z1L3</A> = (<A HREF="#K1_BO1">K1_BO1</A> & (<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A> & <A HREF="#K1_BO0">K1_BO0</A>));


<P> --Z1_state_reg.s22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s22 at LCFF_X21_Y7_N3
<P><A NAME="Z1_state_reg.s22">Z1_state_reg.s22</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s6">Z1_state_reg.s6</A>,  ,  , VCC);


<P> --Z1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0 at LCCOMB_X21_Y7_N0
<P><A NAME="Z1L13">Z1L13</A> = (<A HREF="#Z1_state_reg.s22">Z1_state_reg.s22</A>) # ((<A HREF="#F1_CDSACK_">F1_CDSACK_</A> & <A HREF="#Z1_state_reg.s14">Z1_state_reg.s14</A>));


<P> --Z1_state_reg.s9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s9 at LCFF_X21_Y7_N9
<P><A NAME="Z1_state_reg.s9">Z1_state_reg.s9</A> = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  , <A HREF="#Z1_state_reg.s19">Z1_state_reg.s19</A>,  ,  , VCC);


<P> --Z1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector19~0 at LCCOMB_X21_Y7_N12
<P><A NAME="Z1L16">Z1L16</A> = (<A HREF="#Z1_state_reg.s9">Z1_state_reg.s9</A>) # ((<A HREF="#F1_CDSACK_">F1_CDSACK_</A> & <A HREF="#Z1_state_reg.s25">Z1_state_reg.s25</A>));


<P> --D1_PAS is CPU_SM:u_CPU_SM|PAS at LCFF_X13_Y6_N9
<P><A NAME="D1_PAS">D1_PAS</A> = DFFEAS(<A HREF="#R1L45">R1L45</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --D1_PDS is CPU_SM:u_CPU_SM|PDS at LCFF_X15_Y6_N7
<P><A NAME="D1_PDS">D1_PDS</A> = DFFEAS(<A HREF="#R1L44">R1L44</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --HB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE at LCFF_X14_Y8_N31
<P><A NAME="HB1_FE">HB1_FE</A> = DFFEAS(<A HREF="#HB1L2">HB1L2</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#HB1L7">HB1L7</A>,  ,  ,  ,  );


<P> --R1L25 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0 at LCCOMB_X17_Y6_N8
<P><A NAME="R1L25">R1L25</A> = (<A HREF="#D1_nDSACK">D1_nDSACK</A> & (<A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#D1_nDSACK">D1_nDSACK</A> & (((!<A HREF="#DSACK_I_[1]">DSACK_I_[1]</A>) # (!<A HREF="#_BERR">_BERR</A>))));


<P> --R1L29 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0 at LCCOMB_X20_Y6_N30
<P><A NAME="R1L29">R1L29</A> = (<A HREF="#R1L19">R1L19</A>) # ((<A HREF="#R1L17">R1L17</A>) # ((<A HREF="#R1L38">R1L38</A> & <A HREF="#R1L25">R1L25</A>)));


<P> --R1L30 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1 at LCCOMB_X18_Y6_N14
<P><A NAME="R1L30">R1L30</A> = (<A HREF="#R1L14">R1L14</A>) # ((<A HREF="#R1L59">R1L59</A> & !<A HREF="#D1_STATE[3]">D1_STATE[3]</A>));


<P> --R1L43 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0 at LCCOMB_X19_Y6_N20
<P><A NAME="R1L43">R1L43</A> = (<A HREF="#U1L1">U1L1</A> & (<A HREF="#R1L57">R1L57</A> & ((!<A HREF="#Q1L26">Q1L26</A>) # (!<A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>))));


<P> --R1L31 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2 at LCCOMB_X18_Y6_N22
<P><A NAME="R1L31">R1L31</A> = (!<A HREF="#Q1L10">Q1L10</A> & (<A HREF="#R1L43">R1L43</A> & ((!<A HREF="#R1L13">R1L13</A>) # (!<A HREF="#_STERM">_STERM</A>))));


<P> --R1L32 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3 at LCCOMB_X19_Y6_N22
<P><A NAME="R1L32">R1L32</A> = (<A HREF="#R1L29">R1L29</A>) # (((<A HREF="#R1L30">R1L30</A> & !<A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#R1L31">R1L31</A>));


<P> --Z1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector26~0 at LCCOMB_X21_Y7_N22
<P><A NAME="Z1L22">Z1L22</A> = (<A HREF="#Z1_state_reg.s25">Z1_state_reg.s25</A>) # (((<A HREF="#Z1L21">Z1L21</A>) # (<A HREF="#Z1_state_reg.s9">Z1_state_reg.s9</A>)) # (!<A HREF="#Z1L19">Z1L19</A>));


<P> --HB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF at LCFF_X14_Y8_N15
<P><A NAME="HB1_FF">HB1_FF</A> = DFFEAS(<A HREF="#HB1L4">HB1L4</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#HB1L7">HB1L7</A>,  ,  ,  ,  );


<P> --HB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at LCFF_X13_Y8_N1
<P><A NAME="HB1_INT_P">HB1_INT_P</A> = DFFEAS(<A HREF="#HB1L11">HB1L11</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#HB1L7">HB1L7</A>,  ,  ,  ,  );


<P> --HB1_INT_F is registers:u_registers|registers_istr:u_registers_istr|INT_F at LCFF_X13_Y8_N25
<P><A NAME="HB1_INT_F">HB1_INT_F</A> = DFFEAS(<A HREF="#HB1L8">HB1L8</A>, !GLOBAL(<A HREF="#Y1L2">Y1L2</A>), <A HREF="#Y1__locked">Y1__locked</A>,  , <A HREF="#HB1L7">HB1L7</A>,  ,  ,  ,  );


<P> --D1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at LCFF_X13_Y6_N17
<P><A NAME="D1_BRIDGEOUT">D1_BRIDGEOUT</A> = DFFEAS(<A HREF="#R1L6">R1L6</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --BB1L77 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0 at LCCOMB_X10_Y6_N26
<P><A NAME="BB1L77">BB1L77</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P4_q_b[7]">P4_q_b[7]</A>))) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P2_q_b[7]">P2_q_b[7]</A>));


<P> --R1L24 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0 at LCCOMB_X17_Y7_N4
<P><A NAME="R1L24">R1L24</A> = (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> $ (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A>))));


<P> --R1L26 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1 at LCCOMB_X17_Y6_N4
<P><A NAME="R1L26">R1L26</A> = (<A HREF="#R1L25">R1L25</A> & (<A HREF="#R1L24">R1L24</A> & !<A HREF="#D1_STATE[4]">D1_STATE[4]</A>));


<P> --R1L27 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2 at LCCOMB_X18_Y6_N6
<P><A NAME="R1L27">R1L27</A> = (<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & ((<A HREF="#R1L14">R1L14</A>)))) # (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & ((<A HREF="#R1L59">R1L59</A>) # ((!<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & <A HREF="#R1L14">R1L14</A>))));


<P> --R1L28 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~3 at LCCOMB_X18_Y6_N26
<P><A NAME="R1L28">R1L28</A> = (<A HREF="#R1L26">R1L26</A>) # (((<A HREF="#R1L27">R1L27</A> & !<A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#R1L31">R1L31</A>));


<P> --BB1L78 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1 at LCCOMB_X10_Y6_N30
<P><A NAME="BB1L78">BB1L78</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P4_q_b[6]">P4_q_b[6]</A>))) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P2_q_b[6]">P2_q_b[6]</A>));


<P> --BB1L79 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2 at LCCOMB_X12_Y6_N20
<P><A NAME="BB1L79">BB1L79</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P4_q_b[5]">P4_q_b[5]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P2_q_b[5]">P2_q_b[5]</A>)));


<P> --BB1L80 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3 at LCCOMB_X12_Y6_N6
<P><A NAME="BB1L80">BB1L80</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P4_q_b[4]">P4_q_b[4]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P2_q_b[4]">P2_q_b[4]</A>)));


<P> --BB1L81 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4 at LCCOMB_X12_Y6_N14
<P><A NAME="BB1L81">BB1L81</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P4_q_b[3]">P4_q_b[3]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P2_q_b[3]">P2_q_b[3]</A>)));


<P> --BB1L82 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5 at LCCOMB_X12_Y6_N0
<P><A NAME="BB1L82">BB1L82</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P4_q_b[2]">P4_q_b[2]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P2_q_b[2]">P2_q_b[2]</A>)));


<P> --BB1L83 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6 at LCCOMB_X12_Y6_N4
<P><A NAME="BB1L83">BB1L83</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P4_q_b[1]">P4_q_b[1]</A>))) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P2_q_b[1]">P2_q_b[1]</A>));


<P> --BB1L84 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7 at LCCOMB_X12_Y6_N28
<P><A NAME="BB1L84">BB1L84</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P4_q_b[0]">P4_q_b[0]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P2_q_b[0]">P2_q_b[0]</A>)));


<P> --BB1L85 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8 at LCCOMB_X12_Y7_N10
<P><A NAME="BB1L85">BB1L85</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[7]">P3_q_b[7]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[7]">P1_q_b[7]</A>)));


<P> --BB1L86 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9 at LCCOMB_X10_Y6_N2
<P><A NAME="BB1L86">BB1L86</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P3_q_b[6]">P3_q_b[6]</A>))) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P1_q_b[6]">P1_q_b[6]</A>));


<P> --BB1L87 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10 at LCCOMB_X12_Y7_N6
<P><A NAME="BB1L87">BB1L87</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[5]">P3_q_b[5]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[5]">P1_q_b[5]</A>)));


<P> --BB1L88 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11 at LCCOMB_X12_Y7_N20
<P><A NAME="BB1L88">BB1L88</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[4]">P3_q_b[4]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[4]">P1_q_b[4]</A>)));


<P> --BB1L89 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12 at LCCOMB_X12_Y7_N18
<P><A NAME="BB1L89">BB1L89</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[3]">P3_q_b[3]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[3]">P1_q_b[3]</A>)));


<P> --BB1L90 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13 at LCCOMB_X12_Y7_N2
<P><A NAME="BB1L90">BB1L90</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[2]">P3_q_b[2]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[2]">P1_q_b[2]</A>)));


<P> --BB1L91 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14 at LCCOMB_X12_Y7_N0
<P><A NAME="BB1L91">BB1L91</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[1]">P3_q_b[1]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[1]">P1_q_b[1]</A>)));


<P> --BB1L92 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15 at LCCOMB_X12_Y7_N8
<P><A NAME="BB1L92">BB1L92</A> = (<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & (<A HREF="#P3_q_b[0]">P3_q_b[0]</A>)) # (!<A HREF="#D1_BRIDGEOUT">D1_BRIDGEOUT</A> & ((<A HREF="#P1_q_b[0]">P1_q_b[0]</A>)));


<P> --R1L8 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0 at LCCOMB_X18_Y5_N28
<P><A NAME="R1L8">R1L8</A> = (<A HREF="#R1L49">R1L49</A>) # ((<A HREF="#Q1L20">Q1L20</A>) # ((<A HREF="#Q1L14">Q1L14</A> & <A HREF="#R1L12">R1L12</A>)));


<P> --R1L9 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0 at LCCOMB_X18_Y6_N20
<P><A NAME="R1L9">R1L9</A> = (<A HREF="#_STERM">_STERM</A> & (((!<A HREF="#R1L8">R1L8</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (!<A HREF="#Q1L13">Q1L13</A> & ((<A HREF="#R1L48">R1L48</A>))));


<P> --R1L51 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1 at LCCOMB_X15_Y6_N4
<P><A NAME="R1L51">R1L51</A> = (!<A HREF="#Q1L23">Q1L23</A> & (!<A HREF="#Q1L19">Q1L19</A> & (!<A HREF="#Q1L25">Q1L25</A> & <A HREF="#R1L46">R1L46</A>)));


<P> --R1L10 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1 at LCCOMB_X15_Y6_N16
<P><A NAME="R1L10">R1L10</A> = (<A HREF="#T1L5">T1L5</A>) # ((<A HREF="#Q1L15">Q1L15</A>) # ((!<A HREF="#R1L9">R1L9</A>) # (!<A HREF="#R1L51">R1L51</A>)));


<P> --Z1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector28~0 at LCCOMB_X21_Y7_N16
<P><A NAME="Z1L24">Z1L24</A> = (<A HREF="#Z1L15">Z1L15</A>) # ((<A HREF="#Z1_state_reg.s17">Z1_state_reg.s17</A>) # ((<A HREF="#Z1_state_reg.s6">Z1_state_reg.s6</A>) # (<A HREF="#Z1_state_reg.s26">Z1_state_reg.s26</A>)));


<P> --Z1_WideOr22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22 at LCCOMB_X20_Y6_N8
<P><A NAME="Z1_WideOr22">Z1_WideOr22</A> = (<A HREF="#Z1_state_reg.s18">Z1_state_reg.s18</A>) # ((<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A>) # ((<A HREF="#Z1_state_reg.s28">Z1_state_reg.s28</A>) # (<A HREF="#Z1_state_reg.s2">Z1_state_reg.s2</A>)));


<P> --LLW is LLW at LCFF_X12_Y5_N27
<P><A NAME="LLW">LLW</A> = DFFEAS(<A HREF="#A1L93">A1L93</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>),  ,  ,  ,  ,  ,  ,  );


<P> --N1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X12_Y5_N6
<P><A NAME="N1_LLWS">N1_LLWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#EB1L1">EB1L1</A> & (<A HREF="#F1_DACK_o">F1_DACK_o</A> & <A HREF="#F1_RE_o">F1_RE_o</A>)));


<P> --D1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at LCFF_X15_Y6_N13
<P><A NAME="D1_BRIDGEIN">D1_BRIDGEIN</A> = DFFEAS(<A HREF="#R1_nBRIDGEIN_d">R1_nBRIDGEIN_d</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at LCFF_X10_Y7_N1
<P><A NAME="AB1_UD_LATCH[0]">AB1_UD_LATCH[0]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L44">A1L44</A>,  ,  , VCC);


<P> --D1_DIEL is CPU_SM:u_CPU_SM|DIEL at LCFF_X15_Y6_N25
<P><A NAME="D1_DIEL">D1_DIEL</A> = DFFEAS(<A HREF="#R1L11">R1L11</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --G1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X15_Y7_N18
<P><A NAME="G1_bDIEL">G1_bDIEL</A> = (<A HREF="#D1_DIEL">D1_DIEL</A>) # (<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A>);


<P> --AB1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0 at LCCOMB_X10_Y7_N0
<P><A NAME="AB1L1">AB1L1</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L12">A1L12</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & ((<A HREF="#AB1_UD_LATCH[0]">AB1_UD_LATCH[0]</A>))));


<P> --F1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at LCFF_X21_Y6_N3
<P><A NAME="F1_S2F_o">F1_S2F_o</A> = DFFEAS(<A HREF="#Z1L23">Z1L23</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --G1L3 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X10_Y7_N30
<P><A NAME="G1L3">G1L3</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L99">A1L99</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L1">AB1L1</A>)));


<P> --M1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at LCFF_X21_Y5_N13
<P><A NAME="M1_COUNT[0]">M1_COUNT[0]</A> = DFFEAS(<A HREF="#M1L3">M1L3</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --M1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at LCFF_X21_Y5_N5
<P><A NAME="M1_COUNT[1]">M1_COUNT[1]</A> = DFFEAS(<A HREF="#M1L5">M1L5</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --M1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at LCFF_X21_Y5_N7
<P><A NAME="M1_COUNT[2]">M1_COUNT[2]</A> = DFFEAS(<A HREF="#M1L8">M1L8</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --M2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at LCFF_X19_Y7_N5
<P><A NAME="M2_COUNT[0]">M2_COUNT[0]</A> = DFFEAS(<A HREF="#M2L3">M2L3</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --M2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at LCFF_X19_Y7_N9
<P><A NAME="M2_COUNT[1]">M2_COUNT[1]</A> = DFFEAS(<A HREF="#M2L5">M2L5</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --M2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at LCFF_X19_Y7_N11
<P><A NAME="M2_COUNT[2]">M2_COUNT[2]</A> = DFFEAS(<A HREF="#M2L8">M2L8</A>, GLOBAL(<A HREF="#Y1L6">Y1L6</A>), <A HREF="#Y1__locked">Y1__locked</A>,  ,  ,  ,  ,  ,  );


<P> --LHW is LHW at LCFF_X12_Y5_N3
<P><A NAME="LHW">LHW</A> = DFFEAS(<A HREF="#A1L91">A1L91</A>, !GLOBAL(<A HREF="#A1L125">A1L125</A>),  ,  ,  ,  ,  ,  ,  );


<P> --N1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0 at LCCOMB_X12_Y5_N10
<P><A NAME="N1L2">N1L2</A> = (<A HREF="#F1_DACK_o">F1_DACK_o</A> & <A HREF="#F1_RE_o">F1_RE_o</A>);


<P> --N1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X12_Y5_N0
<P><A NAME="N1_UMWS">N1_UMWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#N1L2">N1L2</A> & (<A HREF="#K1_BO0">K1_BO0</A> & !<A HREF="#K1_BO1">K1_BO1</A>)));


<P> --G1L27 is datapath:u_datapath|FIFO_ID[16]~1 at LCCOMB_X10_Y7_N24
<P><A NAME="G1L27">G1L27</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L99">A1L99</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L44">A1L44</A>))));


<P> --N1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X12_Y5_N24
<P><A NAME="N1_LMWS">N1_LMWS</A> = (<A HREF="#LLW">LLW</A>) # ((<A HREF="#N1L2">N1L2</A> & (!<A HREF="#K1_BO0">K1_BO0</A> & <A HREF="#K1_BO1">K1_BO1</A>)));


<P> --G1L11 is datapath:u_datapath|FIFO_ID[8]~2 at LCCOMB_X10_Y7_N6
<P><A NAME="G1L11">G1L11</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L99">A1L99</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#G1_bDIEL">G1_bDIEL</A> & <A HREF="#A1L28">A1L28</A>))));


<P> --AB1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8] at LCFF_X10_Y7_N19
<P><A NAME="AB1_UD_LATCH[8]">AB1_UD_LATCH[8]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L60">A1L60</A>,  ,  , VCC);


<P> --AB1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~1 at LCCOMB_X15_Y7_N10
<P><A NAME="AB1L8">AB1L8</A> = (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & (!<A HREF="#F1_CPU2S_o">F1_CPU2S_o</A> & !<A HREF="#D1_DIEL">D1_DIEL</A>));


<P> --G1L12 is datapath:u_datapath|FIFO_ID[8]~3 at LCCOMB_X10_Y7_N18
<P><A NAME="G1L12">G1L12</A> = (<A HREF="#G1L11">G1L11</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[8]">AB1_UD_LATCH[8]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --N1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X12_Y5_N8
<P><A NAME="N1_UUWS">N1_UUWS</A> = (<A HREF="#LHW">LHW</A>) # ((<A HREF="#N1L2">N1L2</A> & (!<A HREF="#K1_BO0">K1_BO0</A> & !<A HREF="#K1_BO1">K1_BO1</A>)));


<P> --G1L35 is datapath:u_datapath|FIFO_ID[24]~4 at LCCOMB_X10_Y7_N4
<P><A NAME="G1L35">G1L35</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L99">A1L99</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L60">A1L60</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>)));


<P> --AB1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at LCFF_X14_Y7_N15
<P><A NAME="AB1_UD_LATCH[1]">AB1_UD_LATCH[1]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L46">A1L46</A>,  ,  , VCC);


<P> --AB1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2 at LCCOMB_X14_Y7_N14
<P><A NAME="AB1L2">AB1L2</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L14">A1L14</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & ((<A HREF="#AB1_UD_LATCH[1]">AB1_UD_LATCH[1]</A>))));


<P> --G1L4 is datapath:u_datapath|FIFO_ID[1]~5 at LCCOMB_X10_Y6_N28
<P><A NAME="G1L4">G1L4</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L101">A1L101</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L2">AB1L2</A>)));


<P> --G1L28 is datapath:u_datapath|FIFO_ID[17]~6 at LCCOMB_X10_Y6_N18
<P><A NAME="G1L28">G1L28</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L101">A1L101</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L46">A1L46</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>)));


<P> --G1L13 is datapath:u_datapath|FIFO_ID[9]~7 at LCCOMB_X9_Y7_N30
<P><A NAME="G1L13">G1L13</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L101">A1L101</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L30">A1L30</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A>)));


<P> --AB1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9] at LCFF_X10_Y7_N3
<P><A NAME="AB1_UD_LATCH[9]">AB1_UD_LATCH[9]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L62">A1L62</A>,  ,  , VCC);


<P> --G1L14 is datapath:u_datapath|FIFO_ID[9]~8 at LCCOMB_X10_Y7_N2
<P><A NAME="G1L14">G1L14</A> = (<A HREF="#G1L13">G1L13</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[9]">AB1_UD_LATCH[9]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --G1L36 is datapath:u_datapath|FIFO_ID[25]~9 at LCCOMB_X10_Y6_N22
<P><A NAME="G1L36">G1L36</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L101">A1L101</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#D1_DIEH">D1_DIEH</A> & ((<A HREF="#A1L62">A1L62</A>))));


<P> --AB1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at LCFF_X10_Y7_N27
<P><A NAME="AB1_UD_LATCH[2]">AB1_UD_LATCH[2]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L48">A1L48</A>,  ,  , VCC);


<P> --AB1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~3 at LCCOMB_X10_Y7_N26
<P><A NAME="AB1L3">AB1L3</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L16">A1L16</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & ((<A HREF="#AB1_UD_LATCH[2]">AB1_UD_LATCH[2]</A>))));


<P> --G1L5 is datapath:u_datapath|FIFO_ID[2]~10 at LCCOMB_X10_Y7_N28
<P><A NAME="G1L5">G1L5</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L103">A1L103</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L3">AB1L3</A>)));


<P> --G1L29 is datapath:u_datapath|FIFO_ID[18]~11 at LCCOMB_X10_Y7_N16
<P><A NAME="G1L29">G1L29</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L103">A1L103</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L48">A1L48</A>))));


<P> --G1L15 is datapath:u_datapath|FIFO_ID[10]~12 at LCCOMB_X10_Y7_N12
<P><A NAME="G1L15">G1L15</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L103">A1L103</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L32">A1L32</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A>)));


<P> --AB1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10] at LCFF_X10_Y7_N21
<P><A NAME="AB1_UD_LATCH[10]">AB1_UD_LATCH[10]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L64">A1L64</A>,  ,  , VCC);


<P> --G1L16 is datapath:u_datapath|FIFO_ID[10]~13 at LCCOMB_X10_Y7_N20
<P><A NAME="G1L16">G1L16</A> = (<A HREF="#G1L15">G1L15</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[10]">AB1_UD_LATCH[10]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --G1L37 is datapath:u_datapath|FIFO_ID[26]~14 at LCCOMB_X10_Y7_N10
<P><A NAME="G1L37">G1L37</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L103">A1L103</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L64">A1L64</A>))));


<P> --AB1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at LCFF_X15_Y7_N15
<P><A NAME="AB1_UD_LATCH[3]">AB1_UD_LATCH[3]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L50">A1L50</A>,  ,  , VCC);


<P> --AB1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~4 at LCCOMB_X15_Y7_N14
<P><A NAME="AB1L4">AB1L4</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L18">A1L18</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & (<A HREF="#AB1_UD_LATCH[3]">AB1_UD_LATCH[3]</A>)));


<P> --G1L6 is datapath:u_datapath|FIFO_ID[3]~15 at LCCOMB_X13_Y7_N0
<P><A NAME="G1L6">G1L6</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L105">A1L105</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L4">AB1L4</A>)));


<P> --G1L30 is datapath:u_datapath|FIFO_ID[19]~16 at LCCOMB_X13_Y7_N18
<P><A NAME="G1L30">G1L30</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L105">A1L105</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L50">A1L50</A>))));


<P> --G1L17 is datapath:u_datapath|FIFO_ID[11]~17 at LCCOMB_X9_Y7_N14
<P><A NAME="G1L17">G1L17</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L105">A1L105</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L34">A1L34</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A>)));


<P> --AB1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11] at LCFF_X10_Y7_N23
<P><A NAME="AB1_UD_LATCH[11]">AB1_UD_LATCH[11]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L66">A1L66</A>,  ,  , VCC);


<P> --G1L18 is datapath:u_datapath|FIFO_ID[11]~18 at LCCOMB_X10_Y7_N22
<P><A NAME="G1L18">G1L18</A> = (<A HREF="#G1L17">G1L17</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[11]">AB1_UD_LATCH[11]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --G1L38 is datapath:u_datapath|FIFO_ID[27]~19 at LCCOMB_X10_Y5_N16
<P><A NAME="G1L38">G1L38</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L105">A1L105</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L66">A1L66</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>)));


<P> --AB1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at LCFF_X15_Y7_N17
<P><A NAME="AB1_UD_LATCH[4]">AB1_UD_LATCH[4]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L52">A1L52</A>,  ,  , VCC);


<P> --AB1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~5 at LCCOMB_X15_Y7_N16
<P><A NAME="AB1L5">AB1L5</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L20">A1L20</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & (<A HREF="#AB1_UD_LATCH[4]">AB1_UD_LATCH[4]</A>)));


<P> --G1L7 is datapath:u_datapath|FIFO_ID[4]~20 at LCCOMB_X13_Y7_N24
<P><A NAME="G1L7">G1L7</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L107">A1L107</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L5">AB1L5</A>)));


<P> --G1L31 is datapath:u_datapath|FIFO_ID[20]~21 at LCCOMB_X15_Y7_N20
<P><A NAME="G1L31">G1L31</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L107">A1L107</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L52">A1L52</A> & <A HREF="#D1_DIEH">D1_DIEH</A>))));


<P> --G1L19 is datapath:u_datapath|FIFO_ID[12]~22 at LCCOMB_X15_Y7_N30
<P><A NAME="G1L19">G1L19</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L107">A1L107</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L36">A1L36</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A>)));


<P> --AB1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12] at LCFF_X15_Y7_N29
<P><A NAME="AB1_UD_LATCH[12]">AB1_UD_LATCH[12]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L68">A1L68</A>,  ,  , VCC);


<P> --G1L20 is datapath:u_datapath|FIFO_ID[12]~23 at LCCOMB_X15_Y7_N28
<P><A NAME="G1L20">G1L20</A> = (<A HREF="#G1L19">G1L19</A>) # ((!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#AB1_UD_LATCH[12]">AB1_UD_LATCH[12]</A> & <A HREF="#AB1L8">AB1L8</A>)));


<P> --G1L39 is datapath:u_datapath|FIFO_ID[28]~24 at LCCOMB_X15_Y7_N26
<P><A NAME="G1L39">G1L39</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L107">A1L107</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L68">A1L68</A> & ((<A HREF="#D1_DIEH">D1_DIEH</A>))));


<P> --AB1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at LCFF_X14_Y7_N7
<P><A NAME="AB1_UD_LATCH[5]">AB1_UD_LATCH[5]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L54">A1L54</A>,  ,  , VCC);


<P> --AB1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~6 at LCCOMB_X14_Y7_N6
<P><A NAME="AB1L6">AB1L6</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L22">A1L22</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & ((<A HREF="#AB1_UD_LATCH[5]">AB1_UD_LATCH[5]</A>))));


<P> --G1L8 is datapath:u_datapath|FIFO_ID[5]~25 at LCCOMB_X14_Y7_N0
<P><A NAME="G1L8">G1L8</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#A1L109">A1L109</A>))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#AB1L6">AB1L6</A>));


<P> --G1L32 is datapath:u_datapath|FIFO_ID[21]~26 at LCCOMB_X14_Y7_N12
<P><A NAME="G1L32">G1L32</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L109">A1L109</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#D1_DIEH">D1_DIEH</A> & ((<A HREF="#A1L54">A1L54</A>))));


<P> --G1L21 is datapath:u_datapath|FIFO_ID[13]~27 at LCCOMB_X14_Y7_N16
<P><A NAME="G1L21">G1L21</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L109">A1L109</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#A1L38">A1L38</A>)));


<P> --AB1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13] at LCFF_X14_Y7_N31
<P><A NAME="AB1_UD_LATCH[13]">AB1_UD_LATCH[13]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L70">A1L70</A>,  ,  , VCC);


<P> --G1L22 is datapath:u_datapath|FIFO_ID[13]~28 at LCCOMB_X14_Y7_N30
<P><A NAME="G1L22">G1L22</A> = (<A HREF="#G1L21">G1L21</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[13]">AB1_UD_LATCH[13]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --G1L40 is datapath:u_datapath|FIFO_ID[29]~29 at LCCOMB_X10_Y5_N4
<P><A NAME="G1L40">G1L40</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L109">A1L109</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L70">A1L70</A> & (<A HREF="#D1_DIEH">D1_DIEH</A>)));


<P> --AB1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at LCFF_X14_Y7_N27
<P><A NAME="AB1_UD_LATCH[6]">AB1_UD_LATCH[6]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L56">A1L56</A>,  ,  , VCC);


<P> --AB1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~7 at LCCOMB_X14_Y7_N26
<P><A NAME="AB1L7">AB1L7</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#A1L24">A1L24</A>)) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#AB1_UD_LATCH[6]">AB1_UD_LATCH[6]</A> & <A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A>))));


<P> --G1L9 is datapath:u_datapath|FIFO_ID[6]~30 at LCCOMB_X14_Y7_N2
<P><A NAME="G1L9">G1L9</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L111">A1L111</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L7">AB1L7</A>)));


<P> --G1L33 is datapath:u_datapath|FIFO_ID[22]~31 at LCCOMB_X14_Y7_N28
<P><A NAME="G1L33">G1L33</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L111">A1L111</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L56">A1L56</A> & ((<A HREF="#D1_DIEH">D1_DIEH</A>))));


<P> --G1L23 is datapath:u_datapath|FIFO_ID[14]~32 at LCCOMB_X14_Y7_N18
<P><A NAME="G1L23">G1L23</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L111">A1L111</A>)))) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L40">A1L40</A> & (<A HREF="#G1_bDIEL">G1_bDIEL</A>)));


<P> --AB1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14] at LCFF_X14_Y7_N25
<P><A NAME="AB1_UD_LATCH[14]">AB1_UD_LATCH[14]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L72">A1L72</A>,  ,  , VCC);


<P> --G1L24 is datapath:u_datapath|FIFO_ID[14]~33 at LCCOMB_X14_Y7_N24
<P><A NAME="G1L24">G1L24</A> = (<A HREF="#G1L23">G1L23</A>) # ((!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#AB1L8">AB1L8</A> & <A HREF="#AB1_UD_LATCH[14]">AB1_UD_LATCH[14]</A>)));


<P> --G1L41 is datapath:u_datapath|FIFO_ID[30]~34 at LCCOMB_X10_Y5_N10
<P><A NAME="G1L41">G1L41</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L111">A1L111</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L72">A1L72</A>))));


<P> --AB1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at LCFF_X15_Y7_N7
<P><A NAME="AB1_UD_LATCH[7]">AB1_UD_LATCH[7]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L58">A1L58</A>,  ,  , VCC);


<P> --AB1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~8 at LCCOMB_X15_Y7_N6
<P><A NAME="AB1L9">AB1L9</A> = (<A HREF="#G1_bDIEL">G1_bDIEL</A> & (((<A HREF="#A1L26">A1L26</A>)))) # (!<A HREF="#G1_bDIEL">G1_bDIEL</A> & (<A HREF="#D1_BRIDGEIN">D1_BRIDGEIN</A> & (<A HREF="#AB1_UD_LATCH[7]">AB1_UD_LATCH[7]</A>)));


<P> --G1L10 is datapath:u_datapath|FIFO_ID[7]~35 at LCCOMB_X15_Y7_N0
<P><A NAME="G1L10">G1L10</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L113">A1L113</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & ((<A HREF="#AB1L9">AB1L9</A>)));


<P> --G1L34 is datapath:u_datapath|FIFO_ID[23]~36 at LCCOMB_X15_Y7_N24
<P><A NAME="G1L34">G1L34</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L113">A1L113</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L58">A1L58</A> & <A HREF="#D1_DIEH">D1_DIEH</A>))));


<P> --G1L25 is datapath:u_datapath|FIFO_ID[15]~37 at LCCOMB_X15_Y7_N4
<P><A NAME="G1L25">G1L25</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L113">A1L113</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#A1L42">A1L42</A> & <A HREF="#G1_bDIEL">G1_bDIEL</A>))));


<P> --AB1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15] at LCFF_X14_Y7_N23
<P><A NAME="AB1_UD_LATCH[15]">AB1_UD_LATCH[15]</A> = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  , !<A HREF="#DS_O_">DS_O_</A>, <A HREF="#A1L74">A1L74</A>,  ,  , VCC);


<P> --G1L26 is datapath:u_datapath|FIFO_ID[15]~38 at LCCOMB_X14_Y7_N22
<P><A NAME="G1L26">G1L26</A> = (<A HREF="#G1L25">G1L25</A>) # ((<A HREF="#AB1L8">AB1L8</A> & (<A HREF="#AB1_UD_LATCH[15]">AB1_UD_LATCH[15]</A> & !<A HREF="#F1_S2F_o">F1_S2F_o</A>)));


<P> --G1L42 is datapath:u_datapath|FIFO_ID[31]~39 at LCCOMB_X10_Y5_N0
<P><A NAME="G1L42">G1L42</A> = (<A HREF="#F1_S2F_o">F1_S2F_o</A> & (<A HREF="#A1L113">A1L113</A>)) # (!<A HREF="#F1_S2F_o">F1_S2F_o</A> & (((<A HREF="#D1_DIEH">D1_DIEH</A> & <A HREF="#A1L74">A1L74</A>))));


<P> --R1L40 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2 at LCCOMB_X18_Y5_N8
<P><A NAME="R1L40">R1L40</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#U1L11">U1L11</A> & (!<A HREF="#D1_DSACK_LATCHED_[1]">D1_DSACK_LATCHED_[1]</A> & !<A HREF="#D1_DSACK_LATCHED_[0]">D1_DSACK_LATCHED_[0]</A>)));


<P> --R1L41 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3 at LCCOMB_X19_Y5_N24
<P><A NAME="R1L41">R1L41</A> = (<A HREF="#Q1L20">Q1L20</A>) # ((<A HREF="#D1_nDSACK">D1_nDSACK</A> & ((<A HREF="#Q1L17">Q1L17</A>) # (<A HREF="#Q1L11">Q1L11</A>))));


<P> --R1L42 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~4 at LCCOMB_X18_Y5_N4
<P><A NAME="R1L42">R1L42</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#R1L40">R1L40</A>) # (<A HREF="#R1L41">R1L41</A>)) # (!<A HREF="#S1L7">S1L7</A>)));


<P> --R1L44 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1 at LCCOMB_X15_Y6_N6
<P><A NAME="R1L44">R1L44</A> = ((<A HREF="#R1L42">R1L42</A>) # ((<A HREF="#D1_nDSACK">D1_nDSACK</A> & <A HREF="#Q1L15">Q1L15</A>))) # (!<A HREF="#R1L51">R1L51</A>);


<P> --R1L45 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~2 at LCCOMB_X13_Y6_N8
<P><A NAME="R1L45">R1L45</A> = (<A HREF="#R1L19">R1L19</A>) # ((<A HREF="#R1L44">R1L44</A>) # (!<A HREF="#R1L43">R1L43</A>));


<P> --HB1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0 at LCCOMB_X14_Y8_N30
<P><A NAME="HB1L2">HB1L2</A> = (<A HREF="#A1L123">A1L123</A> & (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#FB1L5">FB1L5</A> & <A HREF="#L1_FIFOEMPTY">L1_FIFOEMPTY</A>)));


<P> --HB1L7 is registers:u_registers|registers_istr:u_registers_istr|INT_F~0 at LCCOMB_X13_Y8_N2
<P><A NAME="HB1L7">HB1L7</A> = (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#ADDR[4]">ADDR[4]</A> & ((<A HREF="#A1L123">A1L123</A>) # (!<A HREF="#ADDR[2]">ADDR[2]</A>))));


<P> --HB1L4 is registers:u_registers|registers_istr:u_registers_istr|FF~0 at LCCOMB_X14_Y8_N14
<P><A NAME="HB1L4">HB1L4</A> = (<A HREF="#A1L123">A1L123</A> & (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#FB1L5">FB1L5</A> & <A HREF="#L1_FIFOFULL">L1_FIFOFULL</A>)));


<P> --HB1L11 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X13_Y8_N0
<P><A NAME="HB1L11">HB1L11</A> = (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#FB1L5">FB1L5</A> & (<A HREF="#A1L123">A1L123</A> & !<A HREF="#HB1_INT">HB1_INT</A>)));


<P> --HB1L8 is registers:u_registers|registers_istr:u_registers_istr|INT_F~1 at LCCOMB_X13_Y8_N24
<P><A NAME="HB1L8">HB1L8</A> = (<A HREF="#FB1L8">FB1L8</A> & (<A HREF="#FB1L5">FB1L5</A> & (<A HREF="#A1L123">A1L123</A> & <A HREF="#INTA">INTA</A>)));


<P> --R1L4 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0 at LCCOMB_X19_Y5_N8
<P><A NAME="R1L4">R1L4</A> = (<A HREF="#D1_STATE[0]">D1_STATE[0]</A> & (!<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> $ (<A HREF="#D1_STATE[4]">D1_STATE[4]</A>))));


<P> --R1L5 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0 at LCCOMB_X18_Y5_N26
<P><A NAME="R1L5">R1L5</A> = (<A HREF="#_STERM">_STERM</A> & (((<A HREF="#R1L17">R1L17</A>)))) # (!<A HREF="#_STERM">_STERM</A> & (!<A HREF="#D1_STATE[3]">D1_STATE[3]</A> & (<A HREF="#R1L4">R1L4</A>)));


<P> --R1L6 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1 at LCCOMB_X13_Y6_N16
<P><A NAME="R1L6">R1L6</A> = (<A HREF="#R1L5">R1L5</A>) # ((<A HREF="#R1L19">R1L19</A>) # ((<A HREF="#R1L25">R1L25</A> & <A HREF="#R1L18">R1L18</A>)));


<P> --D1_PLLW is CPU_SM:u_CPU_SM|PLLW at LCFF_X18_Y5_N17
<P><A NAME="D1_PLLW">D1_PLLW</A> = DFFEAS(<A HREF="#R1L54">R1L54</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --R1_nBRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d at LCCOMB_X15_Y6_N12
<P><A NAME="R1_nBRIDGEIN_d">R1_nBRIDGEIN_d</A> = (<A HREF="#Q1L18">Q1L18</A>) # ((<A HREF="#Q1L9">Q1L9</A>) # (!<A HREF="#R1L71">R1L71</A>));


<P> --R1L11 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0 at LCCOMB_X15_Y6_N24
<P><A NAME="R1L11">R1L11</A> = (<A HREF="#Q1L25">Q1L25</A>) # (((<A HREF="#R1L35">R1L35</A>) # (!<A HREF="#R1L46">R1L46</A>)) # (!<A HREF="#R1L9">R1L9</A>));


<P> --Z1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector27~0 at LCCOMB_X21_Y6_N2
<P><A NAME="Z1L23">Z1L23</A> = (<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A>) # (!<A HREF="#Z1L6">Z1L6</A>);


<P> --D1_INCNI is CPU_SM:u_CPU_SM|INCNI at LCFF_X21_Y5_N3
<P><A NAME="D1_INCNI">D1_INCNI</A> = DFFEAS(<A HREF="#D1L22">D1L22</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at LCFF_X20_Y5_N15
<P><A NAME="F1_INCNI_o">F1_INCNI_o</A> = DFFEAS(<A HREF="#Z1L25">Z1L25</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --M1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~0 at LCCOMB_X21_Y5_N12
<P><A NAME="M1L3">M1L3</A> = <A HREF="#M1_COUNT[0]">M1_COUNT[0]</A> $ (((<A HREF="#F1_INCNI_o">F1_INCNI_o</A>) # (<A HREF="#D1_INCNI">D1_INCNI</A>)));


<P> --M1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X21_Y5_N4
<P><A NAME="M1L5">M1L5</A> = <A HREF="#M1_COUNT[1]">M1_COUNT[1]</A> $ (((<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A> & ((<A HREF="#D1_INCNI">D1_INCNI</A>) # (<A HREF="#F1_INCNI_o">F1_INCNI_o</A>)))));


<P> --M1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X21_Y5_N26
<P><A NAME="M1L7">M1L7</A> = (!<A HREF="#M1_COUNT[0]">M1_COUNT[0]</A>) # (!<A HREF="#M1_COUNT[1]">M1_COUNT[1]</A>);


<P> --M1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~3 at LCCOMB_X21_Y5_N6
<P><A NAME="M1L8">M1L8</A> = <A HREF="#M1_COUNT[2]">M1_COUNT[2]</A> $ (((!<A HREF="#M1L7">M1L7</A> & ((<A HREF="#F1_INCNI_o">F1_INCNI_o</A>) # (<A HREF="#D1_INCNI">D1_INCNI</A>)))));


<P> --D1_INCNO is CPU_SM:u_CPU_SM|INCNO at LCFF_X18_Y7_N17
<P><A NAME="D1_INCNO">D1_INCNO</A> = DFFEAS(<A HREF="#D1L24">D1L24</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --F1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at LCFF_X20_Y7_N21
<P><A NAME="F1_INCNO_o">F1_INCNO_o</A> = DFFEAS(<A HREF="#Z1L17">Z1L17</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>),  ,  ,  ,  ,  ,  ,  );


<P> --M2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~0 at LCCOMB_X19_Y7_N4
<P><A NAME="M2L3">M2L3</A> = <A HREF="#M2_COUNT[0]">M2_COUNT[0]</A> $ (((<A HREF="#F1_INCNO_o">F1_INCNO_o</A>) # (<A HREF="#D1_INCNO">D1_INCNO</A>)));


<P> --M2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~1 at LCCOMB_X19_Y7_N8
<P><A NAME="M2L5">M2L5</A> = <A HREF="#M2_COUNT[1]">M2_COUNT[1]</A> $ (((<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A> & ((<A HREF="#F1_INCNO_o">F1_INCNO_o</A>) # (<A HREF="#D1_INCNO">D1_INCNO</A>)))));


<P> --M2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X19_Y7_N6
<P><A NAME="M2L7">M2L7</A> = (!<A HREF="#M2_COUNT[1]">M2_COUNT[1]</A>) # (!<A HREF="#M2_COUNT[0]">M2_COUNT[0]</A>);


<P> --M2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3 at LCCOMB_X19_Y7_N10
<P><A NAME="M2L8">M2L8</A> = <A HREF="#M2_COUNT[2]">M2_COUNT[2]</A> $ (((!<A HREF="#M2L7">M2L7</A> & ((<A HREF="#D1_INCNO">D1_INCNO</A>) # (<A HREF="#F1_INCNO_o">F1_INCNO_o</A>)))));


<P> --D1_PLHW is CPU_SM:u_CPU_SM|PLHW at LCFF_X18_Y5_N25
<P><A NAME="D1_PLHW">D1_PLHW</A> = DFFEAS(<A HREF="#R1L47">R1L47</A>, GLOBAL(<A HREF="#Y1L4">Y1L4</A>), <A HREF="#F1_CRESET_">F1_CRESET_</A>,  ,  ,  ,  ,  ,  );


<P> --R1L52 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2 at LCCOMB_X18_Y5_N20
<P><A NAME="R1L52">R1L52</A> = (<A HREF="#_STERM">_STERM</A> & ((<A HREF="#Q1L20">Q1L20</A>) # ((<A HREF="#R1L12">R1L12</A> & <A HREF="#Q1L14">Q1L14</A>))));


<P> --R1L53 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3 at LCCOMB_X18_Y5_N18
<P><A NAME="R1L53">R1L53</A> = (<A HREF="#R1L52">R1L52</A>) # (((<A HREF="#R1L49">R1L49</A> & <A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#R1L50">R1L50</A>));


<P> --R1L54 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4 at LCCOMB_X18_Y5_N16
<P><A NAME="R1L54">R1L54</A> = (<A HREF="#R1L53">R1L53</A>) # (((<A HREF="#W1L2">W1L2</A> & <A HREF="#_STERM">_STERM</A>)) # (!<A HREF="#R1L51">R1L51</A>));


<P> --Z1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~0 at LCCOMB_X20_Y5_N14
<P><A NAME="Z1L25">Z1L25</A> = (<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A> & ((<A HREF="#EB1L1">EB1L1</A>) # ((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & <A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>)))) # (!<A HREF="#Z1_state_reg.s12">Z1_state_reg.s12</A> & (<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & ((<A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>))));


<P> --Z1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~0 at LCCOMB_X20_Y7_N20
<P><A NAME="Z1L17">Z1L17</A> = (<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A> & ((<A HREF="#EB1L1">EB1L1</A>) # ((<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & <A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>)))) # (!<A HREF="#Z1_state_reg.s1">Z1_state_reg.s1</A> & (<A HREF="#L1_FIFOFULL">L1_FIFOFULL</A> & ((<A HREF="#Z1_state_reg.s24">Z1_state_reg.s24</A>))));


<P> --R1L47 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1 at LCCOMB_X18_Y5_N24
<P><A NAME="R1L47">R1L47</A> = ((<A HREF="#_STERM">_STERM</A> & ((<A HREF="#R1L39">R1L39</A>) # (<A HREF="#Q1L20">Q1L20</A>)))) # (!<A HREF="#R1L46">R1L46</A>);


<P> --R1L69 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~6 at LCCOMB_X20_Y7_N26
<P><A NAME="R1L69">R1L69</A> = (!<A HREF="#D1_STATE[4]">D1_STATE[4]</A> & (<A HREF="#R1L22">R1L22</A> & !<A HREF="#D1_STATE[1]">D1_STATE[1]</A>));


<P> --Q1L18 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~27 at LCCOMB_X19_Y6_N12
<P><A NAME="Q1L18">Q1L18</A> = (<A HREF="#D1_STATE[1]">D1_STATE[1]</A> & (<A HREF="#D1_STATE[2]">D1_STATE[2]</A> & !<A HREF="#D1_STATE[0]">D1_STATE[0]</A>));


<P> --D1L3 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X18_Y7_N14
<P><A NAME="D1L3">D1L3</A> = !<A HREF="#_BG">_BG</A>;


<P> --A1L8 is AS_O_~0 at LCCOMB_X13_Y5_N16
<P><A NAME="A1L8">A1L8</A> = !<A HREF="#D1_PAS">D1_PAS</A>;


<P> --A1L87 is DS_O_~0 at LCCOMB_X9_Y7_N2
<P><A NAME="A1L87">A1L87</A> = !<A HREF="#D1_PDS">D1_PDS</A>;


<P> --HB1L14 is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]~0 at LCCOMB_X13_Y8_N26
<P><A NAME="HB1L14">HB1L14</A> = !<A HREF="#HB1_FE">HB1_FE</A>;


<P> --A1L123 is R_W_IO~0 at PIN_69
<P> --operation mode is bidir

<P><A NAME="A1L123">A1L123</A> = <A HREF="#R_W_IO">R_W_IO</A>;

<P> --R_W_IO is R_W_IO at PIN_69
<P> --operation mode is bidir

<P><A NAME="R_W_IO_tri_out">R_W_IO_tri_out</A> = TRI(!<A HREF="#GB1_CNTR_O[1]">GB1_CNTR_O[1]</A>, <A HREF="#D1_BGACK">D1_BGACK</A>);
<P><A NAME="R_W_IO">R_W_IO</A> = BIDIR(<A HREF="#R_W_IO_tri_out">R_W_IO_tri_out</A>);


<P> --A1L127 is _AS_IO~0 at PIN_72
<P> --operation mode is bidir

<P><A NAME="A1L127">A1L127</A> = <A HREF="#_AS_IO">_AS_IO</A>;

<P> --_AS_IO is _AS_IO at PIN_72
<P> --operation mode is bidir

<P><A NAME="_AS_IO_tri_out">_AS_IO_tri_out</A> = TRI(<A HREF="#AS_O_">AS_O_</A>, <A HREF="#D1_BGACK">D1_BGACK</A>);
<P><A NAME="_AS_IO">_AS_IO</A> = BIDIR(<A HREF="#_AS_IO_tri_out">_AS_IO_tri_out</A>);


<P> --A1L138 is _DS_IO~0 at PIN_71
<P> --operation mode is bidir

<P><A NAME="A1L138">A1L138</A> = <A HREF="#_DS_IO">_DS_IO</A>;

<P> --_DS_IO is _DS_IO at PIN_71
<P> --operation mode is bidir

<P><A NAME="_DS_IO_tri_out">_DS_IO_tri_out</A> = TRI(<A HREF="#DS_O_">DS_O_</A>, <A HREF="#D1_BGACK">D1_BGACK</A>);
<P><A NAME="_DS_IO">_DS_IO</A> = BIDIR(<A HREF="#_DS_IO_tri_out">_DS_IO_tri_out</A>);


<P> --A1L12 is DATA_IO[0]~0 at PIN_137
<P> --operation mode is bidir

<P><A NAME="A1L12">A1L12</A> = <A HREF="#DATA_IO[0]">DATA_IO[0]</A>;

<P> --DATA_IO[0] is DATA_IO[0] at PIN_137
<P> --operation mode is bidir

<P><A NAME="DATA_IO[0]_tri_out">DATA_IO[0]_tri_out</A> = TRI(<A HREF="#BB1L3">BB1L3</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[0]">DATA_IO[0]</A> = BIDIR(<A HREF="#DATA_IO[0]_tri_out">DATA_IO[0]_tri_out</A>);


<P> --A1L14 is DATA_IO[1]~1 at PIN_139
<P> --operation mode is bidir

<P><A NAME="A1L14">A1L14</A> = <A HREF="#DATA_IO[1]">DATA_IO[1]</A>;

<P> --DATA_IO[1] is DATA_IO[1] at PIN_139
<P> --operation mode is bidir

<P><A NAME="DATA_IO[1]_tri_out">DATA_IO[1]_tri_out</A> = TRI(<A HREF="#BB1L6">BB1L6</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[1]">DATA_IO[1]</A> = BIDIR(<A HREF="#DATA_IO[1]_tri_out">DATA_IO[1]_tri_out</A>);


<P> --A1L16 is DATA_IO[2]~2 at PIN_141
<P> --operation mode is bidir

<P><A NAME="A1L16">A1L16</A> = <A HREF="#DATA_IO[2]">DATA_IO[2]</A>;

<P> --DATA_IO[2] is DATA_IO[2] at PIN_141
<P> --operation mode is bidir

<P><A NAME="DATA_IO[2]_tri_out">DATA_IO[2]_tri_out</A> = TRI(<A HREF="#BB1L9">BB1L9</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[2]">DATA_IO[2]</A> = BIDIR(<A HREF="#DATA_IO[2]_tri_out">DATA_IO[2]_tri_out</A>);


<P> --A1L18 is DATA_IO[3]~3 at PIN_142
<P> --operation mode is bidir

<P><A NAME="A1L18">A1L18</A> = <A HREF="#DATA_IO[3]">DATA_IO[3]</A>;

<P> --DATA_IO[3] is DATA_IO[3] at PIN_142
<P> --operation mode is bidir

<P><A NAME="DATA_IO[3]_tri_out">DATA_IO[3]_tri_out</A> = TRI(<A HREF="#BB1L11">BB1L11</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[3]">DATA_IO[3]</A> = BIDIR(<A HREF="#DATA_IO[3]_tri_out">DATA_IO[3]_tri_out</A>);


<P> --A1L20 is DATA_IO[4]~4 at PIN_143
<P> --operation mode is bidir

<P><A NAME="A1L20">A1L20</A> = <A HREF="#DATA_IO[4]">DATA_IO[4]</A>;

<P> --DATA_IO[4] is DATA_IO[4] at PIN_143
<P> --operation mode is bidir

<P><A NAME="DATA_IO[4]_tri_out">DATA_IO[4]_tri_out</A> = TRI(<A HREF="#BB1L13">BB1L13</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[4]">DATA_IO[4]</A> = BIDIR(<A HREF="#DATA_IO[4]_tri_out">DATA_IO[4]_tri_out</A>);


<P> --A1L22 is DATA_IO[5]~5 at PIN_136
<P> --operation mode is bidir

<P><A NAME="A1L22">A1L22</A> = <A HREF="#DATA_IO[5]">DATA_IO[5]</A>;

<P> --DATA_IO[5] is DATA_IO[5] at PIN_136
<P> --operation mode is bidir

<P><A NAME="DATA_IO[5]_tri_out">DATA_IO[5]_tri_out</A> = TRI(<A HREF="#BB1L14">BB1L14</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[5]">DATA_IO[5]</A> = BIDIR(<A HREF="#DATA_IO[5]_tri_out">DATA_IO[5]_tri_out</A>);


<P> --A1L24 is DATA_IO[6]~6 at PIN_134
<P> --operation mode is bidir

<P><A NAME="A1L24">A1L24</A> = <A HREF="#DATA_IO[6]">DATA_IO[6]</A>;

<P> --DATA_IO[6] is DATA_IO[6] at PIN_134
<P> --operation mode is bidir

<P><A NAME="DATA_IO[6]_tri_out">DATA_IO[6]_tri_out</A> = TRI(<A HREF="#BB1L15">BB1L15</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[6]">DATA_IO[6]</A> = BIDIR(<A HREF="#DATA_IO[6]_tri_out">DATA_IO[6]_tri_out</A>);


<P> --A1L26 is DATA_IO[7]~7 at PIN_135
<P> --operation mode is bidir

<P><A NAME="A1L26">A1L26</A> = <A HREF="#DATA_IO[7]">DATA_IO[7]</A>;

<P> --DATA_IO[7] is DATA_IO[7] at PIN_135
<P> --operation mode is bidir

<P><A NAME="DATA_IO[7]_tri_out">DATA_IO[7]_tri_out</A> = TRI(<A HREF="#BB1L16">BB1L16</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[7]">DATA_IO[7]</A> = BIDIR(<A HREF="#DATA_IO[7]_tri_out">DATA_IO[7]_tri_out</A>);


<P> --A1L28 is DATA_IO[8]~8 at PIN_133
<P> --operation mode is bidir

<P><A NAME="A1L28">A1L28</A> = <A HREF="#DATA_IO[8]">DATA_IO[8]</A>;

<P> --DATA_IO[8] is DATA_IO[8] at PIN_133
<P> --operation mode is bidir

<P><A NAME="DATA_IO[8]_tri_out">DATA_IO[8]_tri_out</A> = TRI(<A HREF="#BB1L18">BB1L18</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[8]">DATA_IO[8]</A> = BIDIR(<A HREF="#DATA_IO[8]_tri_out">DATA_IO[8]_tri_out</A>);


<P> --A1L30 is DATA_IO[9]~9 at PIN_132
<P> --operation mode is bidir

<P><A NAME="A1L30">A1L30</A> = <A HREF="#DATA_IO[9]">DATA_IO[9]</A>;

<P> --DATA_IO[9] is DATA_IO[9] at PIN_132
<P> --operation mode is bidir

<P><A NAME="DATA_IO[9]_tri_out">DATA_IO[9]_tri_out</A> = TRI(<A HREF="#BB1L19">BB1L19</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[9]">DATA_IO[9]</A> = BIDIR(<A HREF="#DATA_IO[9]_tri_out">DATA_IO[9]_tri_out</A>);


<P> --A1L32 is DATA_IO[10]~10 at PIN_126
<P> --operation mode is bidir

<P><A NAME="A1L32">A1L32</A> = <A HREF="#DATA_IO[10]">DATA_IO[10]</A>;

<P> --DATA_IO[10] is DATA_IO[10] at PIN_126
<P> --operation mode is bidir

<P><A NAME="DATA_IO[10]_tri_out">DATA_IO[10]_tri_out</A> = TRI(<A HREF="#BB1L20">BB1L20</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[10]">DATA_IO[10]</A> = BIDIR(<A HREF="#DATA_IO[10]_tri_out">DATA_IO[10]_tri_out</A>);


<P> --A1L34 is DATA_IO[11]~11 at PIN_122
<P> --operation mode is bidir

<P><A NAME="A1L34">A1L34</A> = <A HREF="#DATA_IO[11]">DATA_IO[11]</A>;

<P> --DATA_IO[11] is DATA_IO[11] at PIN_122
<P> --operation mode is bidir

<P><A NAME="DATA_IO[11]_tri_out">DATA_IO[11]_tri_out</A> = TRI(<A HREF="#BB1L21">BB1L21</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[11]">DATA_IO[11]</A> = BIDIR(<A HREF="#DATA_IO[11]_tri_out">DATA_IO[11]_tri_out</A>);


<P> --A1L36 is DATA_IO[12]~12 at PIN_129
<P> --operation mode is bidir

<P><A NAME="A1L36">A1L36</A> = <A HREF="#DATA_IO[12]">DATA_IO[12]</A>;

<P> --DATA_IO[12] is DATA_IO[12] at PIN_129
<P> --operation mode is bidir

<P><A NAME="DATA_IO[12]_tri_out">DATA_IO[12]_tri_out</A> = TRI(<A HREF="#BB1L22">BB1L22</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[12]">DATA_IO[12]</A> = BIDIR(<A HREF="#DATA_IO[12]_tri_out">DATA_IO[12]_tri_out</A>);


<P> --A1L38 is DATA_IO[13]~13 at PIN_121
<P> --operation mode is bidir

<P><A NAME="A1L38">A1L38</A> = <A HREF="#DATA_IO[13]">DATA_IO[13]</A>;

<P> --DATA_IO[13] is DATA_IO[13] at PIN_121
<P> --operation mode is bidir

<P><A NAME="DATA_IO[13]_tri_out">DATA_IO[13]_tri_out</A> = TRI(<A HREF="#BB1L23">BB1L23</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[13]">DATA_IO[13]</A> = BIDIR(<A HREF="#DATA_IO[13]_tri_out">DATA_IO[13]_tri_out</A>);


<P> --A1L40 is DATA_IO[14]~14 at PIN_125
<P> --operation mode is bidir

<P><A NAME="A1L40">A1L40</A> = <A HREF="#DATA_IO[14]">DATA_IO[14]</A>;

<P> --DATA_IO[14] is DATA_IO[14] at PIN_125
<P> --operation mode is bidir

<P><A NAME="DATA_IO[14]_tri_out">DATA_IO[14]_tri_out</A> = TRI(<A HREF="#BB1L24">BB1L24</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[14]">DATA_IO[14]</A> = BIDIR(<A HREF="#DATA_IO[14]_tri_out">DATA_IO[14]_tri_out</A>);


<P> --A1L42 is DATA_IO[15]~15 at PIN_120
<P> --operation mode is bidir

<P><A NAME="A1L42">A1L42</A> = <A HREF="#DATA_IO[15]">DATA_IO[15]</A>;

<P> --DATA_IO[15] is DATA_IO[15] at PIN_120
<P> --operation mode is bidir

<P><A NAME="DATA_IO[15]_tri_out">DATA_IO[15]_tri_out</A> = TRI(<A HREF="#BB1L25">BB1L25</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[15]">DATA_IO[15]</A> = BIDIR(<A HREF="#DATA_IO[15]_tri_out">DATA_IO[15]_tri_out</A>);


<P> --A1L44 is DATA_IO[16]~16 at PIN_118
<P> --operation mode is bidir

<P><A NAME="A1L44">A1L44</A> = <A HREF="#DATA_IO[16]">DATA_IO[16]</A>;

<P> --DATA_IO[16] is DATA_IO[16] at PIN_118
<P> --operation mode is bidir

<P><A NAME="DATA_IO[16]_tri_out">DATA_IO[16]_tri_out</A> = TRI(<A HREF="#BB1L26">BB1L26</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[16]">DATA_IO[16]</A> = BIDIR(<A HREF="#DATA_IO[16]_tri_out">DATA_IO[16]_tri_out</A>);


<P> --A1L46 is DATA_IO[17]~17 at PIN_119
<P> --operation mode is bidir

<P><A NAME="A1L46">A1L46</A> = <A HREF="#DATA_IO[17]">DATA_IO[17]</A>;

<P> --DATA_IO[17] is DATA_IO[17] at PIN_119
<P> --operation mode is bidir

<P><A NAME="DATA_IO[17]_tri_out">DATA_IO[17]_tri_out</A> = TRI(<A HREF="#BB1L27">BB1L27</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[17]">DATA_IO[17]</A> = BIDIR(<A HREF="#DATA_IO[17]_tri_out">DATA_IO[17]_tri_out</A>);


<P> --A1L48 is DATA_IO[18]~18 at PIN_114
<P> --operation mode is bidir

<P><A NAME="A1L48">A1L48</A> = <A HREF="#DATA_IO[18]">DATA_IO[18]</A>;

<P> --DATA_IO[18] is DATA_IO[18] at PIN_114
<P> --operation mode is bidir

<P><A NAME="DATA_IO[18]_tri_out">DATA_IO[18]_tri_out</A> = TRI(<A HREF="#BB1L28">BB1L28</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[18]">DATA_IO[18]</A> = BIDIR(<A HREF="#DATA_IO[18]_tri_out">DATA_IO[18]_tri_out</A>);


<P> --A1L50 is DATA_IO[19]~19 at PIN_115
<P> --operation mode is bidir

<P><A NAME="A1L50">A1L50</A> = <A HREF="#DATA_IO[19]">DATA_IO[19]</A>;

<P> --DATA_IO[19] is DATA_IO[19] at PIN_115
<P> --operation mode is bidir

<P><A NAME="DATA_IO[19]_tri_out">DATA_IO[19]_tri_out</A> = TRI(<A HREF="#BB1L29">BB1L29</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[19]">DATA_IO[19]</A> = BIDIR(<A HREF="#DATA_IO[19]_tri_out">DATA_IO[19]_tri_out</A>);


<P> --A1L52 is DATA_IO[20]~20 at PIN_112
<P> --operation mode is bidir

<P><A NAME="A1L52">A1L52</A> = <A HREF="#DATA_IO[20]">DATA_IO[20]</A>;

<P> --DATA_IO[20] is DATA_IO[20] at PIN_112
<P> --operation mode is bidir

<P><A NAME="DATA_IO[20]_tri_out">DATA_IO[20]_tri_out</A> = TRI(<A HREF="#BB1L30">BB1L30</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[20]">DATA_IO[20]</A> = BIDIR(<A HREF="#DATA_IO[20]_tri_out">DATA_IO[20]_tri_out</A>);


<P> --A1L54 is DATA_IO[21]~21 at PIN_113
<P> --operation mode is bidir

<P><A NAME="A1L54">A1L54</A> = <A HREF="#DATA_IO[21]">DATA_IO[21]</A>;

<P> --DATA_IO[21] is DATA_IO[21] at PIN_113
<P> --operation mode is bidir

<P><A NAME="DATA_IO[21]_tri_out">DATA_IO[21]_tri_out</A> = TRI(<A HREF="#BB1L31">BB1L31</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[21]">DATA_IO[21]</A> = BIDIR(<A HREF="#DATA_IO[21]_tri_out">DATA_IO[21]_tri_out</A>);


<P> --A1L56 is DATA_IO[22]~22 at PIN_104
<P> --operation mode is bidir

<P><A NAME="A1L56">A1L56</A> = <A HREF="#DATA_IO[22]">DATA_IO[22]</A>;

<P> --DATA_IO[22] is DATA_IO[22] at PIN_104
<P> --operation mode is bidir

<P><A NAME="DATA_IO[22]_tri_out">DATA_IO[22]_tri_out</A> = TRI(<A HREF="#BB1L32">BB1L32</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[22]">DATA_IO[22]</A> = BIDIR(<A HREF="#DATA_IO[22]_tri_out">DATA_IO[22]_tri_out</A>);


<P> --A1L58 is DATA_IO[23]~23 at PIN_103
<P> --operation mode is bidir

<P><A NAME="A1L58">A1L58</A> = <A HREF="#DATA_IO[23]">DATA_IO[23]</A>;

<P> --DATA_IO[23] is DATA_IO[23] at PIN_103
<P> --operation mode is bidir

<P><A NAME="DATA_IO[23]_tri_out">DATA_IO[23]_tri_out</A> = TRI(<A HREF="#BB1L33">BB1L33</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[23]">DATA_IO[23]</A> = BIDIR(<A HREF="#DATA_IO[23]_tri_out">DATA_IO[23]_tri_out</A>);


<P> --A1L60 is DATA_IO[24]~24 at PIN_4
<P> --operation mode is bidir

<P><A NAME="A1L60">A1L60</A> = <A HREF="#DATA_IO[24]">DATA_IO[24]</A>;

<P> --DATA_IO[24] is DATA_IO[24] at PIN_4
<P> --operation mode is bidir

<P><A NAME="DATA_IO[24]_tri_out">DATA_IO[24]_tri_out</A> = TRI(<A HREF="#BB1L34">BB1L34</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[24]">DATA_IO[24]</A> = BIDIR(<A HREF="#DATA_IO[24]_tri_out">DATA_IO[24]_tri_out</A>);


<P> --A1L62 is DATA_IO[25]~25 at PIN_8
<P> --operation mode is bidir

<P><A NAME="A1L62">A1L62</A> = <A HREF="#DATA_IO[25]">DATA_IO[25]</A>;

<P> --DATA_IO[25] is DATA_IO[25] at PIN_8
<P> --operation mode is bidir

<P><A NAME="DATA_IO[25]_tri_out">DATA_IO[25]_tri_out</A> = TRI(<A HREF="#BB1L35">BB1L35</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[25]">DATA_IO[25]</A> = BIDIR(<A HREF="#DATA_IO[25]_tri_out">DATA_IO[25]_tri_out</A>);


<P> --A1L64 is DATA_IO[26]~26 at PIN_57
<P> --operation mode is bidir

<P><A NAME="A1L64">A1L64</A> = <A HREF="#DATA_IO[26]">DATA_IO[26]</A>;

<P> --DATA_IO[26] is DATA_IO[26] at PIN_57
<P> --operation mode is bidir

<P><A NAME="DATA_IO[26]_tri_out">DATA_IO[26]_tri_out</A> = TRI(<A HREF="#BB1L36">BB1L36</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[26]">DATA_IO[26]</A> = BIDIR(<A HREF="#DATA_IO[26]_tri_out">DATA_IO[26]_tri_out</A>);


<P> --A1L66 is DATA_IO[27]~27 at PIN_52
<P> --operation mode is bidir

<P><A NAME="A1L66">A1L66</A> = <A HREF="#DATA_IO[27]">DATA_IO[27]</A>;

<P> --DATA_IO[27] is DATA_IO[27] at PIN_52
<P> --operation mode is bidir

<P><A NAME="DATA_IO[27]_tri_out">DATA_IO[27]_tri_out</A> = TRI(<A HREF="#BB1L37">BB1L37</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[27]">DATA_IO[27]</A> = BIDIR(<A HREF="#DATA_IO[27]_tri_out">DATA_IO[27]_tri_out</A>);


<P> --A1L68 is DATA_IO[28]~28 at PIN_58
<P> --operation mode is bidir

<P><A NAME="A1L68">A1L68</A> = <A HREF="#DATA_IO[28]">DATA_IO[28]</A>;

<P> --DATA_IO[28] is DATA_IO[28] at PIN_58
<P> --operation mode is bidir

<P><A NAME="DATA_IO[28]_tri_out">DATA_IO[28]_tri_out</A> = TRI(<A HREF="#BB1L38">BB1L38</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[28]">DATA_IO[28]</A> = BIDIR(<A HREF="#DATA_IO[28]_tri_out">DATA_IO[28]_tri_out</A>);


<P> --A1L70 is DATA_IO[29]~29 at PIN_25
<P> --operation mode is bidir

<P><A NAME="A1L70">A1L70</A> = <A HREF="#DATA_IO[29]">DATA_IO[29]</A>;

<P> --DATA_IO[29] is DATA_IO[29] at PIN_25
<P> --operation mode is bidir

<P><A NAME="DATA_IO[29]_tri_out">DATA_IO[29]_tri_out</A> = TRI(<A HREF="#BB1L39">BB1L39</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[29]">DATA_IO[29]</A> = BIDIR(<A HREF="#DATA_IO[29]_tri_out">DATA_IO[29]_tri_out</A>);


<P> --A1L72 is DATA_IO[30]~30 at PIN_24
<P> --operation mode is bidir

<P><A NAME="A1L72">A1L72</A> = <A HREF="#DATA_IO[30]">DATA_IO[30]</A>;

<P> --DATA_IO[30] is DATA_IO[30] at PIN_24
<P> --operation mode is bidir

<P><A NAME="DATA_IO[30]_tri_out">DATA_IO[30]_tri_out</A> = TRI(<A HREF="#BB1L40">BB1L40</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[30]">DATA_IO[30]</A> = BIDIR(<A HREF="#DATA_IO[30]_tri_out">DATA_IO[30]_tri_out</A>);


<P> --A1L74 is DATA_IO[31]~31 at PIN_27
<P> --operation mode is bidir

<P><A NAME="A1L74">A1L74</A> = <A HREF="#DATA_IO[31]">DATA_IO[31]</A>;

<P> --DATA_IO[31] is DATA_IO[31] at PIN_27
<P> --operation mode is bidir

<P><A NAME="DATA_IO[31]_tri_out">DATA_IO[31]_tri_out</A> = TRI(<A HREF="#BB1L41">BB1L41</A>, <A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);
<P><A NAME="DATA_IO[31]">DATA_IO[31]</A> = BIDIR(<A HREF="#DATA_IO[31]_tri_out">DATA_IO[31]_tri_out</A>);


<P> --A1L131 is _BGACK_IO~0 at PIN_75
<P> --operation mode is bidir

<P><A NAME="A1L131">A1L131</A> = <A HREF="#_BGACK_IO">_BGACK_IO</A>;

<P> --_BGACK_IO is _BGACK_IO at PIN_75
<P> --operation mode is bidir

<P><A NAME="_BGACK_IO">_BGACK_IO</A> = BIDIR(OPNDRN(!<A HREF="#D1_BGACK">D1_BGACK</A>));


<P> --A1L99 is PD_PORT[0]~0 at PIN_51
<P> --operation mode is bidir

<P><A NAME="A1L99">A1L99</A> = <A HREF="#PD_PORT[0]">PD_PORT[0]</A>;

<P> --PD_PORT[0] is PD_PORT[0] at PIN_51
<P> --operation mode is bidir

<P><A NAME="PD_PORT[0]_tri_out">PD_PORT[0]_tri_out</A> = TRI(<A HREF="#CB1L16">CB1L16</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[0]">PD_PORT[0]</A> = BIDIR(<A HREF="#PD_PORT[0]_tri_out">PD_PORT[0]_tri_out</A>);


<P> --A1L101 is PD_PORT[1]~1 at PIN_48
<P> --operation mode is bidir

<P><A NAME="A1L101">A1L101</A> = <A HREF="#PD_PORT[1]">PD_PORT[1]</A>;

<P> --PD_PORT[1] is PD_PORT[1] at PIN_48
<P> --operation mode is bidir

<P><A NAME="PD_PORT[1]_tri_out">PD_PORT[1]_tri_out</A> = TRI(<A HREF="#CB1L20">CB1L20</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[1]">PD_PORT[1]</A> = BIDIR(<A HREF="#PD_PORT[1]_tri_out">PD_PORT[1]_tri_out</A>);


<P> --A1L103 is PD_PORT[2]~2 at PIN_47
<P> --operation mode is bidir

<P><A NAME="A1L103">A1L103</A> = <A HREF="#PD_PORT[2]">PD_PORT[2]</A>;

<P> --PD_PORT[2] is PD_PORT[2] at PIN_47
<P> --operation mode is bidir

<P><A NAME="PD_PORT[2]_tri_out">PD_PORT[2]_tri_out</A> = TRI(<A HREF="#CB1L24">CB1L24</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[2]">PD_PORT[2]</A> = BIDIR(<A HREF="#PD_PORT[2]_tri_out">PD_PORT[2]_tri_out</A>);


<P> --A1L105 is PD_PORT[3]~3 at PIN_45
<P> --operation mode is bidir

<P><A NAME="A1L105">A1L105</A> = <A HREF="#PD_PORT[3]">PD_PORT[3]</A>;

<P> --PD_PORT[3] is PD_PORT[3] at PIN_45
<P> --operation mode is bidir

<P><A NAME="PD_PORT[3]_tri_out">PD_PORT[3]_tri_out</A> = TRI(<A HREF="#CB1L28">CB1L28</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[3]">PD_PORT[3]</A> = BIDIR(<A HREF="#PD_PORT[3]_tri_out">PD_PORT[3]_tri_out</A>);


<P> --A1L107 is PD_PORT[4]~4 at PIN_44
<P> --operation mode is bidir

<P><A NAME="A1L107">A1L107</A> = <A HREF="#PD_PORT[4]">PD_PORT[4]</A>;

<P> --PD_PORT[4] is PD_PORT[4] at PIN_44
<P> --operation mode is bidir

<P><A NAME="PD_PORT[4]_tri_out">PD_PORT[4]_tri_out</A> = TRI(<A HREF="#CB1L32">CB1L32</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[4]">PD_PORT[4]</A> = BIDIR(<A HREF="#PD_PORT[4]_tri_out">PD_PORT[4]_tri_out</A>);


<P> --A1L109 is PD_PORT[5]~5 at PIN_43
<P> --operation mode is bidir

<P><A NAME="A1L109">A1L109</A> = <A HREF="#PD_PORT[5]">PD_PORT[5]</A>;

<P> --PD_PORT[5] is PD_PORT[5] at PIN_43
<P> --operation mode is bidir

<P><A NAME="PD_PORT[5]_tri_out">PD_PORT[5]_tri_out</A> = TRI(<A HREF="#CB1L36">CB1L36</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[5]">PD_PORT[5]</A> = BIDIR(<A HREF="#PD_PORT[5]_tri_out">PD_PORT[5]_tri_out</A>);


<P> --A1L111 is PD_PORT[6]~6 at PIN_40
<P> --operation mode is bidir

<P><A NAME="A1L111">A1L111</A> = <A HREF="#PD_PORT[6]">PD_PORT[6]</A>;

<P> --PD_PORT[6] is PD_PORT[6] at PIN_40
<P> --operation mode is bidir

<P><A NAME="PD_PORT[6]_tri_out">PD_PORT[6]_tri_out</A> = TRI(<A HREF="#CB1L40">CB1L40</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[6]">PD_PORT[6]</A> = BIDIR(<A HREF="#PD_PORT[6]_tri_out">PD_PORT[6]_tri_out</A>);


<P> --A1L113 is PD_PORT[7]~7 at PIN_42
<P> --operation mode is bidir

<P><A NAME="A1L113">A1L113</A> = <A HREF="#PD_PORT[7]">PD_PORT[7]</A>;

<P> --PD_PORT[7] is PD_PORT[7] at PIN_42
<P> --operation mode is bidir

<P><A NAME="PD_PORT[7]_tri_out">PD_PORT[7]_tri_out</A> = TRI(<A HREF="#CB1L44">CB1L44</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[7]">PD_PORT[7]</A> = BIDIR(<A HREF="#PD_PORT[7]_tri_out">PD_PORT[7]_tri_out</A>);


<P> --PD_PORT[8] is PD_PORT[8] at PIN_41
<P> --operation mode is bidir

<P><A NAME="PD_PORT[8]_tri_out">PD_PORT[8]_tri_out</A> = TRI(<A HREF="#CB1L16">CB1L16</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[8]">PD_PORT[8]</A> = BIDIR(<A HREF="#PD_PORT[8]_tri_out">PD_PORT[8]_tri_out</A>);


<P> --PD_PORT[9] is PD_PORT[9] at PIN_31
<P> --operation mode is bidir

<P><A NAME="PD_PORT[9]_tri_out">PD_PORT[9]_tri_out</A> = TRI(<A HREF="#CB1L20">CB1L20</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[9]">PD_PORT[9]</A> = BIDIR(<A HREF="#PD_PORT[9]_tri_out">PD_PORT[9]_tri_out</A>);


<P> --PD_PORT[10] is PD_PORT[10] at PIN_32
<P> --operation mode is bidir

<P><A NAME="PD_PORT[10]_tri_out">PD_PORT[10]_tri_out</A> = TRI(<A HREF="#CB1L24">CB1L24</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[10]">PD_PORT[10]</A> = BIDIR(<A HREF="#PD_PORT[10]_tri_out">PD_PORT[10]_tri_out</A>);


<P> --PD_PORT[11] is PD_PORT[11] at PIN_28
<P> --operation mode is bidir

<P><A NAME="PD_PORT[11]_tri_out">PD_PORT[11]_tri_out</A> = TRI(<A HREF="#CB1L28">CB1L28</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[11]">PD_PORT[11]</A> = BIDIR(<A HREF="#PD_PORT[11]_tri_out">PD_PORT[11]_tri_out</A>);


<P> --PD_PORT[12] is PD_PORT[12] at PIN_30
<P> --operation mode is bidir

<P><A NAME="PD_PORT[12]_tri_out">PD_PORT[12]_tri_out</A> = TRI(<A HREF="#CB1L32">CB1L32</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[12]">PD_PORT[12]</A> = BIDIR(<A HREF="#PD_PORT[12]_tri_out">PD_PORT[12]_tri_out</A>);


<P> --PD_PORT[13] is PD_PORT[13] at PIN_67
<P> --operation mode is bidir

<P><A NAME="PD_PORT[13]_tri_out">PD_PORT[13]_tri_out</A> = TRI(<A HREF="#CB1L36">CB1L36</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[13]">PD_PORT[13]</A> = BIDIR(<A HREF="#PD_PORT[13]_tri_out">PD_PORT[13]_tri_out</A>);


<P> --PD_PORT[14] is PD_PORT[14] at PIN_65
<P> --operation mode is bidir

<P><A NAME="PD_PORT[14]_tri_out">PD_PORT[14]_tri_out</A> = TRI(<A HREF="#CB1L40">CB1L40</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[14]">PD_PORT[14]</A> = BIDIR(<A HREF="#PD_PORT[14]_tri_out">PD_PORT[14]_tri_out</A>);


<P> --PD_PORT[15] is PD_PORT[15] at PIN_26
<P> --operation mode is bidir

<P><A NAME="PD_PORT[15]_tri_out">PD_PORT[15]_tri_out</A> = TRI(<A HREF="#CB1L44">CB1L44</A>, <A HREF="#A1L142">A1L142</A>);
<P><A NAME="PD_PORT[15]">PD_PORT[15]</A> = BIDIR(<A HREF="#PD_PORT[15]_tri_out">PD_PORT[15]_tri_out</A>);


<P> --INT is INT at PIN_64
<P> --operation mode is output

<P><A NAME="INT">INT</A> = OUTPUT(!<A HREF="#HB1_INT_O_">HB1_INT_O_</A>);


<P> --_SIZ1 is _SIZ1 at PIN_59
<P> --operation mode is output

<P><A NAME="_SIZ1">_SIZ1</A> = OUTPUT(<A HREF="#A1L150">A1L150</A>);


<P> --DSACK_O[0] is DSACK_O[0] at PIN_144
<P> --operation mode is output

<P><A NAME="DSACK_O[0]">DSACK_O[0]</A> = OUTPUT(!<A HREF="#A1L83">A1L83</A>);


<P> --DSACK_O[1] is DSACK_O[1] at PIN_74
<P> --operation mode is output

<P><A NAME="DSACK_O[1]">DSACK_O[1]</A> = OUTPUT(!<A HREF="#A1L83">A1L83</A>);


<P> --BR is BR at PIN_87
<P> --operation mode is output

<P><A NAME="BR">BR</A> = OUTPUT(<A HREF="#D1_BREQ">D1_BREQ</A>);


<P> --_DMAEN is _DMAEN at PIN_60
<P> --operation mode is output

<P><A NAME="_DMAEN">_DMAEN</A> = OUTPUT(!<A HREF="#D1_BGACK">D1_BGACK</A>);


<P> --_DACK is _DACK at PIN_79
<P> --operation mode is output

<P><A NAME="_DACK">_DACK</A> = OUTPUT(!<A HREF="#F1_DACK_o">F1_DACK_o</A>);


<P> --_CSS is _CSS at PIN_80
<P> --operation mode is output

<P><A NAME="_CSS">_CSS</A> = OUTPUT(!<A HREF="#F1_SCSI_CS_o">F1_SCSI_CS_o</A>);


<P> --_IOR is _IOR at PIN_86
<P> --operation mode is output

<P><A NAME="_IOR">_IOR</A> = OUTPUT(!<A HREF="#A1L140">A1L140</A>);


<P> --_IOW is _IOW at PIN_81
<P> --operation mode is output

<P><A NAME="_IOW">_IOW</A> = OUTPUT(!<A HREF="#A1L142">A1L142</A>);


<P> --_LED_RD is _LED_RD at PIN_7
<P> --operation mode is output

<P><A NAME="_LED_RD">_LED_RD</A> = OUTPUT(<A HREF="#A1L145">A1L145</A>);


<P> --_LED_WR is _LED_WR at PIN_9
<P> --operation mode is output

<P><A NAME="_LED_WR">_LED_WR</A> = OUTPUT(<A HREF="#A1L147">A1L147</A>);


<P> --_LED_DMA is _LED_DMA at PIN_3
<P> --operation mode is output

<P><A NAME="_LED_DMA">_LED_DMA</A> = OUTPUT(!<A HREF="#D1_BGACK">D1_BGACK</A>);


<P> --OWN is OWN at PIN_70
<P> --operation mode is output

<P><A NAME="OWN">OWN</A> = OUTPUT(<A HREF="#D1_BGACK">D1_BGACK</A>);


<P> --DATA_OE_ is DATA_OE_ at PIN_55
<P> --operation mode is output

<P><A NAME="DATA_OE_">DATA_OE_</A> = OUTPUT(<A HREF="#G1_DATA_OE_">G1_DATA_OE_</A>);


<P> --PDATA_OE_ is PDATA_OE_ at PIN_63
<P> --operation mode is output

<P><A NAME="PDATA_OE_">PDATA_OE_</A> = OUTPUT(!<A HREF="#A1L96">A1L96</A>);


<P> --_CS is _CS at PIN_92
<P> --operation mode is input

<P><A NAME="_CS">_CS</A> = INPUT();


<P> --INTA is INTA at PIN_94
<P> --operation mode is input

<P><A NAME="INTA">INTA</A> = INPUT();


<P> --_STERM is _STERM at PIN_91
<P> --operation mode is input

<P><A NAME="_STERM">_STERM</A> = INPUT();


<P> --DSACK_I_[1] is DSACK_I_[1] at PIN_90
<P> --operation mode is input

<P><A NAME="DSACK_I_[1]">DSACK_I_[1]</A> = INPUT();


<P> --_BERR is _BERR at PIN_53
<P> --operation mode is input

<P><A NAME="_BERR">_BERR</A> = INPUT();


<P> --DSACK_I_[0] is DSACK_I_[0] at PIN_89
<P> --operation mode is input

<P><A NAME="DSACK_I_[0]">DSACK_I_[0]</A> = INPUT();


<P> --ADDR[3] is ADDR[3] at PIN_100
<P> --operation mode is input

<P><A NAME="ADDR[3]">ADDR[3]</A> = INPUT();


<P> --ADDR[5] is ADDR[5] at PIN_99
<P> --operation mode is input

<P><A NAME="ADDR[5]">ADDR[5]</A> = INPUT();


<P> --ADDR[6] is ADDR[6] at PIN_96
<P> --operation mode is input

<P><A NAME="ADDR[6]">ADDR[6]</A> = INPUT();


<P> --ADDR[2] is ADDR[2] at PIN_97
<P> --operation mode is input

<P><A NAME="ADDR[2]">ADDR[2]</A> = INPUT();


<P> --ADDR[4] is ADDR[4] at PIN_93
<P> --operation mode is input

<P><A NAME="ADDR[4]">ADDR[4]</A> = INPUT();


<P> --_RST is _RST at PIN_73
<P> --operation mode is input

<P><A NAME="_RST">_RST</A> = INPUT();


<P> --SCLK is SCLK at PIN_17
<P> --operation mode is input

<P><A NAME="SCLK">SCLK</A> = INPUT();


<P> --_BG is _BG at PIN_101
<P> --operation mode is input

<P><A NAME="_BG">_BG</A> = INPUT();


<P> --_DREQ is _DREQ at PIN_88
<P> --operation mode is input

<P><A NAME="_DREQ">_DREQ</A> = INPUT();





<P> --Y1L6 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2~clkctrl at CLKCTRL_G1
<P><A NAME="Y1L6">Y1L6</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#Y1__clk2">Y1__clk2</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --Y1L2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
<P><A NAME="Y1L2">Y1L2</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#Y1__clk0">Y1__clk0</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --A1L125 is SCLK~clkctrl at CLKCTRL_G0
<P><A NAME="A1L125">A1L125</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#SCLK">SCLK</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --Y1L4 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl at CLKCTRL_G2
<P><A NAME="Y1L4">Y1L4</A> = cycloneii_clkctrl(.INCLK[0] = <A HREF="#Y1__clk1">Y1__clk1</A>) WITH (clock_type = "Global Clock", ena_register_mode = "none");


<P> --BB1L56 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]~feeder at LCCOMB_X13_Y7_N20
<P><A NAME="BB1L56">BB1L56</A> = <A HREF="#P3_q_b[3]">P3_q_b[3]</A>;


<P> --Z1L53 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24~feeder at LCCOMB_X21_Y6_N28
<P><A NAME="Z1L53">Z1L53</A> = <A HREF="#Z1L5">Z1L5</A>;


<P> --Z1L44 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12~feeder at LCCOMB_X21_Y6_N12
<P><A NAME="Z1L44">Z1L44</A> = <A HREF="#Z1_state_reg.s20">Z1_state_reg.s20</A>;


<P> --Z1L39 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6~feeder at LCCOMB_X21_Y7_N10
<P><A NAME="Z1L39">Z1L39</A> = <A HREF="#Z1_state_reg.s26">Z1_state_reg.s26</A>;


<P> --D1L22 is CPU_SM:u_CPU_SM|INCNI~feeder at LCCOMB_X21_Y5_N2
<P><A NAME="D1L22">D1L22</A> = <A HREF="#R1L23">R1L23</A>;


<P> --D1L11 is CPU_SM:u_CPU_SM|DMAENA~feeder at LCCOMB_X20_Y7_N18
<P><A NAME="D1L11">D1L11</A> = <A HREF="#GB1_CNTR_O[8]">GB1_CNTR_O[8]</A>;


<P> --D1L13 is CPU_SM:u_CPU_SM|DREQ_~feeder at LCCOMB_X18_Y7_N0
<P><A NAME="D1L13">D1L13</A> = <A HREF="#DREQ_">DREQ_</A>;


<P> --D1L24 is CPU_SM:u_CPU_SM|INCNO~feeder at LCCOMB_X18_Y7_N16
<P><A NAME="D1L24">D1L24</A> = <A HREF="#R1L34">R1L34</A>;


<P> --A1L93 is LLW~feeder at LCCOMB_X12_Y5_N26
<P><A NAME="A1L93">A1L93</A> = <A HREF="#D1_PLLW">D1_PLLW</A>;


<P> --A1L91 is LHW~feeder at LCCOMB_X12_Y5_N2
<P><A NAME="A1L91">A1L91</A> = <A HREF="#D1_PLHW">D1_PLHW</A>;


<P> --CB1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder at LCCOMB_X13_Y7_N10
<P><A NAME="CB1L6">CB1L6</A> = <A HREF="#A1L105">A1L105</A>;


<P> --CB1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder at LCCOMB_X13_Y7_N4
<P><A NAME="CB1L9">CB1L9</A> = <A HREF="#A1L109">A1L109</A>;


<P> --CB1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder at LCCOMB_X13_Y7_N8
<P><A NAME="CB1L11">CB1L11</A> = <A HREF="#A1L111">A1L111</A>;


</body></html>