
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version P-2019.03-SP5-4 for linux64 - Apr 22, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#################################################
##       For synthesis
##################################################
remove_design -all
1
#################################################
#	Search paths for technology libs
#################################################
set start_time [clock seconds] ; echo [clock format ${start_time} -gmt false]
Sun Apr 25 11:32:10 CST 2021
echo [pwd]
/home/xukun/Templates/fma9_pipe4_ip/synthesis
set search_path "/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a ./ ./src" 
/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a ./ ./src
set target_library "tcbn28hpcplusbwp12t30p140ssg0p9v0c.db"
tcbn28hpcplusbwp12t30p140ssg0p9v0c.db
set link_library "* dw_foundation.sldb tcbn28hpcplusbwp12t30p140ssg0p9v0c.db"
* dw_foundation.sldb tcbn28hpcplusbwp12t30p140ssg0p9v0c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set alib_library_analysis_path "./alib-52_test/"
./alib-52_test/
# 2021/3/24
#synlib_disable_limited_licenses = false
analyze -format verilog -vcs "-f synthesis.f"
Running PRESTO HDLC
Compiling source file ../src/verilog/fpfma_pipeline.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/unpack.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/adder_pp.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/adder.v
Opening include file ../src/verilog/parameters.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/align.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/complemmet_c.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/compress3_2.v
Compiling source file ../src/verilog/compress4_2.v
Compiling source file ../src/verilog/compress6_2.v
Compiling source file ../src/verilog/compressor3_2_group.v
Compiling source file ../src/verilog/exponentComparison.v
Warning:  ../src/verilog/compressor3_2_group.v:14: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/SAD_6_v2.v
Compiling source file ../src/verilog/LZC.v
Warning:  ../src/verilog/SAD_6_v2.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6_v2.v:25: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../src/verilog/SAD_6_v2.v:22: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/normalize.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/SAD_6.v
Compiling source file ../src/verilog/shifter.v
Warning:  ../src/verilog/SAD_6.v:23: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/carry_select_adder.v
Opening include file ../src/verilog/parameters.v
Compiling source file ../src/verilog/CLA_adder.v
Compiling source file ../src/verilog/complement_2.v
Opening include file ../src/verilog/parameters.v
Presto compilation completed successfully.
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/dw_foundation.sldb'
Loading db file '/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db'
1
set DESIGN_NAME fpfma_pipeline
fpfma_pipeline
elaborate $DESIGN_NAME
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/gtech.db'
Loading db file '/mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp12t30p140ssg0p9v0c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine fpfma_pipeline line 18 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      B9_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       C_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A1_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A2_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A3_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A4_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A5_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A6_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A7_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A8_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A9_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B1_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B2_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B3_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B4_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B5_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B6_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B7_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B8_r_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpfma_pipeline)
Elaborated 1 design.
Current design is now 'fpfma_pipeline'.
Information: Building the design 'unpack'. (HDL-193)
Presto compilation completed successfully. (unpack)
Information: Building the design 'reg_pipeline1'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline1 line 276 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    C8big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C9big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cSign_p1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| product_sign_p1_reg | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   shamt_c_p1_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cSig_p1_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|     exp1_p1_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab1_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab2_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab3_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab4_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab5_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab6_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab7_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab8_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  shamt_ab9_p1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S1big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S2big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S3big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S4big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S5big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S6big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S7big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S8big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    S9big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C1big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C2big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C3big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C4big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C5big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C6big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    C7big_p1_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline1)
Information: Building the design 'align'. (HDL-193)
Presto compilation completed successfully. (align)
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully. (shifter)
Information: Building the design 'adder_pp'. (HDL-193)
Presto compilation completed successfully. (adder_pp)
Information: Building the design 'reg_pipeline2'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline2 line 361 in file
		'../src/verilog/fpfma_pipeline.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     cSign_p2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     exp1_p2_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pad_man_sum_p2_reg  | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
| pad_man_carry_p2_reg | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CAligned_p2_reg    | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (reg_pipeline2)
Information: Building the design 'compressor3_2_group'. (HDL-193)
Presto compilation completed successfully. (compressor3_2_group)
Information: Building the design 'carry_select_adder'. (HDL-193)
Presto compilation completed successfully. (carry_select_adder)
Information: Building the design 'reg_pipeline3'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline3 line 388 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| man_abc_pre_p3_reg  | Flip-flop |  79   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sign_eff_p3_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     exp1_p3_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline3)
Information: Building the design 'complement_2'. (HDL-193)
Presto compilation completed successfully. (complement_2)
Information: Building the design 'LZC'. (HDL-193)

Inferred memory devices in process
	in routine LZC line 17 in file
		'../src/verilog/LZC.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      sel1_reg       | Latch |  63   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (LZC)
Information: Building the design 'normalize'. (HDL-193)
Presto compilation completed successfully. (normalize)
Information: Building the design 'reg_pipeline4'. (HDL-193)

Inferred memory devices in process
	in routine reg_pipeline4 line 409 in file
		'../src/verilog/fpfma_pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    result_p4_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_pipeline4)
Information: Building the design 'com_c'. (HDL-193)
Presto compilation completed successfully. (com_c)
Information: Building the design 'SAD_6'. (HDL-193)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (SAD_6)
Information: Building the design 'SAD_6' instantiated from design 'adder_pp' with
	the parameters "SIG_WIDTH=24". (HDL-193)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[52] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[51] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:26: Net c1_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[52] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[51] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:27: Net c2_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[52] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[51] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[50] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[49] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[48] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[47] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[46] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[45] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[44] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[43] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[42] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[41] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[40] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[39] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[38] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[37] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[36] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[35] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[34] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[33] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[32] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../src/verilog/SAD_6.v:29: Net c3_sh[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (SAD_6_SIG_WIDTH24)
Information: Building the design 'compress3_2'. (HDL-193)
Presto compilation completed successfully. (compress3_2)
Information: Building the design 'CLA_adder' instantiated from design 'carry_select_adder' with
	the parameters "WIDTH=40". (HDL-193)
Presto compilation completed successfully. (CLA_adder_WIDTH40)
Information: Building the design 'CLA_adder' instantiated from design 'carry_select_adder' with
	the parameters "WIDTH=39". (HDL-193)
Presto compilation completed successfully. (CLA_adder_WIDTH39)
1
link

  Linking design 'fpfma_pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (20 designs)              /home/xukun/Templates/fma9_pipe4_ip/synthesis/fpfma_pipeline.db, etc
  dw_foundation.sldb (library) /mnt/SSD0-v0/eda/synopsys/dc201903_SP5/syn/P-2019.03-SP5-4/libraries/syn/dw_foundation.sldb
  tcbn28hpcplusbwp12t30p140ssg0p9v0c (library) /pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db

1
set_operating_conditions -max ssg0p9v0c
Using operating conditions 'ssg0p9v0c' found in library 'tcbn28hpcplusbwp12t30p140ssg0p9v0c'.
1
#set Tclk 0.45
set Tclk 1.25
1.25
# set TCU  0.05
create_clock -name clk_DQS -period $Tclk [get_ports "clk"]
1
set_propagated_clock [all_clocks]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
# set_driving_cell -lib_cell INVD0BWP12T30P140 [all_inputs]
# set_driving_cell -lib_cell INVD4BWP12T30P140 [get_ports clk]
# set_driving_cell -lib_cell INVD4BWP12T30P140 [get_ports rst_n]
set_fix_multiple_port_nets -feedthroughs -outputs -constants
1
set_load 0.005 [all_outputs] 
1
set_max_transition 0.1 [current_design]
Current design is 'fpfma_pipeline'.
1
uniquify
Information: Uniquified 7 instances of design 'unpack'. (OPT-1056)
Information: Uniquified 9 instances of design 'com_c'. (OPT-1056)
Information: Uniquified 3 instances of design 'SAD_6'. (OPT-1056)
Information: Uniquified 903 instances of design 'compress3_2'. (OPT-1056)
Information: Uniquified 2 instances of design 'CLA_adder_WIDTH39'. (OPT-1056)
1
# 2020/11/20
# read_saif -input backward_rtl.saif -instance_name test/BF1 
# 2021/02/09
# set_max_leakage 0
compile -map_effort medium -incremental_mapping -gate_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.4 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.4 |     *     |
============================================================================


Information: There are 1383 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_pipeline4'
  Mapping integrated clock gating circuitry
  Processing 'reg_pipeline4'
  Processing 'normalize'
  Processing 'LZC'
  Processing 'complement_2'
  Processing 'reg_pipeline3'
  Processing 'CLA_adder_WIDTH39_0'
  Processing 'CLA_adder_WIDTH40'
  Processing 'carry_select_adder'
  Processing 'compress3_2_824'
  Processing 'compressor3_2_group'
  Processing 'reg_pipeline2'
  Processing 'com_c_0'
  Processing 'shifter'
  Processing 'align'
  Processing 'reg_pipeline1'
  Processing 'unpack_0'
  Processing 'fpfma_pipeline'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
  Mapping 'fpfma_pipeline_DW02_multp_0'
  Mapping 'fpfma_pipeline_DW02_multp_1'
  Mapping 'fpfma_pipeline_DW02_multp_2'
  Mapping 'fpfma_pipeline_DW02_multp_3'
  Mapping 'fpfma_pipeline_DW02_multp_4'
  Mapping 'fpfma_pipeline_DW02_multp_5'
  Mapping 'fpfma_pipeline_DW02_multp_6'
  Mapping 'fpfma_pipeline_DW02_multp_7'
  Mapping 'fpfma_pipeline_DW02_multp_8'
  Mapping 'normalize_DW_cmp_0'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'normalize'. (DDB-72)
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'shifter'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'align'. (DDB-72)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
  Processing 'complement_2_DW01_inc_0'
  Processing 'complement_2_DW01_sub_0'
  Processing 'com_c_2_DW01_inc_0_DW01_inc_1'
  Processing 'com_c_2_DW01_sub_0_DW01_sub_1'
  Processing 'com_c_3_DW01_inc_0_DW01_inc_2'
  Processing 'com_c_3_DW01_sub_0_DW01_sub_2'
  Processing 'com_c_4_DW01_inc_0_DW01_inc_3'
  Processing 'com_c_4_DW01_sub_0_DW01_sub_3'
  Processing 'com_c_5_DW01_inc_0_DW01_inc_4'
  Processing 'com_c_5_DW01_sub_0_DW01_sub_4'
  Processing 'com_c_6_DW01_inc_0_DW01_inc_5'
  Processing 'com_c_6_DW01_sub_0_DW01_sub_5'
  Processing 'com_c_7_DW01_inc_0_DW01_inc_6'
  Processing 'com_c_7_DW01_sub_0_DW01_sub_6'
  Processing 'com_c_8_DW01_inc_0_DW01_inc_7'
  Processing 'com_c_8_DW01_sub_0_DW01_sub_7'
  Processing 'com_c_0_DW01_inc_0_DW01_inc_8'
  Processing 'com_c_0_DW01_sub_0_DW01_sub_8'
  Processing 'com_c_1_DW01_inc_0_DW01_inc_9'
  Processing 'com_c_1_DW01_sub_0_DW01_sub_9'
  Processing 'normalize_DW01_sub_0_DW01_sub_10'
  Processing 'normalize_DW01_sub_1_DW01_sub_11'
  Processing 'normalize_DW01_add_0'
  Processing 'normalize_DW01_sub_2_DW01_sub_12'
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Skipping clock gating on design unpack_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design align, since there are no registers. (PWR-806)
Information: Skipping clock gating on design shifter, since there are no registers. (PWR-806)
Information: Skipping clock gating on design adder_pp, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compressor3_2_group, since there are no registers. (PWR-806)
Information: Skipping clock gating on design carry_select_adder, since there are no registers. (PWR-806)
Information: Skipping clock gating on design complement_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design LZC, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_SIG_WIDTH24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_902, since there are no registers. (PWR-806)
Information: Skipping clock gating on design CLA_adder_WIDTH40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design CLA_adder_WIDTH39_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_pipeline4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unpack_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SAD_6_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_512, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_513, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_514, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_515, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_516, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_517, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_518, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_519, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_520, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_521, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_522, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_523, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_524, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_525, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_526, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_527, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_528, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_529, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_530, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_531, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_532, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_533, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_534, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_535, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_536, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_537, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_538, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_539, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_540, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_541, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_542, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_543, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_544, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_545, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_546, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_547, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_548, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_549, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_550, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_551, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_552, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_553, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_554, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_555, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_556, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_557, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_558, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_559, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_560, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_561, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_562, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_563, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_564, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_565, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_566, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_567, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_568, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_569, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_570, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_571, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_572, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_573, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_574, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_575, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_576, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_577, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_578, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_579, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_580, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_581, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_582, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_583, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_584, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_585, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_586, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_587, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_588, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_589, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_590, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_591, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_592, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_593, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_594, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_595, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_596, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_597, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_598, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_599, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_600, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_601, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_602, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_603, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_604, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_605, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_606, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_607, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_608, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_609, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_610, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_611, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_612, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_613, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_614, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_615, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_616, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_617, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_618, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_619, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_620, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_621, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_622, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_623, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_624, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_625, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_626, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_627, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_628, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_629, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_630, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_631, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_632, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_633, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_634, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_635, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_636, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_637, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_638, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_639, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_640, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_641, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_642, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_643, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_644, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_645, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_646, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_647, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_648, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_650, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_651, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_652, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_653, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_654, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_655, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_656, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_657, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_658, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_659, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_660, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_661, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_662, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_663, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_664, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_665, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_666, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_667, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_668, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_669, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_670, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_671, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_672, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_673, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_674, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_675, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_676, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_677, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_678, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_679, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_680, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_681, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_682, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_683, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_684, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_685, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_686, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_687, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_688, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_689, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_690, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_691, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_692, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_693, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_694, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_695, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_696, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_697, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_698, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_699, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_700, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_701, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_702, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_703, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_704, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_705, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_706, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_707, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_708, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_709, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_710, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_711, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_712, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_713, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_714, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_715, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_716, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_717, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_718, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_719, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_720, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_721, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_722, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_723, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_724, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_725, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_726, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_727, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_728, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_729, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_730, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_731, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_732, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_733, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_734, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_735, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_736, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_737, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_738, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_739, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_740, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_741, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_742, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_743, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_744, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_745, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_746, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_747, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_748, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_749, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_750, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_751, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_752, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_753, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_754, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_755, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_756, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_757, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_758, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_759, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_760, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_761, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_762, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_763, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_764, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_765, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_766, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_767, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_768, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_769, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_770, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_771, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_772, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_773, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_774, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_775, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_776, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_777, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_778, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_779, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_780, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_781, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_782, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_783, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_784, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_785, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_786, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_787, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_788, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_789, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_790, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_791, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_792, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_793, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_794, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_795, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_796, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_797, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_798, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_799, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_800, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_801, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_802, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_803, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_804, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_805, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_806, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_807, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_809, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_810, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_811, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_812, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_813, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_814, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_815, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_816, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_817, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_818, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_819, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_820, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_821, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_822, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_823, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_824, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_825, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_826, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_827, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_828, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_829, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_830, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_831, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_832, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_833, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_834, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_835, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_836, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_837, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_838, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_839, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_840, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_841, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_842, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_843, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_844, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_845, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_846, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_847, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_848, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_849, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_850, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_851, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_852, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_853, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_854, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_855, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_856, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_857, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_858, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_859, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_860, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_861, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_862, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_863, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_864, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_865, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_866, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_867, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_868, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_869, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_870, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_871, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_872, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_873, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_888, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_889, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_890, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_891, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_892, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_893, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_894, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_895, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_896, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_897, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_898, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_899, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_900, since there are no registers. (PWR-806)
Information: Skipping clock gating on design compress3_2_901, since there are no registers. (PWR-806)
Information: Skipping clock gating on design CLA_adder_WIDTH39_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpfma_pipeline_DW02_multp_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design complement_2_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design complement_2_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2_DW01_inc_0_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_2_DW01_sub_0_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3_DW01_inc_0_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_3_DW01_sub_0_DW01_sub_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4_DW01_inc_0_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_4_DW01_sub_0_DW01_sub_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5_DW01_inc_0_DW01_inc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_5_DW01_sub_0_DW01_sub_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6_DW01_inc_0_DW01_inc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_6_DW01_sub_0_DW01_sub_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7_DW01_inc_0_DW01_inc_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_7_DW01_sub_0_DW01_sub_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8_DW01_inc_0_DW01_inc_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_8_DW01_sub_0_DW01_sub_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0_DW01_inc_0_DW01_inc_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_0_DW01_sub_0_DW01_sub_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1_DW01_inc_0_DW01_inc_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design com_c_1_DW01_sub_0_DW01_sub_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_0_DW01_sub_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_1_DW01_sub_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design normalize_DW01_sub_2_DW01_sub_12, since there are no registers. (PWR-806)
Information: Performing clock-gating on design fpfma_pipeline. (PWR-730)
Information: Performing clock-gating on design reg_pipeline1. (PWR-730)
Information: Performing clock-gating on design reg_pipeline2. (PWR-730)
Information: Performing clock-gating on design reg_pipeline3. (PWR-730)
Information: Performing clock-gating on design reg_pipeline4. (PWR-730)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Mapping 'fpfma_pipeline_DW02_multp_18'
  Mapping 'fpfma_pipeline_DW02_multp_19'
  Mapping 'fpfma_pipeline_DW02_multp_20'
  Mapping 'fpfma_pipeline_DW02_multp_21'
  Mapping 'fpfma_pipeline_DW02_multp_22'
  Mapping 'fpfma_pipeline_DW02_multp_23'
  Mapping 'fpfma_pipeline_DW02_multp_24'
  Mapping 'fpfma_pipeline_DW02_multp_25'
  Mapping 'fpfma_pipeline_DW02_multp_26'
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   42958.6      1.27     144.6      21.7                          
    0:00:35   48086.5      0.38      54.4      17.3 pipe4/result_p4_reg[30]/D
    0:00:36   48114.2      0.36      53.2      17.3 pipe3/sign_eff_p3_reg/D  
    0:00:36   48142.6      0.34      51.3      17.4 pipe3/sign_eff_p3_reg/D  
    0:00:36   48194.0      0.34      49.9      17.1 pipe3/sign_eff_p3_reg/D  
    0:00:36   48192.3      0.34      49.8      17.1 pipe3/man_abc_pre_p3_reg[42]/D
    0:00:36   48237.8      0.33      49.8      17.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:37   48253.6      0.33      47.7      17.1 pipe4/result_p4_reg[30]/D
    0:00:37   48316.8      0.32      46.2      16.9 pipe3/sign_eff_p3_reg/D  
    0:00:37   48380.8      0.31      44.7      16.8 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:37   48413.7      0.30      44.0      16.7 pipe3/sign_eff_p3_reg/D  
    0:00:37   48421.5      0.30      43.9      16.6 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:38   48491.5      0.29      42.3      16.4 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:38   48507.0      0.29      41.2      16.3 pipe3/sign_eff_p3_reg/D  
    0:00:38   48519.1      0.28      40.8      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:38   48518.9      0.28      40.7      16.2 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:39   48530.2      0.28      40.7      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:39   48535.7      0.28      39.2      16.2 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:39   48535.2      0.28      39.1      16.2 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:39   48545.3      0.27      39.0      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:39   48548.3      0.27      39.0      16.2 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:40   48550.8      0.27      38.4      16.2 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:40   48556.0      0.27      38.3      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:40   48577.7      0.26      36.9      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:40   48622.1      0.26      36.8      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:40   48626.9      0.26      36.7      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:40   48628.8      0.26      36.6      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:41   48654.6      0.25      35.8      16.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:41   48660.9      0.25      35.8      16.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:41   48699.2      0.25      35.0      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:41   48704.4      0.24      34.9      16.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:42   48706.1      0.24      34.8      16.1 pipe2/pad_man_sum_p2_reg[52]/D
    0:00:42   48708.7      0.24      34.7      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:42   48721.8      0.24      34.7      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:42   48730.8      0.24      33.8      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:43   48728.7      0.24      33.5      16.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:43   48731.3      0.23      32.9      16.0 pipe3/sign_eff_p3_reg/D  
    0:00:43   48737.0      0.23      32.6      16.0 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:43   48742.0      0.22      31.8      16.1 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:43   48748.1      0.22      31.5      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:44   48757.6      0.22      30.7      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:44   48764.2      0.21      30.3      16.1 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:44   48774.8      0.21      30.1      16.1 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:44   48779.6      0.21      29.8      16.1 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:44   48790.2      0.21      29.6      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:44   48794.8      0.20      29.1      16.1 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:45   48800.8      0.20      28.5      16.1 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:45   48799.3      0.20      28.5      16.1 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:45   48808.2      0.20      28.3      16.1 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:45   48819.8      0.19      27.4      16.1 pipe3/sign_eff_p3_reg/D  
    0:00:45   48821.8      0.19      27.3      16.1 pipe4/result_p4_reg[30]/D
    0:00:45   48828.2      0.19      27.1      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:45   48838.8      0.19      26.9      16.2 pipe2/pad_man_sum_p2_reg[48]/D
    0:00:46   48842.0      0.19      26.6      16.2 pipe2/pad_man_sum_p2_reg[43]/D
    0:00:46   48864.3      0.18      26.3      16.2 pipe3/sign_eff_p3_reg/D  
    0:00:46   48879.4      0.18      26.1      16.3 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:46   48889.0      0.18      26.0      16.3 pipe3/sign_eff_p3_reg/D  
    0:00:46   48896.7      0.18      25.9      16.3 pipe3/sign_eff_p3_reg/D  
    0:00:46   48905.0      0.18      26.1      16.3 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:47   48922.4      0.18      25.8      16.4 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:47   48932.2      0.17      25.2      16.4 pipe4/result_p4_reg[29]/D
    0:00:47   48951.2      0.17      25.0      16.4 pipe3/sign_eff_p3_reg/D  
    0:00:47   48960.2      0.17      24.8      16.4 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:47   48962.3      0.17      24.5      16.4 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:47   48974.9      0.17      24.3      16.5 pipe3/sign_eff_p3_reg/D  
    0:00:48   48983.8      0.17      24.0      16.5 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:48   48991.0      0.16      23.7      16.5 pipe3/sign_eff_p3_reg/D  
    0:00:48   48997.0      0.16      23.5      16.5 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:48   49012.2      0.16      23.4      16.5 pipe2/pad_man_carry_p2_reg[66]/D
    0:00:48   49024.2      0.16      23.5      16.5 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:48   49032.0      0.16      23.4      16.5 pipe4/result_p4_reg[29]/D
    0:00:49   49034.8      0.16      23.3      16.5 pipe3/sign_eff_p3_reg/D  
    0:00:49   49039.4      0.16      23.1      16.5 pipe2/pad_man_carry_p2_reg[51]/D
    0:00:49   49045.2      0.15      22.9      16.5 pipe3/sign_eff_p3_reg/D  
    0:00:49   49056.8      0.15      22.8      16.5 pipe3/sign_eff_p3_reg/D  
    0:00:49   49070.8      0.15      22.5      16.5 pipe4/result_p4_reg[29]/D
    0:00:49   49084.1      0.15      22.3      16.6 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:50   49087.8      0.15      22.2      16.6 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:50   49100.4      0.15      22.1      16.6 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:50   49102.7      0.15      22.1      16.6 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:50   49108.9      0.15      22.0      16.6 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:50   49122.0      0.15      21.9      16.6 pipe2/pad_man_sum_p2_reg[48]/D
    0:00:50   49133.6      0.15      21.7      16.6 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:50   49135.8      0.15      21.6      16.6 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:51   49139.5      0.15      21.6      16.6 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:51   49154.6      0.14      21.2      16.6 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:51   49168.1      0.14      21.1      16.6 pipe2/pad_man_sum_p2_reg[48]/D
    0:00:51   49171.4      0.14      21.0      16.6 pipe3/sign_eff_p3_reg/D  
    0:00:51   49178.3      0.14      21.0      16.6 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:51   49192.8      0.14      20.9      16.6 pipe3/sign_eff_p3_reg/D  
    0:00:51   49196.8      0.14      20.9      16.6 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:52   49210.6      0.14      20.7      16.6 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:52   49216.4      0.14      20.6      16.6 pipe3/sign_eff_p3_reg/D  
    0:00:52   49230.7      0.14      20.6      16.6 pipe2/pad_man_sum_p2_reg[50]/D
    0:00:52   49245.8      0.14      20.5      16.6 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:52   49262.1      0.14      20.6      16.6 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:52   49266.2      0.14      20.4      16.6 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:53   49270.0      0.14      20.4      16.7 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:53   49275.1      0.14      20.3      16.7 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:53   49283.1      0.14      20.3      16.7 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:53   49294.4      0.14      20.2      16.7 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:53   49298.6      0.14      20.1      16.7 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:53   49299.1      0.14      20.1      16.7 pipe3/sign_eff_p3_reg/D  
    0:00:53   49304.6      0.14      19.8      16.7 pipe2/pad_man_carry_p2_reg[52]/D
    0:00:54   49310.5      0.13      19.7      16.7 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:54   49318.8      0.13      19.6      16.7 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:54   49326.1      0.13      19.5      16.7 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:54   49334.5      0.13      19.4      16.8 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:54   49345.6      0.13      19.4      16.8 pipe2/pad_man_sum_p2_reg[40]/D
    0:00:55   49352.4      0.13      19.3      16.8 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:55   49360.2      0.13      19.2      16.8 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:55   49374.9      0.13      19.1      16.8 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:55   49374.9      0.13      19.1      16.8 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:56   49383.3      0.13      19.1      16.8 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:56   49387.6      0.13      18.9      16.8 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:56   49396.0      0.13      18.9      16.8 pipe2/pad_man_sum_p2_reg[48]/D
    0:00:56   49400.1      0.13      18.8      16.8 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:56   49413.7      0.13      18.8      16.8 pipe3/sign_eff_p3_reg/D  
    0:00:56   49424.1      0.13      18.7      16.8 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:56   49425.8      0.13      18.7      16.8 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:57   49430.1      0.13      18.7      16.8 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:57   49440.6      0.13      18.7      16.8 pipe4/result_p4_reg[29]/D
    0:00:57   49440.2      0.13      18.6      16.8 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:57   49445.4      0.13      18.6      16.8 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:57   49454.3      0.13      18.3      16.8 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:57   49462.7      0.13      18.2      16.8 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:58   49472.0      0.13      18.2      16.9 pipe3/sign_eff_p3_reg/D  
    0:00:58   49474.3      0.12      18.1      16.9 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:58   49493.1      0.12      18.1      16.9 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:58   49499.4      0.12      18.1      16.9 pipe2/pad_man_sum_p2_reg[66]/D
    0:00:58   49505.9      0.12      18.0      16.9 pipe2/pad_man_sum_p2_reg[47]/D
    0:00:58   49522.0      0.12      18.0      16.9 pipe2/pad_man_sum_p2_reg[52]/D
    0:00:59   49518.0      0.12      18.0      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:59   49512.3      0.12      17.9      16.9 pipe2/pad_man_sum_p2_reg[52]/D
    0:00:59   49527.1      0.12      17.9      16.9 pipe3/man_abc_pre_p3_reg[54]/D
    0:00:59   49531.8      0.12      17.9      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:59   49540.3      0.12      17.8      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:00:59   49543.7      0.12      17.7      16.9 pipe2/pad_man_sum_p2_reg[46]/D
    0:00:59   49542.2      0.12      17.7      16.9 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:00   49552.3      0.12      17.5      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:00   49553.3      0.12      17.5      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:00   49564.2      0.12      17.5      16.9 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:00   49570.8      0.12      17.5      16.9 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:00   49579.7      0.12      17.4      16.9 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:00   49591.8      0.12      17.3      16.9 pipe3/man_abc_pre_p3_reg[51]/D
    0:01:00   49594.3      0.12      17.3      16.9 pipe3/sign_eff_p3_reg/D  
    0:01:01   49600.5      0.12      17.3      16.9 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:01   49603.8      0.12      17.2      16.9 pipe4/result_p4_reg[29]/D
    0:01:01   49611.1      0.12      17.1      16.9 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:01   49618.8      0.12      17.1      16.9 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:01   49620.0      0.12      17.1      16.9 pipe2/pad_man_sum_p2_reg[52]/D
    0:01:01   49628.4      0.12      17.0      16.9 pipe3/man_abc_pre_p3_reg[67]/D
    0:01:01   49644.0      0.12      17.0      16.9 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:02   49650.6      0.12      16.9      16.9 pipe2/pad_man_sum_p2_reg[52]/D
    0:01:02   49642.3      0.12      16.9      16.9 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:02   49653.4      0.12      16.9      16.9 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:02   49672.9      0.11      16.8      16.9 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:02   49674.2      0.11      16.7      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:02   49681.3      0.11      16.7      17.0 pipe3/man_abc_pre_p3_reg[60]/D
    0:01:03   49685.7      0.11      16.6      17.0 pipe3/man_abc_pre_p3_reg[60]/D
    0:01:03   49690.4      0.11      16.3      17.0 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:03   49710.9      0.11      16.3      17.0 pipe2/pad_man_sum_p2_reg[50]/D
    0:01:03   49720.6      0.11      16.3      17.0 pipe2/pad_man_sum_p2_reg[50]/D
    0:01:03   49727.2      0.11      16.2      17.0 pipe2/pad_man_sum_p2_reg[42]/D
    0:01:03   49730.4      0.11      16.1      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:04   49736.1      0.11      16.1      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:04   49747.2      0.11      16.1      17.0 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:04   49763.4      0.11      16.1      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:04   49772.0      0.11      16.1      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:04   49778.9      0.11      16.1      17.0 pipe2/pad_man_carry_p2_reg[51]/D
    0:01:04   49793.9      0.11      16.0      17.0 pipe3/man_abc_pre_p3_reg[72]/D
    0:01:05   49810.3      0.11      15.9      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:05   49816.4      0.11      15.9      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:05   49813.0      0.11      15.9      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:05   49812.2      0.11      15.9      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:05   49814.9      0.11      15.8      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:05   49816.2      0.11      15.8      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:05   49823.3      0.11      15.8      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:05   49817.0      0.11      15.8      17.0 pipe2/pad_man_carry_p2_reg[72]/D
    0:01:06   49822.2      0.11      15.8      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:06   49825.4      0.11      15.8      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:06   49822.6      0.11      15.7      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:06   49839.9      0.11      15.6      17.0 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:06   49853.8      0.11      15.6      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:06   49864.9      0.11      15.6      17.0 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:07   49868.4      0.11      15.4      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:07   49874.3      0.11      15.4      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:07   49871.0      0.11      15.4      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:07   49877.5      0.11      15.4      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:07   49878.2      0.11      15.3      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:08   49877.0      0.11      15.3      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:08   49885.8      0.11      15.3      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:08   49888.4      0.11      15.2      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:08   49898.7      0.10      15.2      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:08   49902.6      0.10      15.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:08   49906.6      0.10      15.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:09   49920.9      0.10      14.9      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:09   49929.3      0.10      14.9      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:09   49950.4      0.10      14.8      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:09   49954.5      0.10      14.8      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:09   49948.6      0.10      14.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:09   49956.0      0.10      14.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:09   49969.1      0.10      14.7      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:10   49971.9      0.10      14.7      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:10   49989.9      0.10      14.6      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:10   49996.5      0.10      14.6      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:10   49990.9      0.10      14.5      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:10   49998.6      0.10      14.5      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:11   50001.7      0.10      14.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:11   50005.0      0.10      14.5      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:11   50007.9      0.10      14.4      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:11   50026.4      0.10      14.4      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:11   50027.9      0.10      14.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:11   50030.6      0.10      14.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:11   50034.8      0.10      14.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:11   50043.2      0.10      14.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:12   50044.3      0.10      14.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:12   50052.2      0.10      14.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:12   50054.8      0.10      14.2      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:12   50070.9      0.10      14.1      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:12   50074.1      0.10      14.0      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:12   50080.0      0.10      14.0      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:13   50080.3      0.10      13.9      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:13   50090.9      0.10      13.9      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:13   50103.6      0.10      13.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:13   50099.3      0.10      13.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:13   50106.5      0.10      13.7      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:13   50113.6      0.09      13.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50123.8      0.09      13.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50131.0      0.09      13.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50129.5      0.09      13.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50129.0      0.09      13.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50137.2      0.09      13.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50147.3      0.09      13.4      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:14   50149.0      0.09      13.3      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:15   50163.1      0.09      13.3      17.1 pipe4/result_p4_reg[29]/D
    0:01:15   50165.8      0.09      13.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:15   50180.3      0.09      13.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:15   50186.5      0.09      13.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:15   50202.8      0.09      13.1      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:15   50209.7      0.09      13.1      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:16   50213.2      0.09      12.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:16   50223.9      0.09      12.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:16   50215.9      0.09      12.6      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:16   50223.1      0.09      12.6      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:16   50224.9      0.09      12.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:16   50238.2      0.09      12.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50240.1      0.09      12.4      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50251.0      0.09      12.3      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50257.2      0.09      12.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50268.3      0.09      12.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50248.8      0.09      12.2      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:17   50246.4      0.09      12.1      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:18   50258.5      0.08      12.1      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:18   50275.8      0.08      12.1      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:18   50271.5      0.08      12.0      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:18   50275.0      0.08      12.0      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:18   50279.4      0.08      12.0      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:18   50278.4      0.08      11.9      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:19   50284.6      0.08      11.9      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:19   50283.6      0.08      11.8      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:19   50284.1      0.08      11.7      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:19   50278.2      0.08      11.7      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:19   50279.9      0.08      11.7      17.1 pipe4/result_p4_reg[29]/D
    0:01:19   50289.8      0.08      11.6      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:19   50290.5      0.08      11.6      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:20   50296.5      0.08      11.5      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:20   50299.0      0.08      11.5      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:20   50301.9      0.08      11.5      17.1 pipe4/result_p4_reg[29]/D
    0:01:20   50301.9      0.08      11.5      17.1 pipe4/result_p4_reg[29]/D
    0:01:20   50302.2      0.08      11.4      17.1 pipe4/result_p4_reg[29]/D
    0:01:20   50303.2      0.08      11.4      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:20   50305.6      0.08      11.4      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:01:21   50312.5      0.08      11.4      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:01:21   50325.1      0.08      11.2      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:21   50326.2      0.08      11.1      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:21   50329.9      0.08      11.1      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:21   50337.0      0.08      11.0      17.1 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:22   50344.9      0.08      10.9      17.1 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:22   50350.3      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:22   50354.6      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:22   50358.2      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:22   50369.3      0.08      10.6      17.1 pipe4/result_p4_reg[29]/D
    0:01:22   50382.5      0.08      10.6      17.1 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:22   50382.4      0.08      10.8      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:23   50382.2      0.08      10.8      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:23   50380.0      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:23   50383.2      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:23   50384.9      0.08      10.7      17.1 pipe2/pad_man_sum_p2_reg[48]/D
    0:01:23   50390.6      0.08      10.6      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:23   50399.2      0.08      10.6      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:23   50400.2      0.07      10.6      17.1 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:24   50404.7      0.07      10.5      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:24   50406.2      0.07      10.5      17.1 pipe4/result_p4_reg[29]/D
    0:01:24   50405.0      0.07      10.5      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:24   50415.3      0.07      10.4      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:24   50432.1      0.07      10.4      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:24   50432.1      0.07      10.4      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:25   50436.3      0.07      10.3      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:25   50440.3      0.07      10.3      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:25   50439.3      0.07      10.2      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:25   50433.3      0.07      10.2      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:25   50435.8      0.07      10.2      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:25   50437.3      0.07      10.2      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:25   50442.8      0.07      10.1      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:25   50450.9      0.07      10.1      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:25   50463.0      0.07      10.1      17.1 pipe3/sign_eff_p3_reg/D  
    0:01:26   50466.4      0.07      10.0      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:26   50474.8      0.07      10.0      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:26   50484.2      0.07      10.0      17.1 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:26   50485.2      0.07       9.9      17.1 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:26   50485.8      0.07       9.9      17.1 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:27   50486.9      0.07       9.8      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:27   50488.0      0.07       9.8      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:27   50487.5      0.07       9.8      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:27   50487.0      0.07       9.8      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:27   50486.9      0.07       9.7      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:27   50482.0      0.07       9.7      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:27   50487.0      0.07       9.6      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:27   50490.7      0.07       9.6      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:28   50489.9      0.07       9.6      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:28   50486.0      0.07       9.5      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:28   50471.6      0.07       9.5      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:28   50469.7      0.07       9.4      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:28   50471.2      0.07       9.4      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:28   50460.5      0.07       9.4      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:28   50454.9      0.07       9.4      17.0 pipe3/sign_eff_p3_reg/D  
    0:01:29   50456.3      0.07       9.3      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:29   50458.8      0.07       9.3      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50459.1      0.07       9.2      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50462.2      0.07       9.2      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50467.0      0.07       9.2      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50474.1      0.07       9.1      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50473.4      0.06       9.1      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:29   50481.1      0.06       9.0      17.0 pipe4/result_p4_reg[29]/D
    0:01:30   50484.3      0.06       9.0      17.0 pipe2/pad_man_carry_p2_reg[49]/D
    0:01:30   50485.8      0.06       9.0      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:30   50486.2      0.06       9.0      17.0 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:30   50497.4      0.06       9.0      17.0 pipe2/pad_man_sum_p2_reg[66]/D
    0:01:30   50497.1      0.06       9.0      17.0 pipe3/man_abc_pre_p3_reg[77]/D
    0:01:31   50500.0      0.06       9.0      17.0 pipe4/result_p4_reg[29]/D
    0:01:31   50500.0      0.06       9.0      17.0 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:31   50502.8      0.06       9.0      17.0 pipe2/pad_man_carry_p2_reg[50]/D
    0:01:31   50512.2      0.06       8.9      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:01:31   50523.8      0.06       8.8      17.1 pipe3/man_abc_pre_p3_reg[75]/D
    0:01:31   50533.4      0.06       8.8      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:31   50536.4      0.06       8.8      17.1 pipe2/pad_man_sum_p2_reg[46]/D
    0:01:31   50526.5      0.06       8.8      17.1 pipe2/pad_man_carry_p2_reg[44]/D
    0:01:32   50532.9      0.06       8.7      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:01:32   50539.8      0.06       8.7      17.1 pipe2/pad_man_sum_p2_reg[40]/D
    0:01:32   50548.5      0.06       8.6      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:01:32   50548.3      0.06       8.6      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:33   50550.0      0.06       8.6      17.1 pipe2/pad_man_carry_p2_reg[51]/D
    0:01:33   50551.5      0.06       8.6      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:01:33   50544.0      0.06       8.6      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:35   50545.0      0.06       8.5      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:01:36   50557.9      0.06       8.5      17.1                          
    0:01:37   50576.7      0.06       8.5      17.1                          
    0:01:40   50577.9      0.06       8.5      17.1                          
    0:01:42   50585.6      0.06       8.5      17.1 pipe2/pad_man_sum_p2_reg[63]/D
    0:01:45   50572.9      0.06       8.5      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:01:46   50561.3      0.06       8.5      17.1 pipe2/pad_man_sum_p2_reg[63]/D
    0:01:51   50554.9      0.06       8.5      17.1 pipe2/pad_man_carry_p2_reg[71]/D
    0:01:52   50535.7      0.06       8.4      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:53   50510.2      0.06       8.4      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:54   50484.7      0.06       8.4      17.1 pipe2/pad_man_carry_p2_reg[71]/D
    0:01:56   50465.5      0.06       8.4      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:58   50388.9      0.06       8.3      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:01:59   50299.5      0.06       8.3      17.1 pipe2/pad_man_sum_p2_reg[63]/D
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
    0:02:02   50251.8      0.10      11.7      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:02:02   50262.2      0.10      11.5      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:02:02   50282.7      0.10      11.2      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:02:02   50284.1      0.09      10.7      17.1 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:02   50300.2      0.08       9.8      17.1 pipe2/pad_man_sum_p2_reg[49]/D
    0:02:03   50304.1      0.08       9.4      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:03   50314.8      0.07       9.3      17.1 pipe2/pad_man_sum_p2_reg[47]/D
    0:02:03   50316.8      0.07       9.3      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:03   50317.3      0.07       9.3      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:04   50321.2      0.07       9.3      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:04   50317.5      0.07       9.3      17.1 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:04   50315.8      0.07       9.3      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:04   50319.0      0.07       9.3      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:06   50320.2      0.07       9.2      17.1 pipe3/man_abc_pre_p3_reg[71]/D
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
    0:02:09   50335.5      0.07       9.0      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:09   50338.2      0.07       8.9      17.1 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:09   50341.7      0.07       8.9      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:09   50350.8      0.07       8.8      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:10   50356.7      0.07       8.7      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:10   50359.7      0.06       7.8      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:10   50378.3      0.06       6.5      17.1 pipe4/result_p4_reg[29]/D
    0:02:10   50379.8      0.06       6.5      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:10   50380.2      0.06       6.4      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:10   50410.2      0.06       6.4      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:11   50412.1      0.06       6.4      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:11   50415.8      0.06       6.2      17.1 pipe2/pad_man_carry_p2_reg[50]/D
    0:02:11   50421.3      0.06       6.0      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:12   50417.0      0.06       6.0      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:12   50418.1      0.06       6.0      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:12   50426.2      0.06       5.8      17.1 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:12   50426.9      0.06       5.8      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:12   50423.9      0.06       5.8      17.1 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:12   50425.4      0.05       5.7      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:13   50430.9      0.05       5.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:13   50433.4      0.05       5.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:13   50436.3      0.05       5.1      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:14   50436.3      0.05       5.1      17.2 pipe3/man_abc_pre_p3_reg[71]/D
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
    0:02:16   50437.1      0.07       5.1      17.2 pipe2/pad_man_carry_p2_reg[41]/D
    0:02:17   50471.7      0.05       5.0      17.2 pipe2/pad_man_carry_p2_reg[41]/D
    0:02:17   50465.7      0.05       4.9      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:18   50488.0      0.05       4.2      17.2 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:18   50492.1      0.05       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:18   50493.1      0.04       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:18   50494.1      0.04       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:18   50491.7      0.04       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:18   50492.6      0.04       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:18   50495.1      0.04       4.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:19   50495.4      0.04       4.1      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:19   50499.0      0.04       3.9      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:19   50500.5      0.04       3.9      17.2 pipe2/pad_man_sum_p2_reg[47]/D
    0:02:19   50503.7      0.04       3.8      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:19   50495.6      0.04       3.8      17.2 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:19   50500.1      0.04       3.7      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:20   50495.1      0.04       3.6      17.2 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:20   50499.8      0.04       3.1      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:20   50497.4      0.04       3.1      17.2 pipe2/pad_man_carry_p2_reg[50]/D
    0:02:20   50498.4      0.03       3.1      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:22   50500.6      0.03       3.0      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:23   50468.7      0.03       2.9      17.2 pipe2/pad_man_sum_p2_reg[47]/D
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
    0:02:25   50462.2      0.03       2.9      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:25   50462.2      0.03       2.9      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:25   50457.6      0.03       2.8      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:27   50457.8      0.03       2.8      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:29   50457.8      0.03       2.8      17.2 pipe2/pad_man_sum_p2_reg[47]/D
Information: Input delay ('fall') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_DQS' will be added to the clock's propagated skew. (TIM-112)
    0:02:32   50405.7      0.03       2.7      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:32   50420.0      0.03       2.5      17.2 pipe2/pad_man_carry_p2_reg[65]/D
    0:02:32   50416.6      0.03       2.5      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:32   50422.7      0.03       2.5      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:33   50431.6      0.03       2.2      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:33   50429.9      0.03       2.2      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:33   50438.6      0.02       2.2      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:34   50441.2      0.02       2.0      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:35   50443.2      0.02       1.5      17.2 pipe3/man_abc_pre_p3_reg[71]/D
    0:02:36   50451.6      0.02       1.2      17.2 pipe3/sign_eff_p3_reg/D  
    0:02:36   50457.8      0.02       1.1      17.2 pipe2/pad_man_carry_p2_reg[41]/D
    0:02:37   50479.8      0.01       0.4      17.1 pipe3/sign_eff_p3_reg/D  
    0:02:37   50495.3      0.00       0.1      17.1 pipe4/result_p4_reg[30]/D
    0:02:38   50493.2      0.00       0.0      17.1                          
    0:02:39   50481.0      0.00       0.0      17.3                          
    0:02:39   50481.0      0.00       0.0      17.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39   50481.0      0.00       0.0      17.3                          
    0:02:40   50440.0      0.00       0.0       8.8 normalize_shift/sll_12/net22074
    0:02:41   50423.0      0.00       0.0       7.7 multp_5/n576             
    0:02:41   50408.9      0.00       0.0       6.6 multp_7/n576             
    0:02:41   50394.8      0.00       0.0       5.5 multp_4/n576             
    0:02:41   50380.7      0.00       0.0       4.5 multp_1/n576             
    0:02:41   50364.6      0.00       0.0       3.4 multp_7/n738             
    0:02:41   50341.0      0.00       0.0       2.2 multp_6/net16200         
    0:02:42   50272.0      0.00       0.0       0.7 mul_shift/C8big[46]      
    0:02:42   50253.2      0.00       0.0       0.0 normalize_shift/sll_12/net22075
    0:02:44   50220.9      0.00       0.0       0.0                          
Loading db file '/pdk/mooreelite/TSMC28HPC+/TSMC_iPDK_20170531/STD_CELL/tcbn28hpcplusbwp12t30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp12t30p140_180a/tcbn28hpcplusbwp12t30p140ssg0p9v0c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# compile -map_effort high
# compile -only_design_rule -incremental_mapping
report_timing -path full -delay min -max_paths 10 -significant_digits 9 -nworst 10 > ./REPORT/Design.holdtiming_min
report_timing -path full -delay max -max_paths 10 -significant_digits 9 -nworst 10 > ./REPORT/Design.setuptiming_max
##report_timing -path full -delay min -max_paths 10 -nworst 10 > ./REPORT/Design.setuptiming_min
report_area -designware -hierarchy > ./REPORT//Design.area
report_power -hierarchy > ./REPORT//Design.power
report_resources > ./REPORT//Design.resources
report_constraint -verbose > ./REPORT/Design.constraint
report_port > ./REPORT//Design.port
check_design > ./REPORT/Design.check_design
check_design > ./REPORT/Design.check_timing
# 2020/12/06
write -hierarchy -format verilog -output ./output/$DESIGN_NAME.v
Writing verilog file '/home/xukun/Templates/fma9_pipe4_ip/synthesis/output/fpfma_pipeline.v'.
Warning: Verilog writer has added 9 nets to module shifter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module adder_pp using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 39 nets to module fpfma_pipeline using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#write_sdf -version 1.0 -context verilog ./$DESIGN_NAME.sdf
write_sdf -context verilog ./output/$DESIGN_NAME.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/xukun/Templates/fma9_pipe4_ip/synthesis/output/fpfma_pipeline.sdf'. (WT-3)
1
set end_time [clock seconds]; echo [clock format ${end_time} -gmt false]
Sun Apr 25 11:35:16 CST 2021
#Total script wall clock run time
echo "Time elapsed: [format %02d [expr ( $end_time - $start_time ) / 86400 ]]d[clock format [expr ( $end_time - $start_time ) ] -format %Hh%Mm%Ss -gmt true]"
Time elapsed: 00d00h03m06s
report_timing -path full -delay max -from [get_pins -hierarchical [all_inputs]] > ./REPORT/Design.pipe1time
Warning: port 'A1[31]' is of the wrong type. (UID-119)
Warning: port 'A1[30]' is of the wrong type. (UID-119)
Warning: port 'A1[29]' is of the wrong type. (UID-119)
Warning: port 'A1[28]' is of the wrong type. (UID-119)
Warning: port 'A1[27]' is of the wrong type. (UID-119)
Warning: port 'A1[26]' is of the wrong type. (UID-119)
Warning: port 'A1[25]' is of the wrong type. (UID-119)
Warning: port 'A1[24]' is of the wrong type. (UID-119)
Warning: port 'A1[23]' is of the wrong type. (UID-119)
Warning: port 'A1[22]' is of the wrong type. (UID-119)
Warning: ...568 additional objects are of the wrong type. (UID-119)
Warning: Ignoring 578 out of 612 objects in collection '_sel5' because they are not of type pin, or lib_pin. (UID-445)
report_timing -path full -delay max -from [get_pins -hierarchical mul_shift*] > ./REPORT/Design.pipe2time
report_timing -path full -delay max -from [get_pins -hierarchical compress_group*] > ./REPORT/Design.pipe3time
report_timing -path full -delay max -from [get_pins -hierarchical comlement*] > ./REPORT/Design.pipe4time
exit

Memory usage for main task 1226 Mbytes.
Memory usage for this session 1226 Mbytes.
CPU usage for this session 230 seconds ( 0.06 hours ).
Elapsed time for this session 232 seconds ( 0.06 hours ).

Thank you...
