<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FCVTAU (scalar) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fcvtau_float.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fcvtau_float.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FCVTAU (scalar)</h2><p id="desc"><p class="aml">Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar). This instruction converts the floating-point value in the SIMD&amp;FP source register to a 32-bit or 64-bit unsigned integer using the Round to Nearest with Ties to Away rounding mode, and writes the result to the general-purpose destination register.</p><p class="aml">A floating-point exception can be generated by this instruction. Depending on the settings in <a class="armarm-xref" title="Reference to ARM ARM section">FPCR</a>, the exception results in either a flag being set in <a class="armarm-xref" title="Reference to ARM ARM section">FPSR</a>, or a synchronous exception being generated. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Floating-point exception traps</a>.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="5"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="2">rmode</td><td class="droppedname" colspan="3">opcode</td><td colspan="6"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision to 32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; type == 11)</span><font style="font-size:smaller;"><br/>(ARMv8.2)
            </font></h4><p class="asm-code"><a id="FCVTAU_32H_float2int" name="FCVTAU_32H_float2int">FCVTAU  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></a></p></div><div class="encoding"><h4 class="encoding">Half-precision to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; type == 11)</span><font style="font-size:smaller;"><br/>(ARMv8.2)
            </font></h4><p class="asm-code"><a id="FCVTAU_64H_float2int" name="FCVTAU_64H_float2int">FCVTAU  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></a></p></div><div class="encoding"><h4 class="encoding">Single-precision to 32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; type == 00)</span></h4><p class="asm-code"><a id="FCVTAU_32S_float2int" name="FCVTAU_32S_float2int">FCVTAU  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn></a></a></p></div><div class="encoding"><h4 class="encoding">Single-precision to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; type == 00)</span></h4><p class="asm-code"><a id="FCVTAU_64S_float2int" name="FCVTAU_64S_float2int">FCVTAU  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn></a></a></p></div><div class="encoding"><h4 class="encoding">Double-precision to 32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; type == 01)</span></h4><p class="asm-code"><a id="FCVTAU_32D_float2int" name="FCVTAU_32D_float2int">FCVTAU  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd></a>, <a href="#dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn></a></a></p></div><div class="encoding"><h4 class="encoding">Double-precision to 64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; type == 01)</span></h4><p class="asm-code"><a id="FCVTAU_64D_float2int" name="FCVTAU_64D_float2int">FCVTAU  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd></a>, <a href="#dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn></a></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer intsize = if sf == '1' then 64 else 32;
<ins>integer fltsize;

case type of
    when '00'
        fltsize = 32;
    when '01'
        fltsize = 64;
    when '10'</ins><del>integer fltsize;</del>
        <a href="shared_pseudocode.html#FPConvOp" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp</del></a><del> op;
</del><a href="shared_pseudocode.html#FPRounding" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}"><del>FPRounding</del></a><del> rounding;
boolean unsigned;
integer part;

case type of
    when '00'
        fltsize = 32;
    when '01' 
        fltsize = 64;
    when '10' 
        if opcode&lt;2:1>:rmode != '11 01' then </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a><del>();
        fltsize = 128;
    when '11' 
        if HaveFP16Ext() then
            fltsize = 16;
        else
            </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();

case opcode&lt;2:1>:rmode of
    when '00 xx'        // FCVT[NPMZ][US]
        rounding = </del><a href="shared_pseudocode.html#impl-shared.FPDecodeRounding.1" title="function: FPRounding FPDecodeRounding(bits(2) rmode)"><del>FPDecodeRounding</del></a><del>(rmode);
        unsigned = (opcode&lt;0> == '1');
        op = </del><a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_CVT_FtoI</del></a><del>;
    when '01 00'        // [US]CVTF
        rounding = </del><a href="shared_pseudocode.html#impl-shared.FPRoundingMode.1" title="function: FPRounding FPRoundingMode(FPCRType fpcr)"><del>FPRoundingMode</del></a><del>(FPCR);
        unsigned = (opcode&lt;0> == '1');
        op = </del><a href="shared_pseudocode.html#FPConvOp_CVT_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_CVT_ItoF</del></a><del>;
    when '10 00'        // FCVTA[US]
        rounding = </del><a href="shared_pseudocode.html#FPRounding_TIEAWAY" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}"><del>FPRounding_TIEAWAY</del></a><del>;
        unsigned = (opcode&lt;0> == '1');
        op = </del><a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_CVT_FtoI</del></a><del>;
    when '11 00'        // FMOV
        if fltsize != 16 &amp;&amp; fltsize != intsize then </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();
        op = if opcode&lt;0> == '1' then </del><a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_ItoF</del></a><del> else </del><a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_FtoI</del></a><del>;
        part = 0;
    when '11 01'        // FMOV D[1]
        if intsize != 64 || fltsize != 128 then </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();
        op = if opcode&lt;0> == '1' then </del><a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_ItoF</del></a><del> else </del><a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_FtoI</del></a><ins>();
    when '11'
        if HaveFP16Ext() then
            fltsize = 16;
        else</ins><del>;
        part = 1;
        fltsize = 64; // size of D[1] is 64
    otherwise</del>
            <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd></td><td><a id="wd" name="wd"><p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd></td><td><a id="xd" name="xd"><p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="sn" name="sn"><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn></td><td><a id="hn" name="hn"><p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="dn" name="dn"><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(fltsize) fltval;
bits(intsize) intval;

<ins>fltval =</ins><del>case op of
    when</del> <a href="shared_pseudocode.html#FPConvOp_CVT_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_CVT_FtoI</del></a><del>
        fltval = </del><a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[n];
intval = <a href="shared_pseudocode.html#impl-shared.FPToFixed.5" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)">FPToFixed</a><ins>(fltval, 0, TRUE, FPCR,</ins><del>(fltval, 0, unsigned, FPCR, rounding);</del> <a href="shared_pseudocode.html#FPRounding_TIEAWAY" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}"><ins>FPRounding_TIEAWAY</ins></a><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><ins>);</ins><del>[d] = intval;
    when</del>
<a href="shared_pseudocode.html#FPConvOp_CVT_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_CVT_ItoF</del></a><del>
        intval = </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a><del>[n];
        fltval = </del><a href="shared_pseudocode.html#impl-shared.FixedToFP.5" title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)"><del>FixedToFP</del></a><del>(intval, 0, unsigned, FPCR, rounding);
        </del><a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value"><del>V</del></a><del>[d] = fltval;
    when </del><a href="shared_pseudocode.html#FPConvOp_MOV_FtoI" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_FtoI</del></a><del>
        fltval = </del><a href="shared_pseudocode.html#impl-aarch64.Vpart.read.2" title="accessor: bits(width) Vpart[integer n, integer part]"><del>Vpart</del></a><del>[n,part];
        intval = </del><a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)"><del>ZeroExtend</del></a><del>(fltval, intsize);
        </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[d] = intval;
    when </del><a href="shared_pseudocode.html#FPConvOp_MOV_ItoF" title="enumeration FPConvOp    {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF, FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF}"><del>FPConvOp_MOV_ItoF</del></a><del>
        intval = </del><a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]"><del>X</del></a><del>[n];
        fltval = intval&lt;fltsize-1:0>;
        </del><a href="shared_pseudocode.html#impl-aarch64.Vpart.write.2" title="accessor: Vpart[integer n, integer part] = bits(width) value"><del>Vpart</del></a><ins>[d] = intval;</ins><del>[d,part] = fltval;</del></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fcvtau_float.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fcvtau_float.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>