{
 "awd_id": "9901160",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Design and Test Strategies for Embedded Systems on Chip",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": "7032927843",
 "po_email": "sabasu@nsf.gov",
 "po_sign_block_name": "Sankar Basu",
 "awd_eff_date": "1999-09-01",
 "awd_exp_date": "2003-08-31",
 "tot_intn_awd_amt": 254692.0,
 "awd_amount": 254692.0,
 "awd_min_amd_letter_date": "1999-08-18",
 "awd_max_amd_letter_date": "2000-12-20",
 "awd_abstract_narration": "This project deals with test strategies, modeling and design for test applied to core-based system on chip (SOC).  The goal is to develop a methodology and tools for testing a SOC in its entirety, including the individual cores and their interconnects. The approach is based on two complementary strategies dealing with structuralaccessibility and integration testing.  The first strategy aims at testing cores and interconnects together using precomputed test sets.  To solve this problem, test accessibility algorithms and short path routes to access deeply embedded cores in the SOC are being developed.  The integration test strategy employs embedded microprocessor cores to coordinate and schedule the entire testing process.  Further infestigations are into test architecture schemes, test compression/decompression techjniques, as well as test management and scheduling optimizations.  Experimentation is being conducted to develop a prototype environment and tie together the entire SOC methodology and software.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Christos",
   "pi_last_name": "Papachristou",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Christos Papachristou",
   "pi_email_addr": "cap2@case.edu",
   "nsf_id": "000235695",
   "pi_start_date": "1999-08-18",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Case Western Reserve University",
  "inst_street_address": "10900 EUCLID AVE",
  "inst_street_address_2": "",
  "inst_city_name": "CLEVELAND",
  "inst_state_code": "OH",
  "inst_state_name": "Ohio",
  "inst_phone_num": "2163684510",
  "inst_zip_code": "441064901",
  "inst_country_name": "United States",
  "cong_dist_code": "11",
  "st_cong_dist_code": "OH11",
  "org_lgl_bus_name": "CASE WESTERN RESERVE UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "HJMKEF7EJW69"
 },
 "perf_inst": {
  "perf_inst_name": "Case Western Reserve University",
  "perf_str_addr": "10900 EUCLID AVE",
  "perf_city_name": "CLEVELAND",
  "perf_st_code": "OH",
  "perf_st_name": "Ohio",
  "perf_zip_code": "441064901",
  "perf_ctry_code": "US",
  "perf_cong_dist": "11",
  "perf_st_cong_dist": "OH11",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0101",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "040100",
   "fund_code": "01000102DB",
   "fund_name": "NSF RESEARCH & RELATED ACTIVIT",
   "fund_symb_id": "040100"
  },
  {
   "app_code": "0199",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0199",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1999,
   "fund_oblg_amt": 173128.0
  },
  {
   "fund_oblg_fiscal_yr": 2001,
   "fund_oblg_amt": 81564.0
  }
 ],
 "por": null
}