ARM GAS  /tmp/ccQa9JzI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	hspi2
  20              		.section	.bss.hspi2,"aw",%nobits
  21              		.align	2
  24              	hspi2:
  25 0000 00000000 		.space	88
  25      00000000 
  25      00000000 
  25      00000000 
  25      00000000 
  26              		.section	.text.MX_SPI2_Init,"ax",%progbits
  27              		.align	1
  28              		.global	MX_SPI2_Init
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	MX_SPI2_Init:
  34              	.LFB130:
  35              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
ARM GAS  /tmp/ccQa9JzI.s 			page 2


  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
  31:Core/Src/spi.c **** {
  36              		.loc 1 31 1
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40 0000 80B5     		push	{r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  48              		.loc 1 40 18
  49 0004 174B     		ldr	r3, .L4
  50 0006 184A     		ldr	r2, .L4+4
  51 0008 1A60     		str	r2, [r3]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  52              		.loc 1 41 19
  53 000a 164B     		ldr	r3, .L4
  54 000c 4FF48272 		mov	r2, #260
  55 0010 5A60     		str	r2, [r3, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  56              		.loc 1 42 24
  57 0012 144B     		ldr	r3, .L4
  58 0014 0022     		movs	r2, #0
  59 0016 9A60     		str	r2, [r3, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  60              		.loc 1 43 23
  61 0018 124B     		ldr	r3, .L4
  62 001a 0022     		movs	r2, #0
  63 001c DA60     		str	r2, [r3, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  64              		.loc 1 44 26
  65 001e 114B     		ldr	r3, .L4
  66 0020 0022     		movs	r2, #0
  67 0022 1A61     		str	r2, [r3, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  68              		.loc 1 45 23
ARM GAS  /tmp/ccQa9JzI.s 			page 3


  69 0024 0F4B     		ldr	r3, .L4
  70 0026 0022     		movs	r2, #0
  71 0028 5A61     		str	r2, [r3, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  72              		.loc 1 46 18
  73 002a 0E4B     		ldr	r3, .L4
  74 002c 4FF40072 		mov	r2, #512
  75 0030 9A61     		str	r2, [r3, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  76              		.loc 1 47 32
  77 0032 0C4B     		ldr	r3, .L4
  78 0034 0022     		movs	r2, #0
  79 0036 DA61     		str	r2, [r3, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  80              		.loc 1 48 23
  81 0038 0A4B     		ldr	r3, .L4
  82 003a 0022     		movs	r2, #0
  83 003c 1A62     		str	r2, [r3, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  84              		.loc 1 49 21
  85 003e 094B     		ldr	r3, .L4
  86 0040 0022     		movs	r2, #0
  87 0042 5A62     		str	r2, [r3, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  88              		.loc 1 50 29
  89 0044 074B     		ldr	r3, .L4
  90 0046 0022     		movs	r2, #0
  91 0048 9A62     		str	r2, [r3, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  92              		.loc 1 51 28
  93 004a 064B     		ldr	r3, .L4
  94 004c 0A22     		movs	r2, #10
  95 004e DA62     		str	r2, [r3, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  96              		.loc 1 52 7
  97 0050 0448     		ldr	r0, .L4
  98 0052 FFF7FEFF 		bl	HAL_SPI_Init
  99 0056 0346     		mov	r3, r0
 100              		.loc 1 52 6
 101 0058 002B     		cmp	r3, #0
 102 005a 01D0     		beq	.L3
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
 103              		.loc 1 54 5
 104 005c FFF7FEFF 		bl	Error_Handler
 105              	.L3:
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
 106              		.loc 1 60 1
 107 0060 00BF     		nop
 108 0062 80BD     		pop	{r7, pc}
 109              	.L5:
 110              		.align	2
ARM GAS  /tmp/ccQa9JzI.s 			page 4


 111              	.L4:
 112 0064 00000000 		.word	hspi2
 113 0068 00380040 		.word	1073756160
 114              		.cfi_endproc
 115              	.LFE130:
 117              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 118              		.align	1
 119              		.global	HAL_SPI_MspInit
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	HAL_SPI_MspInit:
 125              	.LFB131:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 126              		.loc 1 63 1
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 40
 129              		@ frame_needed = 1, uses_anonymous_args = 0
 130 0000 80B5     		push	{r7, lr}
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 8
 133              		.cfi_offset 7, -8
 134              		.cfi_offset 14, -4
 135 0002 8AB0     		sub	sp, sp, #40
 136              	.LCFI3:
 137              		.cfi_def_cfa_offset 48
 138 0004 00AF     		add	r7, sp, #0
 139              	.LCFI4:
 140              		.cfi_def_cfa_register 7
 141 0006 7860     		str	r0, [r7, #4]
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 142              		.loc 1 65 20
 143 0008 07F11403 		add	r3, r7, #20
 144 000c 0022     		movs	r2, #0
 145 000e 1A60     		str	r2, [r3]
 146 0010 5A60     		str	r2, [r3, #4]
 147 0012 9A60     		str	r2, [r3, #8]
 148 0014 DA60     		str	r2, [r3, #12]
 149 0016 1A61     		str	r2, [r3, #16]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 150              		.loc 1 66 15
 151 0018 7B68     		ldr	r3, [r7, #4]
 152 001a 1B68     		ldr	r3, [r3]
 153              		.loc 1 66 5
 154 001c 194A     		ldr	r2, .L9
 155 001e 9342     		cmp	r3, r2
 156 0020 2CD1     		bne	.L8
 157              	.LBB2:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
ARM GAS  /tmp/ccQa9JzI.s 			page 5


 158              		.loc 1 72 5
 159 0022 0023     		movs	r3, #0
 160 0024 3B61     		str	r3, [r7, #16]
 161 0026 184B     		ldr	r3, .L9+4
 162 0028 1B6C     		ldr	r3, [r3, #64]
 163 002a 174A     		ldr	r2, .L9+4
 164 002c 43F48043 		orr	r3, r3, #16384
 165 0030 1364     		str	r3, [r2, #64]
 166 0032 154B     		ldr	r3, .L9+4
 167 0034 1B6C     		ldr	r3, [r3, #64]
 168 0036 03F48043 		and	r3, r3, #16384
 169 003a 3B61     		str	r3, [r7, #16]
 170 003c 3B69     		ldr	r3, [r7, #16]
 171              	.LBE2:
 172              	.LBB3:
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 74 5
 174 003e 0023     		movs	r3, #0
 175 0040 FB60     		str	r3, [r7, #12]
 176 0042 114B     		ldr	r3, .L9+4
 177 0044 1B6B     		ldr	r3, [r3, #48]
 178 0046 104A     		ldr	r2, .L9+4
 179 0048 43F00203 		orr	r3, r3, #2
 180 004c 1363     		str	r3, [r2, #48]
 181 004e 0E4B     		ldr	r3, .L9+4
 182 0050 1B6B     		ldr	r3, [r3, #48]
 183 0052 03F00203 		and	r3, r3, #2
 184 0056 FB60     		str	r3, [r7, #12]
 185 0058 FB68     		ldr	r3, [r7, #12]
 186              	.LBE3:
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  77:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
  78:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 187              		.loc 1 80 25
 188 005a 4FF46043 		mov	r3, #57344
 189 005e 7B61     		str	r3, [r7, #20]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 81 26
 191 0060 0223     		movs	r3, #2
 192 0062 BB61     		str	r3, [r7, #24]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 82 26
 194 0064 0023     		movs	r3, #0
 195 0066 FB61     		str	r3, [r7, #28]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 83 27
 197 0068 0323     		movs	r3, #3
 198 006a 3B62     		str	r3, [r7, #32]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 199              		.loc 1 84 31
 200 006c 0523     		movs	r3, #5
 201 006e 7B62     		str	r3, [r7, #36]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccQa9JzI.s 			page 6


 202              		.loc 1 85 5
 203 0070 07F11403 		add	r3, r7, #20
 204 0074 1946     		mov	r1, r3
 205 0076 0548     		ldr	r0, .L9+8
 206 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.L8:
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  90:Core/Src/spi.c ****   }
  91:Core/Src/spi.c **** }
 208              		.loc 1 91 1
 209 007c 00BF     		nop
 210 007e 2837     		adds	r7, r7, #40
 211              	.LCFI5:
 212              		.cfi_def_cfa_offset 8
 213 0080 BD46     		mov	sp, r7
 214              	.LCFI6:
 215              		.cfi_def_cfa_register 13
 216              		@ sp needed
 217 0082 80BD     		pop	{r7, pc}
 218              	.L10:
 219              		.align	2
 220              	.L9:
 221 0084 00380040 		.word	1073756160
 222 0088 00380240 		.word	1073887232
 223 008c 00040240 		.word	1073873920
 224              		.cfi_endproc
 225              	.LFE131:
 227              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 228              		.align	1
 229              		.global	HAL_SPI_MspDeInit
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 234              	HAL_SPI_MspDeInit:
 235              	.LFB132:
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  94:Core/Src/spi.c **** {
 236              		.loc 1 94 1
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 8
 239              		@ frame_needed = 1, uses_anonymous_args = 0
 240 0000 80B5     		push	{r7, lr}
 241              	.LCFI7:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 7, -8
 244              		.cfi_offset 14, -4
 245 0002 82B0     		sub	sp, sp, #8
 246              	.LCFI8:
 247              		.cfi_def_cfa_offset 16
 248 0004 00AF     		add	r7, sp, #0
 249              	.LCFI9:
 250              		.cfi_def_cfa_register 7
 251 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccQa9JzI.s 			page 7


  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 252              		.loc 1 96 15
 253 0008 7B68     		ldr	r3, [r7, #4]
 254 000a 1B68     		ldr	r3, [r3]
 255              		.loc 1 96 5
 256 000c 084A     		ldr	r2, .L14
 257 000e 9342     		cmp	r3, r2
 258 0010 0AD1     		bne	.L13
  97:Core/Src/spi.c ****   {
  98:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 101:Core/Src/spi.c ****     /* Peripheral clock disable */
 102:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 259              		.loc 1 102 5
 260 0012 084B     		ldr	r3, .L14+4
 261 0014 1B6C     		ldr	r3, [r3, #64]
 262 0016 074A     		ldr	r2, .L14+4
 263 0018 23F48043 		bic	r3, r3, #16384
 264 001c 1364     		str	r3, [r2, #64]
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 105:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 106:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 107:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 108:Core/Src/spi.c ****     */
 109:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 265              		.loc 1 109 5
 266 001e 4FF46041 		mov	r1, #57344
 267 0022 0548     		ldr	r0, .L14+8
 268 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.L13:
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 114:Core/Src/spi.c ****   }
 115:Core/Src/spi.c **** }
 270              		.loc 1 115 1
 271 0028 00BF     		nop
 272 002a 0837     		adds	r7, r7, #8
 273              	.LCFI10:
 274              		.cfi_def_cfa_offset 8
 275 002c BD46     		mov	sp, r7
 276              	.LCFI11:
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 002e 80BD     		pop	{r7, pc}
 280              	.L15:
 281              		.align	2
 282              	.L14:
 283 0030 00380040 		.word	1073756160
 284 0034 00380240 		.word	1073887232
 285 0038 00040240 		.word	1073873920
 286              		.cfi_endproc
 287              	.LFE132:
ARM GAS  /tmp/ccQa9JzI.s 			page 8


 289              		.text
 290              	.Letext0:
 291              		.file 2 "/home/zhc/stm32_tool/arm-gnu-toolchain-11.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/inclu
 292              		.file 3 "/home/zhc/stm32_tool/arm-gnu-toolchain-11.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/inclu
 293              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 294              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 295              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 296              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 297              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 298              		.file 9 "Core/Inc/spi.h"
 299              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccQa9JzI.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccQa9JzI.s:24     .bss.hspi2:0000000000000000 hspi2
     /tmp/ccQa9JzI.s:21     .bss.hspi2:0000000000000000 $d
     /tmp/ccQa9JzI.s:27     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccQa9JzI.s:33     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccQa9JzI.s:112    .text.MX_SPI2_Init:0000000000000064 $d
     /tmp/ccQa9JzI.s:118    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccQa9JzI.s:124    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccQa9JzI.s:221    .text.HAL_SPI_MspInit:0000000000000084 $d
     /tmp/ccQa9JzI.s:228    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccQa9JzI.s:234    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccQa9JzI.s:283    .text.HAL_SPI_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
