<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/signedexpr.v.html" target="file-frame">third_party/tools/yosys/tests/simple/signedexpr.v</a>
time_elapsed: 0.094s
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/signedexpr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/signedexpr.v:9</a>: Operator ADD expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 2 bits.
                                                                                                         : ... In instance signed_test01
assign xu = (a + b) + 3&#39;d0;
               ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/signedexpr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/signedexpr.v:10</a>: Operator ADD expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 2 bits.
                                                                                                          : ... In instance signed_test01
assign xs = (a + b) + 3&#39;sd0;
               ^

</pre>
</body>