---
layout: page
title: Research
permalink: /research/
---

<span class="headHi">Services</span>

<b>Organizing Committee Member</b>
+ Workshop on <span class="event-name">Exascale Simulation of Next-Generation Computing Architectures</span>,  <em class="event-location-date">IISWC</em>, 2023
+ Quantum Computing Co-Chair for <em class="event-location-date">Design Automation Conference (DAC)</em> 2022.

<b>Program Committee Member</b>
+  <em class="event-location-date">ACM/IEEE International Conference on Computer-Aided Design (ICCAD)</em>
    + Neural Networks and Deep Learning track, 2022
    + Tools and Design Methods with and for Artificial Intelligence (Al) track, 2023
    + AI Algorithms and Applications track, 2024
+ <em class="event-location-date">Asia and South Pacific Design Automation Conference (ASP足DAC)</em> 2020, 2021.
+ <em class="event-location-data">ACM/IEEE International Symposium on Low Power Electronics and Design (ISPLED)</em>
    + Hardware and system security track, 2023, 2024

<b>Journal Reviewer</b>
+ <em class="event-location-date">IEEE Transactions on Nanotechnology</em>
+ <em class="event-location-date">IEEE Transactions on Computer足 Aided Design of Integrated Circuits and
Systems</em>
+ <em class="event-location-date">IEEE Design & Test</em>
+ <em class="event-location-date">IEEE Transactions on Very Large Scale Integration Systems</em>
+ <em class="event-location-date">Integration, the VLSI Journal</em>
+ <em class="event-location-date">ACM Journal on Emerging Technologies in Computing Systems (JETC)</em>

<span class="headHi">Presentations and Invited Talks</span>

+ <span class="event-name">LaTeX Workshop</span>, supported by  <em class="event-location-date">NTU Library,</em> November, 2018.
+ Invited talk on <span class="event-name">"General purpose  logic-in-memory architecture using Resistive RAM (ReRAM)</span> at  <em class="event-location-date">Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Kolkata, India</em> in October, 2018.
+ <span class="event-name">LaTeX Workshop</span>, supported by  <em class="event-location-date">NTU GSA Career Committee,</em> August, 2018.
+ <span class="event-name">LaTeX Workshop</span>, supported by  <em class="event-location-date">NTU GSC Academic Events Committee,</em> March, 2018.<a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/03/LaTeX_Workshop_NTU-1etfxde.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ <span class="event-name">Technology-aware Logic Synthesis For ReRAM Based In-memory Computing</span> in  <em class="event-location-date">DATE 2018, Dresden, Germany.</em><a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/04/2018_DATE_synthesis_new_upload-1gm7d43.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ <span class="event-name">Enabling  <em class="event-location-date">Logic-in-Memory</em> using Resistive RAM (ReRAM)</span> at  <em class="event-location-date">Department of Computer Science & Engineering, IIT Kharagpur, India</em> in February, 2018.</em>
+ <span class="event-name">Delay-Optimal Technology Mapping for In-Memory Computing using ReRAM Devices.</span> in  <em class="event-location-date">The {IEEE/ACM} International Conference on Computer-Aided Design (ICCAD), 2016.</em><a href="https://blogs.ntu.edu.sg/debjyoti001/files/2018/04/iccad_2016_techmapping-1st08q2.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>
+ <span class="event-name">Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption</span>  in  <em class="event-location-date">Final Year Project Presentation, Live Demo and Graduate Students Workshop, IEEE Circuits and Systems Society events</em>, 2015.
+ <span class="event-name">Efficient Hardware Accelerator for AEGIS-128 Authenticated Encryption</span> in <em class="event-location-date"> DIAC 2015</em>. <a href="https://www1.spms.ntu.edu.sg/~diac2015/slides/diac2015_07_aegis_accelerator.pdf" target="_blank" rel="noopener noreferrer"><input class="button5" type="button" value="Slides" /></a>


<span class="headHi">Teaching</span>

<b>Post足graduate courses</b>
+ Algorithms to Architecture [Tutorials + Labs] [2017, 2018, 2019]
    + Conducted labs and tutorials to teach optimization of algorithms for hardware implementation.
    + Tools used: Xilinx ISE, Vivado HLS.
+ Electronic Design Automation [Tutorials + Labs] [2016, 2017]
    + Conducted labs and tutorials for teaching design automation principles, such as HLS,
logic synthesis, etc.
    + Tools used: Vivado HLS, Synopsis DC.

<b>Undergraduate courses</b>
+ Advanced Computer Architecture [Labs] [Jan足June, 2017]
    + Guided students of FPGA implementation of MIPS architecture.
    + Tools used: Xilinx ISE, ISim


<span class="headHi">Participation</span>

+ Participated in the Lean Launchpad Program, NUS, 2018
+ Finalist in NTU Hackathon on Digital Economy and Services, 2015.
+ Finalist in Intel Singapore Invent 50 Competition, 2015.

<span class="headHi">Volunteering Experience</span>

+ Sub-committee member of NTU GSA - Career Committee, 2018-19
+ Sub-committee member of NTU GSC - Academic Events Committee, 2017-18
+ Sub-committee member of NTU GSC - Welfare and Feedback Committee, 2016-17





