{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 14:00:50 2019 " "Info: Processing started: Thu Oct 17 14:00:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[9\] " "Info: Pin dataBus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[9] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[8\] " "Info: Pin dataBus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[8] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[7\] " "Info: Pin dataBus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[7] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[6\] " "Info: Pin dataBus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[6] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[5\] " "Info: Pin dataBus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[5] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[4\] " "Info: Pin dataBus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[4] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[3\] " "Info: Pin dataBus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[3] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[2\] " "Info: Pin dataBus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[2] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[1\] " "Info: Pin dataBus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[1] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[0\] " "Info: Pin dataBus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus[0] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 200 1424 1600 216 "dataBus\[9..0\]" "" } { 240 688 762 256 "dataBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_ram } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 120 1048 1224 136 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[9\] " "Info: Pin command\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[9] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[8\] " "Info: Pin command\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[8] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[7\] " "Info: Pin command\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[7] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[6\] " "Info: Pin command\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[6] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[5\] " "Info: Pin command\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[5] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[4\] " "Info: Pin command\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[4] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[3\] " "Info: Pin command\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[3] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[2\] " "Info: Pin command\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[2] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[1\] " "Info: Pin command\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[1] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command\[0\] " "Info: Pin command\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command[0] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 176 144 320 192 "command\[9..0\]" "" } { -35 216 232 41 "Command\[2..0\]" "" } { 56 280 384 72 "Command\[9..3\]" "" } { 344 832 936 360 "Command\[5..3\]" "" } { 328 832 936 344 "Command\[8..6\]" "" } { 261 -80 -64 337 "Command\[2..0\]" "" } { 136 106 200 152 "Command\[9..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read/write_mem " "Info: Pin read/write_mem not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read/write_mem } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 152 1048 1224 168 "read/write_mem" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg " "Info: Pin read_reg not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_reg } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 392 1080 1256 408 "read_reg" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkDiv " "Info: Pin clkDiv not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clkDiv } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 144 480 656 160 "clkDiv" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[6\] " "Info: Pin addrBus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[6] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[5\] " "Info: Pin addrBus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[5] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[4\] " "Info: Pin addrBus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[4] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[3\] " "Info: Pin addrBus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[3] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[2\] " "Info: Pin addrBus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[2] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[1\] " "Info: Pin addrBus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[1] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrBus\[0\] " "Info: Pin addrBus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addrBus[0] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 40 1072 1248 56 "addrBus\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_counter\[2\] " "Info: Pin reg_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_counter[2] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 480 656 834 496 "reg_counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_counter\[1\] " "Info: Pin reg_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_counter[1] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 480 656 834 496 "reg_counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_counter\[0\] " "Info: Pin reg_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_counter[0] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 480 656 834 496 "reg_counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_num\[2\] " "Info: Pin reg_num\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_num[2] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 272 1104 1280 288 "reg_num\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_num\[1\] " "Info: Pin reg_num\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_num[1] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 272 1104 1280 288 "reg_num\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_num\[0\] " "Info: Pin reg_num\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_num[0] } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 272 1104 1280 288 "reg_num\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 208 -312 -144 224 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Devider:inst24\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/cntr_i4i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FRONT_TO_SIGNAL:inst9\|inst2 " "Info: Destination node FRONT_TO_SIGNAL:inst9\|inst2" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/FRONT_TO_SIGNAL.bdf" { { 216 344 408 264 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRONT_TO_SIGNAL:inst9|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 208 -312 -144 224 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Devider:inst24\|lpm_dff4:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node Devider:inst24\|lpm_dff4:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node lpm_dff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Devider:inst24\|lpm_dff4:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node Devider:inst24\|lpm_dff4:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_dff4:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv " "Info: Destination node clkDiv" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clkDiv } } } { "Lab4.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/Lab4.bdf" { { 144 480 656 160 "clkDiv" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider:inst24|lpm_dff4:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode1:inst11\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]  " "Info: Automatically promoted node lpm_decode1:inst11\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode1:inst11|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 0 37 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 0 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.126 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X9_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y6; Fanout = 1; REG Node = 'lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.154 ns) 0.505 ns lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LAB_X9_Y6 11 " "Info: 2: + IC(0.351 ns) + CELL(0.154 ns) = 0.505 ns; Loc. = LAB_X9_Y6; Fanout = 11; COMB Node = 'lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0] lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_84e.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/mux_84e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.131 ns) 1.126 ns memory:inst\|lpm_rom4:inst\|altsyncram:altsyncram_component\|altsyncram_ls61:auto_generated\|ram_block1a2~porta_address_reg0 3 MEM M4K_X8_Y6 1 " "Info: 3: + IC(0.490 ns) + CELL(0.131 ns) = 1.126 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom4:inst\|altsyncram:altsyncram_component\|altsyncram_ls61:auto_generated\|ram_block1a2~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0 memory:inst|lpm_rom4:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a2~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ls61.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab4/db/altsyncram_ls61.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.285 ns ( 25.31 % ) " "Info: Total cell delay = 0.285 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.841 ns ( 74.69 % ) " "Info: Total interconnect delay = 0.841 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0] lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0 memory:inst|lpm_rom4:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a2~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Warning: Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[9\] 0 " "Info: Pin \"dataBus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[8\] 0 " "Info: Pin \"dataBus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_ram 0 " "Info: Pin \"rom_ram\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[9\] 0 " "Info: Pin \"command\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[8\] 0 " "Info: Pin \"command\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[7\] 0 " "Info: Pin \"command\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[6\] 0 " "Info: Pin \"command\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[5\] 0 " "Info: Pin \"command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[4\] 0 " "Info: Pin \"command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[3\] 0 " "Info: Pin \"command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[2\] 0 " "Info: Pin \"command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[1\] 0 " "Info: Pin \"command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command\[0\] 0 " "Info: Pin \"command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read/write_mem 0 " "Info: Pin \"read/write_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_reg 0 " "Info: Pin \"read_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkDiv 0 " "Info: Pin \"clkDiv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[6\] 0 " "Info: Pin \"addrBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[5\] 0 " "Info: Pin \"addrBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[4\] 0 " "Info: Pin \"addrBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[3\] 0 " "Info: Pin \"addrBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[2\] 0 " "Info: Pin \"addrBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[1\] 0 " "Info: Pin \"addrBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrBus\[0\] 0 " "Info: Pin \"addrBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_counter\[2\] 0 " "Info: Pin \"reg_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_counter\[1\] 0 " "Info: Pin \"reg_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_counter\[0\] 0 " "Info: Pin \"reg_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_num\[2\] 0 " "Info: Pin \"reg_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_num\[1\] 0 " "Info: Pin \"reg_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_num\[0\] 0 " "Info: Pin \"reg_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 14:00:53 2019 " "Info: Processing ended: Thu Oct 17 14:00:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
