Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 19 10:48:32 2025
| Host         : TRASH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_processor_top_control_sets_placed.rpt
| Design       : riscv_processor_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | io/result[7]_i_1_n_0   | hw_mode.db_btnc/reset                    |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG |                        |                                          |                6 |             11 |
|  CLK100MHZ_IBUF_BUFG |                        | hw_buttons.db_btnl/counter[0]_i_1__0_n_0 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                        | hw_buttons.db_btnr/counter[0]_i_1__1_n_0 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                        | hw_mode.db_btnc/counter[0]_i_1_n_0       |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                        | hw_mode.db_btnc/reset                    |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | io/operand1[7]_i_1_n_0 | hw_mode.db_btnc/reset                    |               10 |             28 |
+----------------------+------------------------+------------------------------------------+------------------+----------------+


