TimeQuest Timing Analyzer report for top
Mon Jul  1 20:23:17 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                               ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 62.85 MHz ; 62.85 MHz       ; CLOCK_50                                         ;      ;
; 94.12 MHz ; 94.12 MHz       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow Model Setup Summary                                                 ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 1.143 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.129 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.445 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.445 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 8.889 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.889 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.143 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[3]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.745      ; 4.640      ;
; 1.585 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.LATCH_RAM_READ_ADDRESS ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 4.207      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[5]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[6]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[7]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[4]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[2]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[1]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 1.695 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[0]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.741      ; 4.084      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[0]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[1]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[2]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[3]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[4]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[5]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[6]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.375 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[7]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.417      ;
; 2.400 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000000                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.392      ;
; 2.577 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WAIT_FOR_RAM_WRITE    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 3.216      ;
; 2.744 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000001                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.754      ; 3.048      ;
; 2.873 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WAIT_FOR_RAM_WRITE    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 2.920      ;
; 2.899 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WRITE_TO_RAM          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 2.894      ;
; 2.914 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_complete                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 2.879      ;
; 2.933 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[3]                                                                                                                   ; ram_read_data[3]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.958      ; 3.063      ;
; 3.013 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[6]                                                                                                                   ; ram_read_data[6]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.944      ; 2.969      ;
; 3.037 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WRITE_TO_RAM          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 2.756      ;
; 3.063 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[4]                                                                                                                   ; ram_read_data[4]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.944      ; 2.919      ;
; 3.240 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[7]                                                                                                                   ; ram_read_data[7]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.944      ; 2.742      ;
; 3.259 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[5]                                                                                                                   ; ram_read_data[5]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.944      ; 2.723      ;
; 3.381 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[1]                                                                                                                   ; ram_read_data[1]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.963      ; 2.620      ;
; 3.499 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[0]                                                                                                                   ; ram_read_data[0]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.963      ; 2.502      ;
; 3.558 ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[2]                                                                                                                   ; ram_read_data[2]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.954      ; 2.434      ;
; 3.976 ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.WAIT_FOR_RAM_READ      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.755      ; 1.817      ;
; 4.089 ; operand2[3]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 15.943     ;
; 4.409 ; operand2[3]                                                                                                                                                                       ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 15.630     ;
; 4.456 ; registers[20][14]                                                                                                                                                                 ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 15.578     ;
; 4.470 ; operand2[3]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.014     ; 15.554     ;
; 4.488 ; operand1[3]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 15.547     ;
; 4.540 ; operand1[0]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.007     ; 15.491     ;
; 4.564 ; operand2[3]                                                                                                                                                                       ; registers[11][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 15.477     ;
; 4.565 ; operand2[3]                                                                                                                                                                       ; registers[10][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 15.476     ;
; 4.597 ; operand1[3]                                                                                                                                                                       ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 15.440     ;
; 4.627 ; operand2[3]                                                                                                                                                                       ; registers[16][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 15.412     ;
; 4.628 ; operand2[3]                                                                                                                                                                       ; registers[24][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 15.411     ;
; 4.642 ; operand2[3]                                                                                                                                                                       ; registers[15][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 15.392     ;
; 4.642 ; operand1[3]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.011     ; 15.385     ;
; 4.704 ; operand2[3]                                                                                                                                                                       ; registers[20][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.005      ; 15.339     ;
; 4.724 ; operand1[0]                                                                                                                                                                       ; registers[6][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 15.312     ;
; 4.725 ; operand1[0]                                                                                                                                                                       ; registers[4][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 15.311     ;
; 4.734 ; operand2[3]                                                                                                                                                                       ; registers[18][17]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 15.305     ;
; 4.734 ; operand2[3]                                                                                                                                                                       ; registers[16][17]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 15.305     ;
; 4.741 ; operand2[3]                                                                                                                                                                       ; registers[1][27]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.010     ; 15.287     ;
; 4.776 ; registers[20][14]                                                                                                                                                                 ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 15.265     ;
; 4.789 ; operand1[1]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.007     ; 15.242     ;
; 4.790 ; operand1[2]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.250     ;
; 4.791 ; operand1[2]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.249     ;
; 4.808 ; operand2[0]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 15.226     ;
; 4.808 ; operand1[3]                                                                                                                                                                       ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.004      ; 15.234     ;
; 4.821 ; operand1[3]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.006      ; 15.223     ;
; 4.822 ; operand1[3]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.006      ; 15.222     ;
; 4.823 ; operand2[3]                                                                                                                                                                       ; registers[29][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.014     ; 15.201     ;
; 4.823 ; operand2[3]                                                                                                                                                                       ; registers[25][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.014     ; 15.201     ;
; 4.823 ; operand2[3]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 15.214     ;
; 4.837 ; registers[20][14]                                                                                                                                                                 ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.012     ; 15.189     ;
; 4.860 ; operand1[0]                                                                                                                                                                       ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 15.178     ;
; 4.862 ; operand1[3]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.178     ;
; 4.864 ; operand2[3]                                                                                                                                                                       ; registers[1][25]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 15.169     ;
; 4.887 ; operand1[2]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.007     ; 15.144     ;
; 4.890 ; operand1[0]                                                                                                                                                                       ; registers[1][1]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 15.145     ;
; 4.892 ; operand1[0]                                                                                                                                                                       ; registers[1][0]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 15.143     ;
; 4.903 ; operand1[1]                                                                                                                                                                       ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 15.130     ;
; 4.915 ; operand2[3]                                                                                                                                                                       ; registers[12][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 15.120     ;
; 4.915 ; operand2[3]                                                                                                                                                                       ; registers[14][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 15.120     ;
; 4.915 ; operand2[3]                                                                                                                                                                       ; registers[13][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 15.117     ;
; 4.916 ; operand2[3]                                                                                                                                                                       ; registers[28][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 15.116     ;
; 4.921 ; operand1[0]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.015     ; 15.102     ;
; 4.948 ; operand1[1]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.015     ; 15.075     ;
; 4.955 ; operand2[3]                                                                                                                                                                       ; registers[16][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.085     ;
; 4.957 ; operand2[3]                                                                                                                                                                       ; registers[24][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.083     ;
; 4.958 ; operand1[0]                                                                                                                                                                       ; registers[5][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.012     ; 15.068     ;
; 4.959 ; operand1[0]                                                                                                                                                                       ; registers[7][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.012     ; 15.067     ;
; 4.972 ; operand1[2]                                                                                                                                                                       ; registers[2][24]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 15.060     ;
; 4.975 ; operand2[3]                                                                                                                                                                       ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 15.059     ;
; 4.994 ; registers[20][14]                                                                                                                                                                 ; registers[16][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.004      ; 15.048     ;
; 4.996 ; registers[20][14]                                                                                                                                                                 ; registers[24][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.004      ; 15.046     ;
; 5.012 ; operand1[1]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.028     ;
; 5.013 ; operand1[1]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.027     ;
; 5.014 ; registers[20][14]                                                                                                                                                                 ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 15.022     ;
; 5.039 ; operand1[3]                                                                                                                                                                       ; registers[1][28]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 15.001     ;
; 5.047 ; operand1[3]                                                                                                                                                                       ; registers[27][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 14.992     ;
; 5.047 ; operand1[3]                                                                                                                                                                       ; registers[15][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 14.992     ;
; 5.050 ; operand2[3]                                                                                                                                                                       ; registers[18][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.005      ; 14.993     ;
; 5.050 ; operand2[3]                                                                                                                                                                       ; registers[1][28]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 14.987     ;
; 5.053 ; operand1[0]                                                                                                                                                                       ; registers[25][8]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 14.986     ;
; 5.058 ; operand1[2]                                                                                                                                                                       ; registers[27][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 14.977     ;
; 5.058 ; operand1[2]                                                                                                                                                                       ; registers[15][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 14.977     ;
; 5.059 ; operand1[0]                                                                                                                                                                       ; registers[24][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 14.977     ;
; 5.060 ; operand1[0]                                                                                                                                                                       ; registers[28][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 14.976     ;
; 5.061 ; operand2[3]                                                                                                                                                                       ; registers[1][15]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 14.980     ;
; 5.073 ; operand2[0]                                                                                                                                                                       ; registers[18][21]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.007      ; 14.972     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 8.129 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 6.168      ;
; 8.405 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.892      ;
; 8.442 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.849      ;
; 8.442 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.849      ;
; 8.442 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.849      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.445 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.838      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.543 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.738      ;
; 8.568 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.734      ;
; 8.568 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.734      ;
; 8.568 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.734      ;
; 8.568 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.734      ;
; 8.568 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.734      ;
; 8.718 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.573      ;
; 8.718 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.573      ;
; 8.718 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.573      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.721 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.562      ;
; 8.819 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 5.461      ;
; 8.819 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 5.461      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.819 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.757     ; 5.462      ;
; 8.835 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 5.447      ;
; 8.835 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 5.447      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.838 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.462      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.840 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.443      ;
; 8.844 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.458      ;
; 8.844 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.458      ;
; 8.844 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.458      ;
; 8.844 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.458      ;
; 8.844 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.458      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 5.185      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 5.185      ;
; 9.111 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 5.171      ;
; 9.111 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 5.171      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.114 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.738     ; 5.186      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.116 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 5.167      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.190 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 5.101      ;
; 9.241 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.056      ;
; 9.375 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.163     ; 10.373     ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.466 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.747     ; 4.825      ;
; 9.517 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 4.780      ;
; 9.548 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[7]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.171     ; 10.192     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; ram_write_state.RAM_WRITE_DONE        ; ram_write_state.RAM_WRITE_DONE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_write_state.WRITE_TO_RAM          ; ram_write_state.WRITE_TO_RAM          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_controller_data_i[5]            ; sdram_controller_data_i[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000101                        ; state.00000101                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000100                        ; state.00000100                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000011                        ; state.00000011                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.LATCH_RAM_READ_ADDRESS ; ram_read_state.LATCH_RAM_READ_ADDRESS ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.START_READ_FROM_RAM    ; ram_read_state.START_READ_FROM_RAM    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.WAIT_FOR_RAM_READ      ; ram_read_state.WAIT_FOR_RAM_READ      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_complete                     ; ram_read_complete                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000000                        ; state.00000000                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000001                        ; state.00000001                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_controller_wr_n_i               ; sdram_controller_wr_n_i               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_controller_rd_n_i               ; sdram_controller_rd_n_i               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.620 ; ram_read_state.START_READ_FROM_RAM    ; ram_read_state.WAIT_FOR_RAM_READ      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.628 ; operand_byte_index[7]                 ; operand_byte_index[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.630 ; ram_read_data[2]                      ; operation[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; ram_read_data[0]                      ; operation[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; operand1[15]                          ; operand1[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; ram_stabilization_counter[7]          ; ram_stabilization_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.655 ; state.00000011                        ; state.00000100                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.673 ; ram_write_state.WRITE_TO_RAM          ; ram_write_state.RAM_WRITE_DONE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.959      ;
; 0.770 ; operand2[16]                          ; operand2[8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.775 ; ram_read_data[4]                      ; operation[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; ram_read_data[5]                      ; operation[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; operand2[24]                          ; operand2[16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.778 ; operand2[22]                          ; operand2[14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; operand2[28]                          ; operand2[20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.782 ; operand2[14]                          ; operand2[6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.783 ; operand1[24]                          ; operand1[16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.783 ; operand1[10]                          ; operand1[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.785 ; operand1[18]                          ; operand1[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.786 ; operand2[18]                          ; operand2[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.790 ; operand1[20]                          ; operand1[12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.792 ; operand1[16]                          ; operand1[8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.794 ; operand1[13]                          ; operand1[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.855 ; operand1[29]                          ; operand1[21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.141      ;
; 0.856 ; program_rom_address[31]               ; code_section_start_address[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.143      ;
; 0.918 ; ram_read_complete                     ; state.00000011                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.204      ;
; 0.941 ; operand2[29]                          ; operand2[21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.227      ;
; 0.943 ; operand2[23]                          ; operand2[15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.229      ;
; 0.945 ; operand2[25]                          ; operand2[17]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.947 ; operand2[26]                          ; operand2[18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.949 ; operand1[17]                          ; operand1[9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.235      ;
; 0.950 ; operand2[9]                           ; operand2[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.236      ;
; 0.954 ; operand2[13]                          ; operand2[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.240      ;
; 0.954 ; operand2[15]                          ; operand2[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.240      ;
; 0.955 ; operand1[12]                          ; operand1[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.241      ;
; 0.958 ; operand2[11]                          ; operand2[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.244      ;
; 0.958 ; operand2[12]                          ; operand2[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.244      ;
; 0.960 ; operand2[21]                          ; operand2[13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.246      ;
; 0.970 ; operand2[27]                          ; operand2[19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.256      ;
; 0.972 ; ram_stabilization_counter[3]          ; ram_stabilization_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.974 ; ram_read_data[6]                      ; operation[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; ram_read_data[7]                      ; operation[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 0.976 ; ram_stabilization_counter[1]          ; ram_stabilization_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; ram_stabilization_counter[6]          ; ram_stabilization_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; operand1[21]                          ; operand1[13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.980 ; operand1[22]                          ; operand1[14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; operand_byte_index[1]                 ; operand_byte_index[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; ram_stabilization_counter[5]          ; ram_stabilization_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.984 ; operand_byte_index[5]                 ; operand_byte_index[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.988 ; operand1[9]                           ; operand1[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; operand2[30]                          ; operand2[22]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.275      ;
; 0.989 ; operand2[31]                          ; operand2[23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.275      ;
; 0.992 ; operand1[19]                          ; operand1[11]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.278      ;
; 0.992 ; operand_byte_index[3]                 ; operand_byte_index[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.278      ;
; 1.001 ; state.00000100                        ; state.00000101                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.287      ;
; 1.003 ; operand2[17]                          ; operand2[9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.289      ;
; 1.015 ; ram_stabilization_counter[4]          ; ram_stabilization_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.019 ; ram_read_data[1]                      ; operation[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; ram_stabilization_counter[2]          ; ram_stabilization_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.021 ; ram_stabilization_counter[0]          ; ram_stabilization_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.030 ; operand_byte_index[4]                 ; operand_byte_index[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; operand_byte_index[6]                 ; operand_byte_index[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.316      ;
; 1.038 ; operand_byte_index[2]                 ; operand_byte_index[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.324      ;
; 1.148 ; ram_write_state.WAIT_FOR_RAM_WRITE    ; ram_write_state.WRITE_TO_RAM          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.434      ;
; 1.195 ; program_rom_address[23]               ; code_section_start_address[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.482      ;
; 1.200 ; ram_write_state.RAM_WRITE_DONE        ; ram_write_state.WAIT_FOR_RAM_WRITE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.486      ;
; 1.206 ; program_rom_address[29]               ; code_section_start_address[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.493      ;
; 1.210 ; program_rom_address[28]               ; code_section_start_address[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.497      ;
; 1.212 ; operand2[8]                           ; operand2[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.225 ; operation[2]                          ; registers[3][5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.515      ;
; 1.226 ; operation[2]                          ; registers[3][4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.516      ;
; 1.237 ; program_rom_address[24]               ; code_section_start_address[24]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.524      ;
; 1.256 ; ram_read_state.LATCH_RAM_READ_ADDRESS ; ram_read_state.START_READ_FROM_RAM    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.543      ;
; 1.286 ; ram_write_complete                    ; ram_write_complete                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.287 ; operand2[10]                          ; operand2[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.573      ;
; 1.334 ; operand1[30]                          ; operand1[22]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.621      ;
; 1.371 ; ram_write_state.WAIT_FOR_RAM_WRITE    ; ram_write_state.WAIT_FOR_RAM_WRITE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.657      ;
; 1.404 ; ram_stabilization_counter[3]          ; ram_stabilization_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.408 ; ram_stabilization_counter[6]          ; ram_stabilization_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; ram_stabilization_counter[1]          ; ram_stabilization_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.410 ; operand_byte_index[0]                 ; operand_byte_index[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.696      ;
; 1.413 ; ram_stabilization_counter[5]          ; ram_stabilization_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.699      ;
; 1.416 ; operand_byte_index[5]                 ; operand_byte_index[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.702      ;
; 1.424 ; operand_byte_index[3]                 ; operand_byte_index[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.441 ; operand_byte_index[0]                 ; operand_byte_index[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.448 ; ram_stabilization_counter[4]          ; ram_stabilization_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.450 ; operand1[14]                          ; operand1[6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.744      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.629 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.636 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.924      ;
; 0.644 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.646 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.647 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.933      ;
; 0.647 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.933      ;
; 0.664 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.674 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.960      ;
; 0.674 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.960      ;
; 0.676 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.680 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.966      ;
; 0.686 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.762 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.048      ;
; 0.766 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.797 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.082      ;
; 0.847 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.134      ;
; 0.848 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.134      ;
; 0.851 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.136      ;
; 0.851 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.138      ;
; 0.852 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.138      ;
; 0.854 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.139      ;
; 0.907 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.193      ;
; 0.913 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.914 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.200      ;
; 0.914 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.200      ;
; 0.954 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.240      ;
; 0.958 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.244      ;
; 0.967 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.253      ;
; 0.969 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.976 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.981 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.267      ;
; 0.983 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|oe~_Duplicate_8                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.269      ;
; 0.983 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.269      ;
; 0.986 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.272      ;
; 0.988 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.274      ;
; 0.995 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.281      ;
; 1.002 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.288      ;
; 1.004 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.290      ;
; 1.007 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.293      ;
; 1.009 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.295      ;
; 1.009 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.295      ;
; 1.010 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.010 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.028 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.031 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.317      ;
; 1.040 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.326      ;
; 1.093 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.379      ;
; 1.115 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.401      ;
; 1.147 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.433      ;
; 1.155 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.440      ;
; 1.169 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.007      ; 1.462      ;
; 1.179 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.009     ; 1.456      ;
; 1.182 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.468      ;
; 1.184 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.471      ;
; 1.195 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.480      ;
; 1.197 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.484      ;
; 1.215 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.500      ;
; 1.221 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.019     ; 1.488      ;
; 1.241 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.527      ;
; 1.241 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.528      ;
; 1.242 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.528      ;
; 1.246 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.250 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.259 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.545      ;
; 1.259 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.544      ;
; 1.270 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.557      ;
; 1.273 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.560      ;
; 1.274 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.561      ;
; 1.283 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.568      ;
; 1.286 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.572      ;
; 1.286 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.572      ;
; 1.293 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.001000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.578      ;
; 1.295 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[12]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[12]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[13]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[13]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[14]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[14]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[15]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[15]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[16]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[16]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[17]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[17]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[18]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[18]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[19]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[19]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[20]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[20]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[21]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[21]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[22]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[22]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[23]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[23]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[24]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[24]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[25]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[25]                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 12.261 ; 12.261 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 12.261 ; 12.261 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 12.660 ; 12.660 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 12.660 ; 12.660 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -3.821  ; -3.821  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -3.821  ; -3.821  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.244  ; -4.244  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -10.553 ; -10.553 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -10.553 ; -10.553 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.404 ; -0.404 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 3.146  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 12.517 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.215 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.215 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 9.000 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9.000 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.146  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[3]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.939      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[5]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[6]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[7]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[4]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[2]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[1]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.408  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[0]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.050      ; 1.674      ;
; 3.470  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.LATCH_RAM_READ_ADDRESS ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.622      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[0]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[1]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[2]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[3]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[4]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[5]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[6]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.705  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[7]          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.386      ;
; 3.792  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000000                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.300      ;
; 3.816  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WAIT_FOR_RAM_WRITE    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.062      ; 1.278      ;
; 3.930  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000001                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.162      ;
; 3.935  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WAIT_FOR_RAM_WRITE    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.062      ; 1.159      ;
; 3.960  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[3]                                                                                                                   ; ram_read_data[3]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.217      ; 1.289      ;
; 3.970  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WRITE_TO_RAM          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.062      ; 1.124      ;
; 3.985  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_complete                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.107      ;
; 4.003  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WRITE_TO_RAM          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.062      ; 1.091      ;
; 4.018  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[6]                                                                                                                   ; ram_read_data[6]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.204      ; 1.218      ;
; 4.032  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[4]                                                                                                                   ; ram_read_data[4]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.204      ; 1.204      ;
; 4.064  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[7]                                                                                                                   ; ram_read_data[7]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.204      ; 1.172      ;
; 4.088  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[5]                                                                                                                   ; ram_read_data[5]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.204      ; 1.148      ;
; 4.178  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[0]                                                                                                                   ; ram_read_data[0]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.220      ; 1.074      ;
; 4.181  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[1]                                                                                                                   ; ram_read_data[1]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.220      ; 1.071      ;
; 4.209  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[2]                                                                                                                   ; ram_read_data[2]                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.214      ; 1.037      ;
; 4.379  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.WAIT_FOR_RAM_READ      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.713      ;
; 13.881 ; operand2[3]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 6.145      ;
; 13.976 ; operand1[3]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 6.054      ;
; 13.984 ; operand1[0]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 6.043      ;
; 14.004 ; operand2[3]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.013     ; 6.015      ;
; 14.004 ; operand1[3]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.009     ; 6.019      ;
; 14.035 ; operand1[0]                                                                                                                                                                       ; registers[24][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.997      ;
; 14.036 ; operand1[0]                                                                                                                                                                       ; registers[28][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.996      ;
; 14.036 ; operand2[3]                                                                                                                                                                       ; registers[10][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.997      ;
; 14.036 ; operand2[3]                                                                                                                                                                       ; registers[11][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.997      ;
; 14.066 ; operand1[3]                                                                                                                                                                       ; registers[1][0]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.968      ;
; 14.067 ; operand1[1]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 5.960      ;
; 14.073 ; operand2[3]                                                                                                                                                                       ; registers[16][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.958      ;
; 14.074 ; operand1[3]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 5.961      ;
; 14.075 ; operand2[3]                                                                                                                                                                       ; registers[24][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.956      ;
; 14.077 ; operand1[0]                                                                                                                                                                       ; registers[6][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 5.953      ;
; 14.078 ; operand1[0]                                                                                                                                                                       ; registers[4][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 5.952      ;
; 14.085 ; operand2[3]                                                                                                                                                                       ; registers[18][17]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.946      ;
; 14.085 ; operand2[3]                                                                                                                                                                       ; registers[16][17]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.946      ;
; 14.086 ; operand2[3]                                                                                                                                                                       ; registers[15][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 5.941      ;
; 14.092 ; operand1[3]                                                                                                                                                                       ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.940      ;
; 14.095 ; operand1[1]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.012     ; 5.925      ;
; 14.098 ; operand2[3]                                                                                                                                                                       ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.934      ;
; 14.102 ; operand1[2]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.932      ;
; 14.102 ; operand1[2]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.932      ;
; 14.107 ; operand1[0]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.012     ; 5.913      ;
; 14.110 ; operand2[0]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.918      ;
; 14.113 ; operand1[1]                                                                                                                                                                       ; registers[24][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.919      ;
; 14.113 ; registers[20][14]                                                                                                                                                                 ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 5.916      ;
; 14.114 ; operand1[3]                                                                                                                                                                       ; registers[6][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.917      ;
; 14.114 ; operand1[1]                                                                                                                                                                       ; registers[28][14]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.918      ;
; 14.116 ; operand1[3]                                                                                                                                                                       ; registers[4][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.915      ;
; 14.122 ; operand2[3]                                                                                                                                                                       ; registers[29][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.014     ; 5.896      ;
; 14.122 ; operand2[3]                                                                                                                                                                       ; registers[25][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.014     ; 5.896      ;
; 14.122 ; operand2[3]                                                                                                                                                                       ; registers[20][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 5.913      ;
; 14.122 ; operand1[3]                                                                                                                                                                       ; registers[5][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 5.908      ;
; 14.125 ; operand1[3]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.005      ; 5.912      ;
; 14.125 ; operand1[3]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.005      ; 5.912      ;
; 14.136 ; operand2[3]                                                                                                                                                                       ; registers[1][27]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.010     ; 5.886      ;
; 14.138 ; operand2[0]                                                                                                                                                                       ; registers[1][29]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.011     ; 5.883      ;
; 14.141 ; operand1[0]                                                                                                                                                                       ; registers[5][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.010     ; 5.881      ;
; 14.141 ; operand1[0]                                                                                                                                                                       ; registers[7][8]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.010     ; 5.881      ;
; 14.149 ; operand1[3]                                                                                                                                                                       ; registers[1][1]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.885      ;
; 14.153 ; operand2[3]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.878      ;
; 14.156 ; operand1[3]                                                                                                                                                                       ; registers[1][28]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 5.879      ;
; 14.157 ; operand1[1]                                                                                                                                                                       ; registers[7][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.877      ;
; 14.157 ; operand1[1]                                                                                                                                                                       ; registers[4][12]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 5.877      ;
; 14.158 ; operand1[0]                                                                                                                                                                       ; registers[25][8]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.875      ;
; 14.163 ; operand1[2]                                                                                                                                                                       ; registers[1][0]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 5.868      ;
; 14.165 ; operand1[1]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 5.867      ;
; 14.181 ; operand1[2]                                                                                                                                                                       ; registers[15][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 5.848      ;
; 14.182 ; operand1[2]                                                                                                                                                                       ; registers[27][9]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 5.847      ;
; 14.183 ; operand1[1]                                                                                                                                                                       ; registers[1][16]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 5.846      ;
; 14.186 ; operand2[3]                                                                                                                                                                       ; registers[12][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.842      ;
; 14.186 ; operand2[3]                                                                                                                                                                       ; registers[14][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.842      ;
; 14.187 ; operand2[3]                                                                                                                                                                       ; registers[28][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 5.839      ;
; 14.187 ; operand2[3]                                                                                                                                                                       ; registers[13][23]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 5.839      ;
; 14.190 ; operand1[2]                                                                                                                                                                       ; registers[1][31]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 5.837      ;
; 14.195 ; operand2[3]                                                                                                                                                                       ; registers[16][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.838      ;
; 14.196 ; operand2[3]                                                                                                                                                                       ; registers[24][6]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.837      ;
; 14.200 ; operand2[3]                                                                                                                                                                       ; registers[1][25]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.828      ;
; 14.201 ; operand1[0]                                                                                                                                                                       ; registers[1][19]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.832      ;
; 14.207 ; operand1[3]                                                                                                                                                                       ; registers[7][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 5.823      ;
; 14.208 ; operand2[0]                                                                                                                                                                       ; registers[1][30]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 5.825      ;
; 14.209 ; operand1[3]                                                                                                                                                                       ; registers[1][20]                      ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 5.826      ;
; 14.211 ; operand1[2]                                                                                                                                                                       ; registers[6][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.817      ;
; 14.213 ; operand1[2]                                                                                                                                                                       ; registers[4][4]                       ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.004     ; 5.815      ;
; 14.219 ; operand2[0]                                                                                                                                                                       ; registers[18][21]                     ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.004      ; 5.817      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 12.517 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.050     ; 2.465      ;
; 12.612 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.050     ; 2.370      ;
; 12.631 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.345      ;
; 12.631 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.345      ;
; 12.631 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.345      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.635 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.336      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.695 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.274      ;
; 12.706 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.281      ;
; 12.706 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.281      ;
; 12.706 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.281      ;
; 12.706 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.281      ;
; 12.706 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.281      ;
; 12.726 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.250      ;
; 12.726 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.250      ;
; 12.726 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.250      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.730 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.241      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.790 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 2.179      ;
; 12.796 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 2.171      ;
; 12.796 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 2.171      ;
; 12.801 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.186      ;
; 12.801 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.186      ;
; 12.801 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.186      ;
; 12.801 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.186      ;
; 12.801 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.045     ; 2.186      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.805 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.179      ;
; 12.809 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.062     ; 2.161      ;
; 12.809 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.062     ; 2.161      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.811 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.160      ;
; 12.891 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 2.076      ;
; 12.891 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 2.076      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.900 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 2.084      ;
; 12.904 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.062     ; 2.066      ;
; 12.904 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.062     ; 2.066      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.906 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.065      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 12.943 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.033      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.038 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.938      ;
; 13.048 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.048     ; 1.936      ;
; 13.132 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.057     ; 1.843      ;
; 13.132 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.057     ; 1.843      ;
; 13.132 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.057     ; 1.843      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ram_write_state.RAM_WRITE_DONE        ; ram_write_state.RAM_WRITE_DONE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_write_state.WRITE_TO_RAM          ; ram_write_state.WRITE_TO_RAM          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_controller_data_i[5]            ; sdram_controller_data_i[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000101                        ; state.00000101                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000100                        ; state.00000100                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000011                        ; state.00000011                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.LATCH_RAM_READ_ADDRESS ; ram_read_state.LATCH_RAM_READ_ADDRESS ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.START_READ_FROM_RAM    ; ram_read_state.START_READ_FROM_RAM    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.WAIT_FOR_RAM_READ      ; ram_read_state.WAIT_FOR_RAM_READ      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_complete                     ; ram_read_complete                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000000                        ; state.00000000                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000001                        ; state.00000001                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_controller_wr_n_i               ; sdram_controller_wr_n_i               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_controller_rd_n_i               ; sdram_controller_rd_n_i               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; ram_read_state.START_READ_FROM_RAM    ; ram_read_state.WAIT_FOR_RAM_READ      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; operand_byte_index[7]                 ; operand_byte_index[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; ram_read_data[2]                      ; operation[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; operand1[15]                          ; operand1[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ram_stabilization_counter[7]          ; ram_stabilization_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; ram_read_data[0]                      ; operation[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.259 ; state.00000011                        ; state.00000100                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.268 ; ram_write_state.WRITE_TO_RAM          ; ram_write_state.RAM_WRITE_DONE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.420      ;
; 0.314 ; operand2[16]                          ; operand2[8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.316 ; ram_read_data[4]                      ; operation[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; ram_read_data[5]                      ; operation[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.321 ; operand1[24]                          ; operand1[16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; operand1[10]                          ; operand1[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; operand2[22]                          ; operand2[14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; operand2[28]                          ; operand2[20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; operand2[14]                          ; operand2[6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; operand1[18]                          ; operand1[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; program_rom_address[31]               ; code_section_start_address[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; operand2[24]                          ; operand2[16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; operand1[29]                          ; operand1[21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; operand1[16]                          ; operand1[8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; operand2[18]                          ; operand2[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; operand1[13]                          ; operand1[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; operand1[20]                          ; operand1[12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.357 ; ram_read_complete                     ; state.00000011                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; ram_stabilization_counter[1]          ; ram_stabilization_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ram_stabilization_counter[3]          ; ram_stabilization_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; ram_stabilization_counter[5]          ; ram_stabilization_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ram_stabilization_counter[6]          ; ram_stabilization_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; operand_byte_index[1]                 ; operand_byte_index[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; operand_byte_index[5]                 ; operand_byte_index[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; operand2[27]                          ; operand2[19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; operand2[26]                          ; operand2[18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; operand2[25]                          ; operand2[17]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; ram_read_data[6]                      ; operation[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; ram_read_data[7]                      ; operation[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; operand1[21]                          ; operand1[13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; operand2[29]                          ; operand2[21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; operand2[23]                          ; operand2[15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; operand_byte_index[3]                 ; operand_byte_index[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; operand1[17]                          ; operand1[9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; operand1[22]                          ; operand1[14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; operand2[9]                           ; operand2[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; operand2[13]                          ; operand2[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; operand2[15]                          ; operand2[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; operand1[12]                          ; operand1[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; ram_stabilization_counter[0]          ; ram_stabilization_counter[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; operand2[12]                          ; operand2[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ram_stabilization_counter[2]          ; ram_stabilization_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ram_stabilization_counter[4]          ; ram_stabilization_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; operand2[11]                          ; operand2[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; operand2[21]                          ; operand2[13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; ram_read_data[1]                      ; operation[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; operand1[9]                           ; operand1[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; operand_byte_index[4]                 ; operand_byte_index[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; operand_byte_index[6]                 ; operand_byte_index[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; operand_byte_index[2]                 ; operand_byte_index[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; state.00000100                        ; state.00000101                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; operand1[19]                          ; operand1[11]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; operand2[30]                          ; operand2[22]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; operand2[31]                          ; operand2[23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.390 ; operand2[17]                          ; operand2[9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.435 ; ram_write_state.WAIT_FOR_RAM_WRITE    ; ram_write_state.WRITE_TO_RAM          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.587      ;
; 0.438 ; program_rom_address[23]               ; code_section_start_address[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.445 ; program_rom_address[29]               ; code_section_start_address[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; program_rom_address[28]               ; code_section_start_address[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.451 ; program_rom_address[24]               ; code_section_start_address[24]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.456 ; ram_read_state.LATCH_RAM_READ_ADDRESS ; ram_read_state.START_READ_FROM_RAM    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.458 ; operand2[8]                           ; operand2[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.467 ; operation[2]                          ; registers[3][5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.623      ;
; 0.468 ; operation[2]                          ; registers[3][4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.624      ;
; 0.471 ; ram_write_state.RAM_WRITE_DONE        ; ram_write_state.WAIT_FOR_RAM_WRITE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.623      ;
; 0.479 ; ram_write_complete                    ; ram_write_complete                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.631      ;
; 0.498 ; ram_stabilization_counter[1]          ; ram_stabilization_counter[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ram_stabilization_counter[3]          ; ram_stabilization_counter[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; operand_byte_index[0]                 ; operand_byte_index[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; ram_stabilization_counter[6]          ; ram_stabilization_counter[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; ram_stabilization_counter[5]          ; ram_stabilization_counter[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; operand_byte_index[5]                 ; operand_byte_index[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; operand_byte_index[3]                 ; operand_byte_index[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; operand2[10]                          ; operand2[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.513 ; ram_stabilization_counter[0]          ; ram_stabilization_counter[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; ram_stabilization_counter[2]          ; ram_stabilization_counter[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; ram_stabilization_counter[4]          ; ram_stabilization_counter[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; operand_byte_index[6]                 ; operand_byte_index[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; operand_byte_index[4]                 ; operand_byte_index[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.672      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.247 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.261 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.413      ;
; 0.267 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.419      ;
; 0.268 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.420      ;
; 0.269 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.421      ;
; 0.274 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.426      ;
; 0.287 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.439      ;
; 0.315 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.466      ;
; 0.321 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.476      ;
; 0.325 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.476      ;
; 0.327 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.341 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.492      ;
; 0.352 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.503      ;
; 0.353 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.504      ;
; 0.354 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.505      ;
; 0.358 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|oe~_Duplicate_8                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.528      ;
; 0.377 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.533      ;
; 0.381 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.535      ;
; 0.385 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.407 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.559      ;
; 0.432 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.583      ;
; 0.437 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.006      ; 0.595      ;
; 0.443 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.594      ;
; 0.444 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.596      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.006     ; 0.591      ;
; 0.448 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.600      ;
; 0.451 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.604      ;
; 0.451 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.604      ;
; 0.454 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.606      ;
; 0.457 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.457 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.608      ;
; 0.459 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.611      ;
; 0.465 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.616      ;
; 0.476 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.629      ;
; 0.478 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.631      ;
; 0.479 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.632      ;
; 0.480 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.016     ; 0.616      ;
; 0.481 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.634      ;
; 0.482 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.634      ;
; 0.484 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.636      ;
; 0.486 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.638      ;
; 0.489 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.639      ;
; 0.489 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.001000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.639      ;
; 0.490 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.642      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[17]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[18]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[18]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[19]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[19]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[20]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[20]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[21]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[21]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[22]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[22]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[23]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[23]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[24]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[24]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; operand1[25]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; operand1[25]                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 5.226 ; 5.226 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 5.226 ; 5.226 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 8.209 ; 8.209 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 8.209 ; 8.209 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.364 ; -7.364 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.364 ; -7.364 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.051 ; -2.051 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.081 ; -2.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.143 ; 0.215 ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                         ; 1.143 ; 0.215 ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.129 ; 0.215 ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 12.261 ; 12.261 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 12.261 ; 12.261 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 12.660 ; 12.660 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 12.660 ; 12.660 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.784 ; -1.784 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.364 ; -7.364 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.364 ; -7.364 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.081 ; -1.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.089 ; -1.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 520619   ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 48       ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192      ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9976     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 520619   ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 48       ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192      ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9976     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1385  ; 1385 ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul  1 20:23:16 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.143         0.000 CLOCK_50 
    Info (332119):     8.129         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 CLOCK_50 
    Info (332119):     8.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.146         0.000 CLOCK_50 
    Info (332119):    12.517         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):     9.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 543 megabytes
    Info: Processing ended: Mon Jul  1 20:23:17 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


