 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: R-2020.09-SP5
Date   : Wed Jan  5 00:49:05 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: pixel_in_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/Uc220/med_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c
  median_mydesign_25 8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  pixel_in_r_reg_25_/CLK (DFFSSRX1_HVT)                 0.0000 #   0.0000 r
  pixel_in_r_reg_25_/Q (DFFSSRX1_HVT)                   0.2236     0.2236 f
  U0/pix_in[25] (denoise_BIT_WIDTH8)                    0.0000     0.2236 f
  U0/U775/Y (INVX0_HVT)                                 0.0339     0.2574 r
  U0/U55/Y (INVX0_HVT)                                  0.0749     0.3324 f
  U0/Uc220/val_2[1] (median_mydesign_25)                0.0000     0.3324 f
  U0/Uc220/U70/Y (NAND2X0_HVT)                          0.0740     0.4064 r
  U0/Uc220/U72/Y (AO22X1_HVT)                           0.1375     0.5439 r
  U0/Uc220/U29/Y (AOI222X1_HVT)                         0.1952     0.7391 f
  U0/Uc220/U73/Y (OAI222X1_HVT)                         0.1476     0.8867 r
  U0/Uc220/U37/Y (AOI222X1_HVT)                         0.1973     1.0840 f
  U0/Uc220/U74/Y (OA222X1_HVT)                          0.1147     1.1987 f
  U0/Uc220/U15/Y (OA22X1_HVT)                           0.0871     1.2858 f
  U0/Uc220/U14/Y (OA22X1_HVT)                           0.1003     1.3861 f
  U0/Uc220/U19/Y (INVX0_HVT)                            0.0372     1.4233 r
  U0/Uc220/U76/Y (NAND3X0_HVT)                          0.0954     1.5187 f
  U0/Uc220/U77/Y (INVX0_HVT)                            0.0497     1.5684 r
  U0/Uc220/U80/Y (OR3X1_HVT)                            0.1348     1.7032 r
  U0/Uc220/U3/Y (OAI222X1_HVT)                          0.1956     1.8988 f
  U0/Uc220/med_reg_0_/D (DFFSSRX1_HVT)                  0.0000     1.8988 f
  data arrival time                                                1.8988

  clock clk (rise edge)                                 2.0000     2.0000
  clock network delay (ideal)                           0.0000     2.0000
  U0/Uc220/med_reg_0_/CLK (DFFSSRX1_HVT)                0.0000     2.0000 r
  library setup time                                   -0.1011     1.8989
  data required time                                               1.8989
  --------------------------------------------------------------------------
  data required time                                               1.8989
  data arrival time                                               -1.8988
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
