Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/XLInux/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 38aefb3657b24e918297c0e6c12f130d --debug typical --relax --mt 2 --include ../../../lab8.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0 --include ../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog --include ../../../lab8.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl -L xil_defaultlib -L axi_lite_ipif_v3_0 -L lib_cdc_v1_0 -L interrupt_control_v3_1 -L axi_gpio_v2_0 -L proc_sys_reset_v5_0 -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L fifo_generator_v12_0 -L axi_protocol_converter_v2_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot zynq_interrupt_system_wrapper_behav xil_defaultlib.zynq_interrupt_system_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port IRQ_F2P [C:/Users/yizii/Desktop/SOC/lab8/lab8.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/sim/zynq_interrupt_system_processing_system7_0_0.v:609]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package std.textio
Compiling package axi_lite_ipif_v3_0.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling architecture implementation of entity interrupt_control_v3_1.interrupt_control [\interrupt_control(16,1,(5),fals...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,9,"000000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"00","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"01","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"10","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"11","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(1,9,"100000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,0,0,32,4)\]
Compiling architecture imp of entity axi_gpio_v2_0.GPIO_Core [\GPIO_Core(32,9,32,32,32,1,"0000...]
Compiling architecture imp of entity axi_gpio_v2_0.axi_gpio [\axi_gpio("zynq",9,32,32,32,0,0,...]
Compiling architecture zynq_interrupt_system_axi_gpio_0_0_arch of entity xil_defaultlib.zynq_interrupt_system_axi_gpio_0_0 [zynq_interrupt_system_axi_gpio_0...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture imp of entity axi_gpio_v2_0.GPIO_Core [\GPIO_Core(32,9,32,32,32,0,"0000...]
Compiling architecture imp of entity axi_gpio_v2_0.axi_gpio [\axi_gpio("zynq",9,32,32,32,0,0,...]
Compiling architecture zynq_interrupt_system_axi_gpio_1_0_arch of entity xil_defaultlib.zynq_interrupt_system_axi_gpio_1_0 [zynq_interrupt_system_axi_gpio_1...]
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_gen_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_gen_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_fmsw...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_arb_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_ssw_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_inte...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_spar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_ddrc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_ocm_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_ocmc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_reg_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_regc
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_axi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_axi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_axi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_axi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_intr...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_intr...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_afi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_afi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_afi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_afi_...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_axi_...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_proc...
Compiling module xil_defaultlib.zynq_interrupt_system_processing...
Compiling module xil_defaultlib.m00_couplers_imp_KQEYY9
Compiling module xil_defaultlib.m01_couplers_imp_IYWQZK
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s(...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_axi_...
Compiling module xil_defaultlib.zynq_interrupt_system_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_KGD3CG
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_arbiter_s...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_carry_an...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_decoder(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_splitter(C_NUM...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_splitter
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_decerr_slave(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_crossbar_sasd(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_axi_crossbar(C...
Compiling module xil_defaultlib.zynq_interrupt_system_xbar_0
Compiling module xil_defaultlib.zynq_interrupt_system_processing...
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0.sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset_v5_0.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture zynq_interrupt_system_rst_processing_system7_0_100m_0_arch of entity xil_defaultlib.zynq_interrupt_system_rst_processing_system7_0_100M_0 [zynq_interrupt_system_rst_proces...]
Compiling module xil_defaultlib.zynq_interrupt_system
Compiling module xil_defaultlib.zynq_interrupt_system_wrapper
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot zynq_interrupt_system_wrapper_behav
