Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Feb  2 12:25:51 2026
| Host              : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file barrett_red_timing_summary_routed.rpt -pb barrett_red_timing_summary_routed.pb -rpx barrett_red_timing_summary_routed.rpx -warn_on_violation
| Design            : barrett_red
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  113         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.820        0.000                      0                   96        0.046        0.000                      0                   96        1.225        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.820        0.000                      0                   96        0.046        0.000                      0                   96        1.225        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.906ns (43.497%)  route 1.177ns (56.503%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.860 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.394     4.452    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X6Y166         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     4.600 r  delay_PRNG_REG/M[43]_i_1/O
                         net (fo=1, routed)           0.049     4.649    result2[43]
    SLICE_X6Y166         FDRE                                         r  M_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     4.860    clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  M_reg[43]/C
                         clock pessimism              0.619     5.479    
                         clock uncertainty           -0.035     5.444    
    SLICE_X6Y166         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.469    M_reg[43]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.846ns (41.191%)  route 1.208ns (58.809%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.848 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.401ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.424     4.482    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y165         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.570 r  delay_PRNG_REG/M[36]_i_1/O
                         net (fo=1, routed)           0.050     4.620    result2[36]
    SLICE_X7Y165         FDRE                                         r  M_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.135     4.848    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[36]/C
                         clock pessimism              0.619     5.467    
                         clock uncertainty           -0.035     5.431    
    SLICE_X7Y165         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.456    M_reg[36]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.881ns (42.978%)  route 1.169ns (57.022%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.860 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.385     4.443    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X6Y166         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.566 r  delay_PRNG_REG/M[42]_i_1/O
                         net (fo=1, routed)           0.050     4.616    result2[42]
    SLICE_X6Y166         FDRE                                         r  M_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     4.860    clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  M_reg[42]/C
                         clock pessimism              0.619     5.479    
                         clock uncertainty           -0.035     5.444    
    SLICE_X6Y166         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.469    M_reg[42]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.908ns (44.348%)  route 1.139ns (55.652%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.864 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.401ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.353     4.410    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X5Y166         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.560 r  delay_PRNG_REG/M[46]_i_1/O
                         net (fo=1, routed)           0.053     4.613    result2[46]
    SLICE_X5Y166         FDRE                                         r  M_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.151     4.864    clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  M_reg[46]/C
                         clock pessimism              0.619     5.483    
                         clock uncertainty           -0.035     5.448    
    SLICE_X5Y166         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.473    M_reg[46]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.880ns (43.173%)  route 1.158ns (56.827%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.860 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.376     4.433    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X6Y166         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.555 r  delay_PRNG_REG/M[39]_i_1/O
                         net (fo=1, routed)           0.049     4.604    result2[39]
    SLICE_X6Y166         FDRE                                         r  M_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     4.860    clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  M_reg[39]/C
                         clock pessimism              0.619     5.479    
                         clock uncertainty           -0.035     5.444    
    SLICE_X6Y166         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.469    M_reg[39]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.809ns (40.105%)  route 1.208ns (59.895%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.848 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.401ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.425     4.483    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y165         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     4.534 r  delay_PRNG_REG/M[37]_i_1/O
                         net (fo=1, routed)           0.049     4.583    result2[37]
    SLICE_X7Y165         FDRE                                         r  M_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.135     4.848    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[37]/C
                         clock pessimism              0.619     5.467    
                         clock uncertainty           -0.035     5.431    
    SLICE_X7Y165         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.456    M_reg[37]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.808ns (40.096%)  route 1.207ns (59.904%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.848 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.401ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.425     4.483    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y165         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.533 r  delay_PRNG_REG/M[44]_i_1/O
                         net (fo=1, routed)           0.048     4.581    result2[44]
    SLICE_X7Y165         FDRE                                         r  M_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.135     4.848    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[44]/C
                         clock pessimism              0.619     5.467    
                         clock uncertainty           -0.035     5.431    
    SLICE_X7Y165         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.456    M_reg[44]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.808ns (40.122%)  route 1.206ns (59.878%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.848 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.401ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.423     4.481    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y165         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.531 r  delay_PRNG_REG/M[25]_i_1/O
                         net (fo=1, routed)           0.049     4.580    result2[25]
    SLICE_X7Y165         FDRE                                         r  M_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.135     4.848    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[25]/C
                         clock pessimism              0.619     5.467    
                         clock uncertainty           -0.035     5.431    
    SLICE_X7Y165         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.456    M_reg[25]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.881ns (43.868%)  route 1.127ns (56.132%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 4.849 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.401ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.344     4.401    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y166         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.524 r  delay_PRNG_REG/M[31]_i_1/O
                         net (fo=1, routed)           0.050     4.574    result2[31]
    SLICE_X7Y166         FDRE                                         r  M_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.136     4.849    clk_IBUF_BUFG
    SLICE_X7Y166         FDRE                                         r  M_reg[31]/C
                         clock pessimism              0.619     5.468    
                         clock uncertainty           -0.035     5.432    
    SLICE_X7Y166         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.457    M_reg[31]
  -------------------------------------------------------------------
                         required time                          5.457    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 delay_PRNG_REG/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.880ns (43.906%)  route 1.124ns (56.094%))
  Logic Levels:           6  (CARRY8=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 4.849 - 3.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.401ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.645 r  delay_PRNG_REG/buffer_reg[1][0]/Q
                         net (fo=4, routed)           0.295     2.940    delay_PRNG_REG/buffer_reg[1][0]
    SLICE_X6Y160         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.038 r  delay_PRNG_REG/M[7]_i_24/O
                         net (fo=1, routed)           0.009     3.047    delay_PRNG_REG/M[7]_i_24_n_0
    SLICE_X6Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.237 r  delay_PRNG_REG/M_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.263    delay_PRNG_REG/M_reg[7]_i_3_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.379 r  delay_PRNG_REG/M_reg[15]_i_3/O[7]
                         net (fo=3, routed)           0.286     3.664    delay_PRNG_REG/result[15]
    SLICE_X3Y160         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.787 r  delay_PRNG_REG/M[46]_i_3/O
                         net (fo=1, routed)           0.118     3.905    delay_PRNG_REG/M[46]_i_3_n_0
    SLICE_X4Y160         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.057 r  delay_PRNG_REG/M[46]_i_2/O
                         net (fo=47, routed)          0.342     4.399    delay_PRNG_REG/M[46]_i_2_n_0
    SLICE_X7Y166         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.521 r  delay_PRNG_REG/M[30]_i_1/O
                         net (fo=1, routed)           0.049     4.570    result2[30]
    SLICE_X7Y166         FDRE                                         r  M_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    F10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     3.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.136     4.849    clk_IBUF_BUFG
    SLICE_X7Y166         FDRE                                         r  M_reg[30]/C
                         clock pessimism              0.619     5.468    
                         clock uncertainty           -0.035     5.432    
    SLICE_X7Y166         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.457    M_reg[30]
  -------------------------------------------------------------------
                         required time                          5.457    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      0.716ns (routing 0.242ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.269ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.716     1.185    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.225 r  delay_PRNG_REG/buffer_reg[0][34]/Q
                         net (fo=1, routed)           0.059     1.284    delay_PRNG_REG/buffer_reg[0][34]
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.813     1.594    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][34]/C
                         clock pessimism             -0.403     1.191    
    SLICE_X6Y158         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.238    delay_PRNG_REG/buffer_reg[1][34]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.717ns (routing 0.242ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.269ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.717     1.186    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y159         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.226 r  delay_PRNG_REG/buffer_reg[0][6]/Q
                         net (fo=1, routed)           0.063     1.289    delay_PRNG_REG/buffer_reg[0][6]
    SLICE_X4Y159         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.816     1.597    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y159         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][6]/C
                         clock pessimism             -0.405     1.192    
    SLICE_X4Y159         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.239    delay_PRNG_REG/buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.725ns (routing 0.242ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.269ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.725     1.193    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y166         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.233 r  delay_PRNG_REG/buffer_reg[0][45]/Q
                         net (fo=1, routed)           0.063     1.296    delay_PRNG_REG/buffer_reg[0][45]
    SLICE_X4Y166         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.824     1.605    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y166         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][45]/C
                         clock pessimism             -0.406     1.199    
    SLICE_X4Y166         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.246    delay_PRNG_REG/buffer_reg[1][45]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Net Delay (Source):      1.154ns (routing 0.401ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.439ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.154     1.866    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.925 r  delay_PRNG_REG/buffer_reg[0][10]/Q
                         net (fo=1, routed)           0.136     2.061    delay_PRNG_REG/buffer_reg[0][10]
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][10]/C
                         clock pessimism             -0.619     1.947    
    SLICE_X3Y161         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.009    delay_PRNG_REG/buffer_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.728ns (routing 0.242ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.269ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.728     1.196    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.235 r  delay_PRNG_REG/buffer_reg[0][13]/Q
                         net (fo=1, routed)           0.066     1.301    delay_PRNG_REG/buffer_reg[0][13]
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.827     1.608    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][13]/C
                         clock pessimism             -0.406     1.202    
    SLICE_X2Y160         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.248    delay_PRNG_REG/buffer_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      0.726ns (routing 0.242ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.269ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.726     1.195    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y165         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.234 r  delay_PRNG_REG/buffer_reg[0][33]/Q
                         net (fo=1, routed)           0.113     1.347    delay_PRNG_REG/buffer_reg[0][33]
    SLICE_X3Y165         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.821     1.602    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y165         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][33]/C
                         clock pessimism             -0.362     1.240    
    SLICE_X3Y165         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.286    delay_PRNG_REG/buffer_reg[1][33]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.715ns (routing 0.242ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.269ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.715     1.184    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.223 r  delay_PRNG_REG/buffer_reg[0][23]/Q
                         net (fo=1, routed)           0.075     1.298    delay_PRNG_REG/buffer_reg[0][23]
    SLICE_X6Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.813     1.594    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][23]/C
                         clock pessimism             -0.404     1.190    
    SLICE_X6Y157         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.237    delay_PRNG_REG/buffer_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      0.719ns (routing 0.242ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.269ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.719     1.188    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.227 r  delay_PRNG_REG/buffer_reg[0][18]/Q
                         net (fo=1, routed)           0.124     1.351    delay_PRNG_REG/buffer_reg[0][18]
    SLICE_X4Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.822     1.603    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][18]/C
                         clock pessimism             -0.362     1.241    
    SLICE_X4Y162         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.288    delay_PRNG_REG/buffer_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.723ns (routing 0.242ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.269ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.723     1.191    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.229 r  delay_PRNG_REG/buffer_reg[0][35]/Q
                         net (fo=1, routed)           0.077     1.306    delay_PRNG_REG/buffer_reg[0][35]
    SLICE_X4Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.822     1.603    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][35]/C
                         clock pessimism             -0.406     1.197    
    SLICE_X4Y162         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.243    delay_PRNG_REG/buffer_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][37]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[1][37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      0.725ns (routing 0.242ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.269ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.725     1.194    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y163         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.234 r  delay_PRNG_REG/buffer_reg[0][37]/Q
                         net (fo=1, routed)           0.089     1.323    delay_PRNG_REG/buffer_reg[0][37]
    SLICE_X2Y164         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.825     1.606    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y164         FDCE                                         r  delay_PRNG_REG/buffer_reg[1][37]/C
                         clock pessimism             -0.393     1.213    
    SLICE_X2Y164         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.259    delay_PRNG_REG/buffer_reg[1][37]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         3.000       1.710      BUFGCE_HDIO_X0Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X3Y160      M_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X4Y161      M_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X4Y161      M_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X4Y161      M_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X2Y161      M_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X2Y162      M_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X3Y160      M_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X2Y162      M_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X4Y161      M_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X3Y160      M_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X3Y160      M_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X2Y161      M_reg[13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X2Y161      M_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X3Y160      M_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X3Y160      M_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X4Y161      M_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X2Y161      M_reg[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X2Y161      M_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.686ns  (logic 0.961ns (35.768%)  route 1.725ns (64.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.439ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.295     2.554    clk_IBUF_BUFG
    SLICE_X4Y160         FDRE                                         r  M_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.632 r  M_reg[5]/Q
                         net (fo=1, routed)           1.725     4.357    M_OBUF[5]
    B21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.883     5.239 r  M_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.239    M[5]
    B21                                                               r  M[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.674ns  (logic 0.975ns (36.455%)  route 1.699ns (63.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.439ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.306     2.565    clk_IBUF_BUFG
    SLICE_X3Y160         FDRE                                         r  M_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.644 r  M_reg[3]/Q
                         net (fo=1, routed)           1.699     4.343    M_OBUF[3]
    A25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.896     5.238 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.238    M[3]
    A25                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.663ns  (logic 0.975ns (36.621%)  route 1.688ns (63.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    clk_IBUF_BUFG
    SLICE_X4Y161         FDRE                                         r  M_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.644 r  M_reg[12]/Q
                         net (fo=1, routed)           1.688     4.332    M_OBUF[12]
    A19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.897     5.229 r  M_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.229    M[12]
    A19                                                               r  M[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 0.955ns (35.940%)  route 1.702ns (64.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.439ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.295     2.554    clk_IBUF_BUFG
    SLICE_X4Y160         FDRE                                         r  M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.632 r  M_reg[1]/Q
                         net (fo=1, routed)           1.702     4.334    M_OBUF[1]
    B22                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.877     5.211 r  M_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.211    M[1]
    B22                                                               r  M[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.629ns  (logic 0.954ns (36.280%)  route 1.675ns (63.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.439ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.301     2.560    clk_IBUF_BUFG
    SLICE_X3Y160         FDRE                                         r  M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.639 r  M_reg[0]/Q
                         net (fo=1, routed)           1.675     4.314    M_OBUF[0]
    C22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.875     5.188 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.188    M[0]
    C22                                                               r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 0.978ns (37.262%)  route 1.646ns (62.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.439ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.305     2.564    clk_IBUF_BUFG
    SLICE_X4Y161         FDRE                                         r  M_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.642 r  M_reg[18]/Q
                         net (fo=1, routed)           1.646     4.288    M_OBUF[18]
    C17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     5.187 r  M_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.187    M[18]
    C17                                                               r  M[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.591ns  (logic 0.971ns (37.472%)  route 1.620ns (62.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    clk_IBUF_BUFG
    SLICE_X4Y161         FDRE                                         r  M_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.644 r  M_reg[11]/Q
                         net (fo=1, routed)           1.620     4.264    M_OBUF[11]
    A23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.893     5.157 r  M_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.157    M[11]
    A23                                                               r  M[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 0.991ns (38.265%)  route 1.599ns (61.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.439ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.305     2.564    clk_IBUF_BUFG
    SLICE_X4Y161         FDRE                                         r  M_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.643 r  M_reg[17]/Q
                         net (fo=1, routed)           1.599     4.242    M_OBUF[17]
    A18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.912     5.154 r  M_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.154    M[17]
    A18                                                               r  M[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.588ns  (logic 0.971ns (37.517%)  route 1.617ns (62.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.439ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.307     2.566    clk_IBUF_BUFG
    SLICE_X4Y161         FDRE                                         r  M_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.644 r  M_reg[10]/Q
                         net (fo=1, routed)           1.617     4.261    M_OBUF[10]
    A22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.893     5.154 r  M_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.154    M[10]
    A22                                                               r  M[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.597ns  (logic 0.961ns (36.994%)  route 1.636ns (63.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.439ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027     1.027 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.027    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.027 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.231    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.259 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.295     2.554    clk_IBUF_BUFG
    SLICE_X4Y160         FDRE                                         r  M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.632 r  M_reg[4]/Q
                         net (fo=1, routed)           1.636     4.268    M_OBUF[4]
    C21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.883     5.150 r  M_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.150    M[4]
    C21                                                               r  M[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.413ns (42.230%)  route 0.565ns (57.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.715ns (routing 0.242ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.715     1.184    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.223 r  M_reg[44]/Q
                         net (fo=1, routed)           0.565     1.788    M_OBUF[44]
    H17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     2.162 r  M_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.162    M[44]
    H17                                                               r  M[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 0.435ns (43.255%)  route 0.570ns (56.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.725ns (routing 0.242ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.725     1.193    clk_IBUF_BUFG
    SLICE_X4Y165         FDRE                                         r  M_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.232 r  M_reg[47]/Q
                         net (fo=1, routed)           0.570     1.802    M_OBUF[47]
    F15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.396     2.198 r  M_OBUF[47]_inst/O
                         net (fo=0)                   0.000     2.198    M[47]
    F15                                                               r  M[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.414ns (40.609%)  route 0.606ns (59.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.724ns (routing 0.242ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.724     1.193    clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  M_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.232 r  M_reg[39]/Q
                         net (fo=1, routed)           0.606     1.838    M_OBUF[39]
    G16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     2.213 r  M_OBUF[39]_inst/O
                         net (fo=0)                   0.000     2.213    M[39]
    G16                                                               r  M[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.408ns (39.640%)  route 0.621ns (60.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.242ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.716     1.185    clk_IBUF_BUFG
    SLICE_X7Y166         FDRE                                         r  M_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.224 r  M_reg[30]/Q
                         net (fo=1, routed)           0.621     1.845    M_OBUF[30]
    G20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.369     2.213 r  M_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.213    M[30]
    G20                                                               r  M[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.413ns (40.232%)  route 0.613ns (59.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.727ns (routing 0.242ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.727     1.196    clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  M_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.234 r  M_reg[45]/Q
                         net (fo=1, routed)           0.613     1.847    M_OBUF[45]
    G17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     2.221 r  M_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.221    M[45]
    G17                                                               r  M[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.438ns (42.187%)  route 0.600ns (57.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.715ns (routing 0.242ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.715     1.184    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  M_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.223 r  M_reg[36]/Q
                         net (fo=1, routed)           0.600     1.823    M_OBUF[36]
    D16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.221 r  M_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.221    M[36]
    D16                                                               r  M[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.408ns (39.498%)  route 0.625ns (60.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.720ns (routing 0.242ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.720     1.189    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  M_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.227 r  M_reg[34]/Q
                         net (fo=1, routed)           0.625     1.852    M_OBUF[34]
    H18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.370     2.222 r  M_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.222    M[34]
    H18                                                               r  M[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.411ns (39.654%)  route 0.626ns (60.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.720ns (routing 0.242ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.720     1.189    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  M_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.227 r  M_reg[38]/Q
                         net (fo=1, routed)           0.626     1.853    M_OBUF[38]
    H16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.373     2.226 r  M_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.226    M[38]
    H16                                                               r  M[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.409ns (39.110%)  route 0.636ns (60.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.242ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.716     1.185    clk_IBUF_BUFG
    SLICE_X7Y166         FDRE                                         r  M_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.224 r  M_reg[35]/Q
                         net (fo=1, routed)           0.636     1.860    M_OBUF[35]
    H19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.370     2.229 r  M_OBUF[35]_inst/O
                         net (fo=0)                   0.000     2.229    M[35]
    H19                                                               r  M[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.433ns (41.728%)  route 0.604ns (58.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.724ns (routing 0.242ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.361     0.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.361    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.452    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.469 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.724     1.193    clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  M_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.232 r  M_reg[42]/Q
                         net (fo=1, routed)           0.604     1.836    M_OBUF[42]
    E15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.394     2.229 r  M_OBUF[42]_inst/O
                         net (fo=0)                   0.000     2.229    M[42]
    E15                                                               r  M[42] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.593ns  (logic 1.769ns (38.510%)  route 2.824ns (61.490%))
  Logic Levels:           12  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.213 r  mul_z1/out_reg[23]_i_11/O[2]
                         net (fo=2, routed)           0.442     3.655    mul_z1/out_reg[23]_i_11_n_13
    SLICE_X2Y164         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.812 r  mul_z1/out[20]_i_18/O
                         net (fo=2, routed)           0.122     3.934    mul_z1/out[20]_i_18_n_0
    SLICE_X2Y163         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.044 r  mul_z1/out[20]_i_2/O
                         net (fo=2, routed)           0.207     4.251    mul_z1/out[20]_i_2_n_0
    SLICE_X3Y163         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.341 r  mul_z1/out[20]_i_10/O
                         net (fo=1, routed)           0.010     4.351    mul_z1/out[20]_i_10_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.466 r  mul_z1/out_reg[20]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.492    mul_z1/out_reg[20]_i_1_n_0
    SLICE_X3Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.568 r  mul_z1/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.593    mul_z1/res[22]
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     1.859    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[22]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.760ns (38.381%)  route 2.825ns (61.619%))
  Logic Levels:           12  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.213 r  mul_z1/out_reg[23]_i_11/O[2]
                         net (fo=2, routed)           0.442     3.655    mul_z1/out_reg[23]_i_11_n_13
    SLICE_X2Y164         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.812 r  mul_z1/out[20]_i_18/O
                         net (fo=2, routed)           0.122     3.934    mul_z1/out[20]_i_18_n_0
    SLICE_X2Y163         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.044 r  mul_z1/out[20]_i_2/O
                         net (fo=2, routed)           0.207     4.251    mul_z1/out[20]_i_2_n_0
    SLICE_X3Y163         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.341 r  mul_z1/out[20]_i_10/O
                         net (fo=1, routed)           0.010     4.351    mul_z1/out[20]_i_10_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.466 r  mul_z1/out_reg[20]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.492    mul_z1/out_reg[20]_i_1_n_0
    SLICE_X3Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.559 r  mul_z1/out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.585    mul_z1/res[23]
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     1.859    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[23]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.749ns (38.241%)  route 2.824ns (61.759%))
  Logic Levels:           12  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.213 r  mul_z1/out_reg[23]_i_11/O[2]
                         net (fo=2, routed)           0.442     3.655    mul_z1/out_reg[23]_i_11_n_13
    SLICE_X2Y164         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.812 r  mul_z1/out[20]_i_18/O
                         net (fo=2, routed)           0.122     3.934    mul_z1/out[20]_i_18_n_0
    SLICE_X2Y163         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.044 r  mul_z1/out[20]_i_2/O
                         net (fo=2, routed)           0.207     4.251    mul_z1/out[20]_i_2_n_0
    SLICE_X3Y163         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.341 r  mul_z1/out[20]_i_10/O
                         net (fo=1, routed)           0.010     4.351    mul_z1/out[20]_i_10_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.466 r  mul_z1/out_reg[20]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.492    mul_z1/out_reg[20]_i_1_n_0
    SLICE_X3Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.548 r  mul_z1/out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.573    mul_z1/res[21]
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     1.859    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y164         FDRE                                         r  mul_z1/out_reg[21]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.496ns  (logic 1.372ns (30.513%)  route 3.124ns (69.487%))
  Logic Levels:           9  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.401ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.222 r  mul_z1/out_reg[23]_i_11/O[1]
                         net (fo=4, routed)           0.648     3.870    mul_z1/out_reg[23]_i_11_n_14
    SLICE_X4Y164         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.923 r  mul_z1/out[20]_i_3/O
                         net (fo=2, routed)           0.458     4.381    mul_z1/out[20]_i_3_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     4.470 r  mul_z1/out_reg[20]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.496    mul_z1/res[20]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.149     1.861    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[20]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.554ns (35.076%)  route 2.876ns (64.924%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.401ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.213 r  mul_z1/out_reg[23]_i_11/O[2]
                         net (fo=2, routed)           0.442     3.655    mul_z1/out_reg[23]_i_11_n_13
    SLICE_X2Y164         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.812 r  mul_z1/out[20]_i_18/O
                         net (fo=2, routed)           0.407     4.220    mul_z1/out[20]_i_18_n_0
    SLICE_X3Y163         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.343 r  mul_z1/out[20]_i_11/O
                         net (fo=1, routed)           0.008     4.351    mul_z1/out[20]_i_11_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     4.404 r  mul_z1/out_reg[20]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.430    mul_z1/res[19]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.149     1.861    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[19]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 1.457ns (34.333%)  route 2.786ns (65.667%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.401ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.297     2.845    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.995 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.005    mul_z1/out[11]_i_4_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.120 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.146    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.222 r  mul_z1/out_reg[23]_i_11/O[1]
                         net (fo=4, routed)           0.578     3.800    mul_z1/out_reg[23]_i_11_n_14
    SLICE_X2Y163         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.850 r  mul_z1/out[20]_i_19/O
                         net (fo=1, routed)           0.180     4.030    mul_z1/out[20]_i_19_n_0
    SLICE_X3Y163         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.153 r  mul_z1/out[20]_i_12/O
                         net (fo=1, routed)           0.011     4.164    mul_z1/out[20]_i_12_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     4.218 r  mul_z1/out_reg[20]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.243    mul_z1/res[18]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.149     1.861    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[18]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.117ns  (logic 1.370ns (33.275%)  route 2.747ns (66.725%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.401ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.296     2.844    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.993 r  mul_z1/out[11]_i_5/O
                         net (fo=1, routed)           0.008     3.001    mul_z1/out[11]_i_5_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     3.054 r  mul_z1/out_reg[11]_i_1/O[6]
                         net (fo=4, routed)           0.496     3.550    mul_z1/out_reg[11]_i_1_n_9
    SLICE_X0Y163         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.649 r  mul_z1/out[20]_i_6/O
                         net (fo=2, routed)           0.253     3.903    mul_z1/out[20]_i_6_n_0
    SLICE_X3Y163         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.939 r  mul_z1/out[20]_i_14/O
                         net (fo=1, routed)           0.009     3.948    mul_z1/out[20]_i_14_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     4.092 r  mul_z1/out_reg[20]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.117    mul_z1/res[17]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.149     1.861    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[17]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.028ns  (logic 1.280ns (31.776%)  route 2.748ns (68.224%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     2.548 r  mul_z1/out_reg[8]_i_1/O[7]
                         net (fo=3, routed)           0.296     2.844    mul_z1/out_reg[8]_i_1_n_8
    SLICE_X7Y163         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.993 r  mul_z1/out[11]_i_5/O
                         net (fo=1, routed)           0.008     3.001    mul_z1/out[11]_i_5_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     3.054 r  mul_z1/out_reg[11]_i_1/O[6]
                         net (fo=4, routed)           0.496     3.550    mul_z1/out_reg[11]_i_1_n_9
    SLICE_X0Y163         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.649 r  mul_z1/out[20]_i_6/O
                         net (fo=2, routed)           0.253     3.903    mul_z1/out[20]_i_6_n_0
    SLICE_X3Y163         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.939 r  mul_z1/out[20]_i_14/O
                         net (fo=1, routed)           0.009     3.948    mul_z1/out[20]_i_14_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054     4.002 r  mul_z1/out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.028    mul_z1/res[16]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     1.859    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[16]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.467ns (38.045%)  route 2.389ns (61.955%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.147ns (routing 0.401ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.647     2.194    mul_z1/PRNG_IN_IBUF[0]
    SLICE_X9Y163         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.294 r  mul_z1/out[8]_i_17/O
                         net (fo=1, routed)           0.013     2.307    mul_z1/out[8]_i_17_n_0
    SLICE_X9Y163         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     2.441 r  mul_z1/out_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.162     2.604    mul_z1/out_reg[8]_i_1_n_13
    SLICE_X7Y163         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.752 r  mul_z1/out[11]_i_10/O
                         net (fo=1, routed)           0.009     2.761    mul_z1/out[11]_i_10_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.994 r  mul_z1/out_reg[11]_i_1/O[5]
                         net (fo=2, routed)           0.327     3.321    mul_z1/out_reg[11]_i_1_n_10
    SLICE_X3Y163         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.425 r  mul_z1/out[20]_i_7/O
                         net (fo=2, routed)           0.195     3.619    mul_z1/out[20]_i_7_n_0
    SLICE_X3Y163         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.765 r  mul_z1/out[20]_i_15/O
                         net (fo=1, routed)           0.010     3.775    mul_z1/out[20]_i_15_n_0
    SLICE_X3Y163         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.829 r  mul_z1/out_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.855    mul_z1/res[15]
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.147     1.859    mul_z1/clk_IBUF_BUFG
    SLICE_X3Y163         FDRE                                         r  mul_z1/out_reg[15]/C

Slack:                    inf
  Source:                 PRNG_IN[47]
                            (input port)
  Destination:            mul_z0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.533ns (40.443%)  route 2.257ns (59.557%))
  Logic Levels:           10  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3)
  Clock Path Skew:        1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.401ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  PRNG_IN[47] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[47]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548     0.548 r  PRNG_IN_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    PRNG_IN_IBUF[47]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.548 r  PRNG_IN_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=39, routed)          1.354     1.902    mul_z0/PRNG_IN_IBUF[0]
    SLICE_X8Y160         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.051 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.060    mul_z0/out[2]_i_2_n_0
    SLICE_X8Y160         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.192 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.152     2.345    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X9Y160         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.494 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.510    mul_z0/out[5]_i_4_n_0
    SLICE_X9Y160         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.714 r  mul_z0/out_reg[5]_i_1/O[4]
                         net (fo=3, routed)           0.312     3.026    mul_z0/out_reg[5]_i_1_n_11
    SLICE_X4Y162         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     3.129 r  mul_z0/out[14]_i_7/O
                         net (fo=1, routed)           0.336     3.465    mul_z0/out[14]_i_7_n_0
    SLICE_X7Y160         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     3.582 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.608    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X7Y161         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.623 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.649    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.765 r  mul_z0/out_reg[29]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.790    mul_z0/res[28]
    SLICE_X7Y162         FDRE                                         r  mul_z0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.689    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.713 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         1.140     1.852    mul_z0/clk_IBUF_BUFG
    SLICE_X7Y162         FDRE                                         r  mul_z0/out_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PRNG_IN[17]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.144ns (28.529%)  route 0.362ns (71.471%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.269ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  PRNG_IN[17] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[17]_inst/I
    F25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.144     0.144 r  PRNG_IN_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    PRNG_IN_IBUF[17]_inst/OUT
    F25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.144 r  PRNG_IN_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.506    delay_PRNG_REG/PRNG_IN_IBUF[17]
    SLICE_X2Y159         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.822     1.603    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y159         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][17]/C

Slack:                    inf
  Source:                 PRNG_IN[13]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.130ns (25.116%)  route 0.389ns (74.884%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.827ns (routing 0.269ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PRNG_IN[13] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[13]_inst/I
    H22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.130     0.130 r  PRNG_IN_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.130    PRNG_IN_IBUF[13]_inst/OUT
    H22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.130 r  PRNG_IN_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.389     0.519    delay_PRNG_REG/PRNG_IN_IBUF[13]
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.827     1.608    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][13]/C

Slack:                    inf
  Source:                 PRNG_IN[15]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.152ns (28.613%)  route 0.378ns (71.387%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.828ns (routing 0.269ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G26                                               0.000     0.000 r  PRNG_IN[15] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[15]_inst/I
    G26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.152     0.152 r  PRNG_IN_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    PRNG_IN_IBUF[15]_inst/OUT
    G26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.152 r  PRNG_IN_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.378     0.530    delay_PRNG_REG/PRNG_IN_IBUF[15]
    SLICE_X2Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.828     1.609    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][15]/C

Slack:                    inf
  Source:                 PRNG_IN[11]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.768%)  route 0.386ns (70.232%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.269ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E26                                               0.000     0.000 r  PRNG_IN[11] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[11]_inst/I
    E26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.164     0.164 r  PRNG_IN_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    PRNG_IN_IBUF[11]_inst/OUT
    E26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.164 r  PRNG_IN_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.386     0.550    delay_PRNG_REG/PRNG_IN_IBUF[11]
    SLICE_X3Y166         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.822     1.603    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][11]/C

Slack:                    inf
  Source:                 PRNG_IN[10]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.716%)  route 0.387ns (70.284%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.828ns (routing 0.269ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E25                                               0.000     0.000 r  PRNG_IN[10] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[10]_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 r  PRNG_IN_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    PRNG_IN_IBUF[10]_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 r  PRNG_IN_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.387     0.551    delay_PRNG_REG/PRNG_IN_IBUF[10]
    SLICE_X2Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.828     1.609    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y162         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][10]/C

Slack:                    inf
  Source:                 PRNG_IN[8]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.145ns (26.370%)  route 0.406ns (73.630%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.827ns (routing 0.269ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  PRNG_IN[8] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[8]_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  PRNG_IN_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    PRNG_IN_IBUF[8]_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  PRNG_IN_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.406     0.551    delay_PRNG_REG/PRNG_IN_IBUF[8]
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.827     1.608    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][8]/C

Slack:                    inf
  Source:                 PRNG_IN[27]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.128ns (22.906%)  route 0.430ns (77.094%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.821ns (routing 0.269ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  PRNG_IN[27] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[27]_inst/I
    K23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.128     0.128 r  PRNG_IN_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    PRNG_IN_IBUF[27]_inst/OUT
    K23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.128 r  PRNG_IN_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.430     0.558    delay_PRNG_REG/PRNG_IN_IBUF[27]
    SLICE_X2Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.821     1.602    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][27]/C

Slack:                    inf
  Source:                 PRNG_IN[12]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.132ns (22.913%)  route 0.443ns (77.087%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.813ns (routing 0.269ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  PRNG_IN[12] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[12]_inst/I
    H21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.132     0.132 r  PRNG_IN_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.132    PRNG_IN_IBUF[12]_inst/OUT
    H21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.132 r  PRNG_IN_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.443     0.575    delay_PRNG_REG/PRNG_IN_IBUF[12]
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.813     1.594    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][12]/C

Slack:                    inf
  Source:                 PRNG_IN[25]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.127ns (21.919%)  route 0.451ns (78.081%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.821ns (routing 0.269ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J24                                               0.000     0.000 r  PRNG_IN[25] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[25]_inst/I
    J24                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.127     0.127 r  PRNG_IN_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    PRNG_IN_IBUF[25]_inst/OUT
    J24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.127 r  PRNG_IN_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.451     0.578    delay_PRNG_REG/PRNG_IN_IBUF[25]
    SLICE_X2Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.821     1.602    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][25]/C

Slack:                    inf
  Source:                 PRNG_IN[7]
                            (input port)
  Destination:            delay_PRNG_REG/buffer_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.161ns (27.654%)  route 0.420ns (72.346%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.827ns (routing 0.269ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  PRNG_IN[7] (IN)
                         net (fo=0)                   0.000     0.000    PRNG_IN_IBUF[7]_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.161     0.161 r  PRNG_IN_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.161    PRNG_IN_IBUF[7]_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.161 r  PRNG_IN_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.420     0.581    delay_PRNG_REG/PRNG_IN_IBUF[7]
    SLICE_X2Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.649     0.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    clk_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.762    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.781 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=191, routed)         0.827     1.608    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][7]/C





