Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon May 26 12:25:47 2025
| Host         : Toni-HP-ProBook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.040       -0.040                      1                  901        0.205        0.000                      0                  901        3.750        0.000                       0                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.040       -0.040                      1                  869        0.205        0.000                      0                  869        3.750        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.545        0.000                      0                   32        0.586        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.040ns,  Total Violation       -0.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 3.745ns (37.684%)  route 6.193ns (62.316%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.886    13.029    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124    13.153 r  connectIFetch/plusOp_carry_i_1__0_comp/O
                         net (fo=1, routed)           0.000    13.153    connectEX/S[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.554 r  connectEX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.554    connectEX/plusOp_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.888 r  connectEX/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.358    14.245    connectIFetch/mux2[5]
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.303    14.548 r  connectIFetch/Q[6]_i_1/O
                         net (fo=1, routed)           0.627    15.176    connectIFetch/mux1[6]
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.514    14.937    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.067    15.135    connectIFetch/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 3.197ns (32.578%)  route 6.616ns (67.422%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 f  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.475    12.132    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=1, routed)           0.580    12.836    connectIFetch/plusOp_carry_i_5_n_0_repN
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    12.960 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    12.960    connectEX/S[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.540 r  connectEX/plusOp_carry/O[2]
                         net (fo=1, routed)           0.595    14.135    connectIFetch/mux2[2]
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.302    14.437 r  connectIFetch/Q[3]_i_1/O
                         net (fo=1, routed)           0.613    15.050    connectIFetch/mux1[3]
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.516    14.939    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y69         FDCE (Setup_fdce_C_D)       -0.081    15.097    connectIFetch/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 3.870ns (38.716%)  route 6.126ns (61.284%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.670    13.764    connectEX/DI[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.290 r  connectEX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.290    connectEX/plusOp_carry__5_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.624 r  connectEX/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.307    14.931    connectIFetch/mux2[29]
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.303    15.234 r  connectIFetch/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    15.234    connectIFetch/mux1[30]
    SLICE_X6Y81          FDCE                                         r  connectIFetch/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.593    15.016    connectIFetch/CLK
    SLICE_X6Y81          FDCE                                         r  connectIFetch/Q_reg[30]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          FDCE (Setup_fdce_C_D)        0.081    15.320    connectIFetch/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 3.747ns (37.766%)  route 6.175ns (62.234%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.579    13.673    connectEX/DI[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.058 r  connectEX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.058    connectEX/plusOp_carry__3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  connectEX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.172    connectEX/plusOp_carry__4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.411 r  connectEX/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.447    14.857    connectIFetch/mux2[26]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.302    15.159 r  connectIFetch/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    15.159    connectIFetch/mux1[27]
    SLICE_X6Y78          FDCE                                         r  connectIFetch/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.591    15.014    connectIFetch/CLK
    SLICE_X6Y78          FDCE                                         r  connectIFetch/Q_reg[27]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.081    15.318    connectIFetch/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.159    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 3.754ns (38.042%)  route 6.114ns (61.958%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.670    13.764    connectEX/DI[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.290 r  connectEX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.290    connectEX/plusOp_carry__5_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.512 r  connectEX/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.295    14.807    connectIFetch/mux2[28]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    15.106 r  connectIFetch/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    15.106    connectIFetch/mux1[29]
    SLICE_X4Y80          FDCE                                         r  connectIFetch/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X4Y80          FDCE                                         r  connectIFetch/Q_reg[29]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDCE (Setup_fdce_C_D)        0.031    15.269    connectIFetch/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 3.774ns (38.119%)  route 6.127ns (61.881%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.670    13.764    connectEX/DI[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.290 r  connectEX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.290    connectEX/plusOp_carry__5_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.529 r  connectEX/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.308    14.836    connectIFetch/mux2[30]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.302    15.138 r  connectIFetch/Q[31]_i_2/O
                         net (fo=1, routed)           0.000    15.138    connectIFetch/mux1[31]
    SLICE_X6Y79          FDCE                                         r  connectIFetch/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X6Y79          FDCE                                         r  connectIFetch/Q_reg[31]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDCE (Setup_fdce_C_D)        0.081    15.319    connectIFetch/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.825ns (38.841%)  route 6.023ns (61.159%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.579    13.673    connectEX/DI[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.058 r  connectEX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.058    connectEX/plusOp_carry__3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  connectEX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.172    connectEX/plusOp_carry__4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.485 r  connectEX/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.295    14.780    connectIFetch/mux2[27]
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.306    15.086 r  connectIFetch/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    15.086    connectIFetch/mux1[28]
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[28]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.031    15.269    connectIFetch/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 3.843ns (38.905%)  route 6.035ns (61.095%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.579    13.673    connectEX/DI[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.058 r  connectEX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.058    connectEX/plusOp_carry__3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  connectEX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.172    connectEX/plusOp_carry__4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.506 r  connectEX/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.307    14.813    connectIFetch/mux2[25]
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.303    15.116 r  connectIFetch/Q[26]_i_1/O
                         net (fo=1, routed)           0.000    15.116    connectIFetch/mux1[26]
    SLICE_X6Y80          FDCE                                         r  connectIFetch/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X6Y80          FDCE                                         r  connectIFetch/Q_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDCE (Setup_fdce_C_D)        0.081    15.319    connectIFetch/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 3.727ns (38.226%)  route 6.023ns (61.774%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.579    13.673    connectEX/DI[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.058 r  connectEX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.058    connectEX/plusOp_carry__3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  connectEX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.172    connectEX/plusOp_carry__4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.394 r  connectEX/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.295    14.689    connectIFetch/mux2[24]
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.299    14.988 r  connectIFetch/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    14.988    connectIFetch/mux1[25]
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[25]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.031    15.269    connectIFetch/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 connectIFetch/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.711ns (38.125%)  route 6.023ns (61.875%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[6]/Q
                         net (fo=100, routed)         0.887     6.581    connectIFetch/CONV_INTEGER_0[4]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.705 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.280     7.985    connectID/reg_file_reg_r1_0_31_6_11/ADDRC1
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.138 r  connectID/reg_file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=6, routed)           0.778     8.916    connectID/rd1[10]
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.331     9.247 r  connectID/plusOp__89_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.247    connectEX/reg_file_reg_r1_0_31_6_11_i_8[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.645 r  connectEX/plusOp__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.645    connectEX/plusOp__89_carry__1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  connectEX/plusOp__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.759    connectEX/plusOp__89_carry__2_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  connectEX/plusOp__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.873    connectEX/plusOp__89_carry__3_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  connectEX/plusOp__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.996    connectEX/plusOp__89_carry__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  connectEX/plusOp__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.110    connectEX/plusOp__89_carry__5_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 f  connectEX/plusOp__89_carry__6/O[2]
                         net (fo=1, routed)           0.411    10.759    connectIFetch/plusOp[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.302    11.061 f  connectIFetch/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=3, routed)           0.958    12.019    connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  connectIFetch/plusOp_carry_i_13_comp/O
                         net (fo=7, routed)           0.827    12.970    connectIFetch/plusOp_carry_i_13_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.094 r  connectIFetch/plusOp_carry__3_i_1_comp_1/O
                         net (fo=13, routed)          0.579    13.673    connectEX/DI[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.058 r  connectEX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.058    connectEX/plusOp_carry__3_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.371 r  connectEX/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.295    14.666    connectIFetch/mux2[23]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.306    14.972 r  connectIFetch/Q[24]_i_1/O
                         net (fo=1, routed)           0.000    14.972    connectIFetch/mux1[24]
    SLICE_X4Y78          FDCE                                         r  connectIFetch/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.591    15.014    connectIFetch/CLK
    SLICE_X4Y78          FDCE                                         r  connectIFetch/Q_reg[24]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.031    15.268    connectIFetch/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 connectMPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.600     1.519    connectMPG2/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  connectMPG2/Q1_reg/Q
                         net (fo=1, routed)           0.168     1.829    connectMPG2/Q1_reg_n_0
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.868     2.033    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.070     1.623    connectMPG2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 connectMPG1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.598     1.517    connectMPG1/CLK
    SLICE_X3Y82          FDRE                                         r  connectMPG1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  connectMPG1/Q1_reg/Q
                         net (fo=1, routed)           0.170     1.828    connectMPG1/Q1
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.866     2.031    connectMPG1/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.070     1.598    connectMPG1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.562     1.481    connectSSD/CLK
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  connectSSD/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.731    connectSSD/cnt_reg_n_0_[11]
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  connectSSD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    connectSSD/cnt_reg[8]_i_1_n_4
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.830     1.995    connectSSD/CLK
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[11]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.105     1.586    connectSSD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.563     1.482    connectSSD/CLK
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  connectSSD/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.732    connectSSD/cnt_reg_n_0_[3]
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  connectSSD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    connectSSD/cnt_reg[0]_i_1_n_4
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.831     1.996    connectSSD/CLK
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[3]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.105     1.587    connectSSD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.562     1.481    connectSSD/CLK
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  connectSSD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.731    connectSSD/cnt_reg_n_0_[7]
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  connectSSD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    connectSSD/cnt_reg[4]_i_1_n_4
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.830     1.995    connectSSD/CLK
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[7]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.105     1.586    connectSSD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.562     1.481    connectSSD/CLK
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  connectSSD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.728    connectSSD/cnt_reg_n_0_[4]
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  connectSSD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    connectSSD/cnt_reg[4]_i_1_n_7
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.830     1.995    connectSSD/CLK
    SLICE_X15Y74         FDRE                                         r  connectSSD/cnt_reg[4]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.105     1.586    connectSSD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.562     1.481    connectSSD/CLK
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  connectSSD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.728    connectSSD/cnt_reg_n_0_[8]
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  connectSSD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    connectSSD/cnt_reg[8]_i_1_n_7
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.830     1.995    connectSSD/CLK
    SLICE_X15Y75         FDRE                                         r  connectSSD/cnt_reg[8]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.105     1.586    connectSSD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.563     1.482    connectSSD/CLK
    SLICE_X15Y76         FDRE                                         r  connectSSD/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  connectSSD/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.729    connectSSD/cnt_reg_n_0_[12]
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  connectSSD/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    connectSSD/cnt_reg[12]_i_1_n_7
    SLICE_X15Y76         FDRE                                         r  connectSSD/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.831     1.996    connectSSD/CLK
    SLICE_X15Y76         FDRE                                         r  connectSSD/cnt_reg[12]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.105     1.587    connectSSD/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 connectMPG1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG1/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG1/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.837    connectMPG1/Q2
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.866     2.031    connectMPG1/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q3_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.066     1.580    connectMPG1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 connectSSD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectSSD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.563     1.482    connectSSD/CLK
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  connectSSD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.733    connectSSD/cnt_reg_n_0_[2]
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  connectSSD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    connectSSD/cnt_reg[0]_i_1_n_5
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.831     1.996    connectSSD/CLK
    SLICE_X15Y73         FDRE                                         r  connectSSD/cnt_reg[2]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.105     1.587    connectSSD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y73     connectIFetch/Q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y75     connectIFetch/Q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y75     connectIFetch/Q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y75     connectIFetch/Q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y76     connectIFetch/Q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y76     connectIFetch/Q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y76     connectIFetch/Q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y76     connectIFetch/Q_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y77     connectIFetch/Q_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y69    connectID/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.580ns (20.044%)  route 2.314ns (79.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.621     8.213    connectIFetch/AR[0]
    SLICE_X11Y68         FDCE                                         f  connectIFetch/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.517    14.940    connectIFetch/CLK
    SLICE_X11Y68         FDCE                                         r  connectIFetch/Q_reg[4]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X11Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.758    connectIFetch/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.580ns (20.308%)  route 2.276ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.583     8.176    connectIFetch/AR[0]
    SLICE_X9Y68          FDCE                                         f  connectIFetch/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.514    14.937    connectIFetch/CLK
    SLICE_X9Y68          FDCE                                         r  connectIFetch/Q_reg[6]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X9Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.755    connectIFetch/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.580ns (21.181%)  route 2.158ns (78.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.466     8.058    connectIFetch/AR[0]
    SLICE_X11Y70         FDCE                                         f  connectIFetch/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.516    14.939    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.757    connectIFetch/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.430%)  route 2.126ns (78.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.434     8.026    connectIFetch/AR[0]
    SLICE_X7Y71          FDCE                                         f  connectIFetch/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.591    15.014    connectIFetch/CLK
    SLICE_X7Y71          FDCE                                         r  connectIFetch/Q_reg[7]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y71          FDCE (Recov_fdce_C_CLR)     -0.405    14.832    connectIFetch/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.580ns (22.297%)  route 2.021ns (77.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.329     7.921    connectIFetch/AR[0]
    SLICE_X11Y69         FDCE                                         f  connectIFetch/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.516    14.939    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.757    connectIFetch/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.580ns (22.297%)  route 2.021ns (77.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.329     7.921    connectIFetch/AR[0]
    SLICE_X11Y69         FDCE                                         f  connectIFetch/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.516    14.939    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.757    connectIFetch/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.580ns (21.051%)  route 2.175ns (78.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.482     8.075    connectIFetch/AR[0]
    SLICE_X6Y77          FDCE                                         f  connectIFetch/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.589    15.012    connectIFetch/CLK
    SLICE_X6Y77          FDCE                                         r  connectIFetch/Q_reg[18]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    connectIFetch/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.580ns (21.051%)  route 2.175ns (78.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.482     8.075    connectIFetch/AR[0]
    SLICE_X6Y77          FDCE                                         f  connectIFetch/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.589    15.012    connectIFetch/CLK
    SLICE_X6Y77          FDCE                                         r  connectIFetch/Q_reg[19]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    connectIFetch/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.165%)  route 2.037ns (77.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.344     7.936    connectIFetch/AR[0]
    SLICE_X6Y76          FDCE                                         f  connectIFetch/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X6Y76          FDCE                                         r  connectIFetch/Q_reg[13]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.319    14.932    connectIFetch/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.165%)  route 2.037ns (77.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectMPG2/CLK
    SLICE_X5Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.693     6.468    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     6.592 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          1.344     7.936    connectIFetch/AR[0]
    SLICE_X6Y76          FDCE                                         f  connectIFetch/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X6Y76          FDCE                                         r  connectIFetch/Q_reg[14]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.319    14.932    connectIFetch/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.196%)  route 0.342ns (64.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.147     2.043    connectIFetch/AR[0]
    SLICE_X4Y79          FDCE                                         f  connectIFetch/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.863     2.028    connectIFetch/CLK
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[25]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    connectIFetch/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.196%)  route 0.342ns (64.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.147     2.043    connectIFetch/AR[0]
    SLICE_X4Y79          FDCE                                         f  connectIFetch/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.863     2.028    connectIFetch/CLK
    SLICE_X4Y79          FDCE                                         r  connectIFetch/Q_reg[28]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    connectIFetch/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.994%)  route 0.395ns (68.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.200     2.096    connectIFetch/AR[0]
    SLICE_X4Y78          FDCE                                         f  connectIFetch/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectIFetch/CLK
    SLICE_X4Y78          FDCE                                         r  connectIFetch/Q_reg[21]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.455    connectIFetch/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.994%)  route 0.395ns (68.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.200     2.096    connectIFetch/AR[0]
    SLICE_X4Y78          FDCE                                         f  connectIFetch/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectIFetch/CLK
    SLICE_X4Y78          FDCE                                         r  connectIFetch/Q_reg[24]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.455    connectIFetch/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.429%)  route 0.406ns (68.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.210     2.106    connectIFetch/AR[0]
    SLICE_X4Y80          FDCE                                         f  connectIFetch/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.029    connectIFetch/CLK
    SLICE_X4Y80          FDCE                                         r  connectIFetch/Q_reg[29]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X4Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.457    connectIFetch/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.352%)  route 0.470ns (71.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.275     2.170    connectIFetch/AR[0]
    SLICE_X4Y77          FDCE                                         f  connectIFetch/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X4Y77          FDCE                                         r  connectIFetch/Q_reg[17]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    connectIFetch/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.352%)  route 0.470ns (71.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.275     2.170    connectIFetch/AR[0]
    SLICE_X4Y77          FDCE                                         f  connectIFetch/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X4Y77          FDCE                                         r  connectIFetch/Q_reg[20]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    connectIFetch/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.184%)  route 0.583ns (75.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.388     2.283    connectIFetch/AR[0]
    SLICE_X6Y81          FDCE                                         f  connectIFetch/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    connectIFetch/CLK
    SLICE_X6Y81          FDCE                                         r  connectIFetch/Q_reg[30]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.067     1.483    connectIFetch/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.510%)  route 0.640ns (77.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.445     2.341    connectIFetch/AR[0]
    SLICE_X6Y80          FDCE                                         f  connectIFetch/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.029    connectIFetch/CLK
    SLICE_X6Y80          FDCE                                         r  connectIFetch/Q_reg[26]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.482    connectIFetch/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.261%)  route 0.614ns (76.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.195     1.851    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  connectMPG2/Q[31]_i_3/O
                         net (fo=32, routed)          0.418     2.314    connectIFetch/AR[0]
    SLICE_X4Y76          FDCE                                         f  connectIFetch/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.859     2.024    connectIFetch/CLK
    SLICE_X4Y76          FDCE                                         r  connectIFetch/Q_reg[16]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    connectIFetch/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.862    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.678ns  (logic 6.016ns (34.034%)  route 11.661ns (65.966%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 r  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 r  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.822    10.831    connectIFetch/sel0[3]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.124    10.955 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.173    14.127    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.678 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.678    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.656ns  (logic 6.269ns (35.508%)  route 11.387ns (64.492%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 r  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 r  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.862    10.871    connectIFetch/sel0[3]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.146    11.017 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.858    13.875    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    17.656 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.656    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.446ns  (logic 6.185ns (35.454%)  route 11.260ns (64.546%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 r  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 r  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.830    10.839    connectIFetch/sel0[3]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.146    10.985 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.764    13.748    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    17.446 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.446    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.379ns  (logic 6.022ns (34.648%)  route 11.358ns (65.352%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 r  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 r  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.830    10.839    connectIFetch/sel0[3]
    SLICE_X12Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.963 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.861    13.824    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.379 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.379    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.309ns  (logic 6.027ns (34.819%)  route 11.282ns (65.181%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 r  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 r  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.862    10.871    connectIFetch/sel0[3]
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.124    10.995 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.753    13.748    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.309 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.309    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.088ns  (logic 6.003ns (35.133%)  route 11.084ns (64.867%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 r  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 r  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          1.617     7.602    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.726 r  connectIFetch/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.850     8.576    connectIFetch/cat_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  connectIFetch/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.958     9.658    connectIFetch/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.109    10.891    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.015 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.536    13.550    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.088 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.088    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.028ns  (logic 6.252ns (36.713%)  route 10.777ns (63.287%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          3.601     5.095    sw_IBUF[6]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.245 f  cat_OBUF[6]_inst_i_93/O
                         net (fo=2, routed)           0.414     5.659    connectIFetch/cat_OBUF[6]_inst_i_81_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.985 f  connectIFetch/cat_OBUF[6]_inst_i_86/O
                         net (fo=16, routed)          2.087     8.072    connectIFetch/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  connectIFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.452     8.648    connectIFetch/cat_OBUF[6]_inst_i_63_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.772 f  connectIFetch/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.113     9.885    connectIFetch/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I2_O)        0.124    10.009 f  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.822    10.831    connectIFetch/sel0[3]
    SLICE_X12Y78         LUT4 (Prop_lut4_I2_O)        0.152    10.983 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.288    13.271    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    17.028 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.028    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.827ns  (logic 1.751ns (45.754%)  route 2.076ns (54.246%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.277     1.760    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.047     1.807 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.713     2.520    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.307     3.827 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.827    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.869ns  (logic 1.703ns (44.019%)  route 2.166ns (55.981%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     1.720    connectIFetch/sel0[2]
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.608    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.869 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.869    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.885ns  (logic 1.680ns (43.240%)  route 2.205ns (56.760%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.371     1.854    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.749     2.647    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.885 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.885    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.703ns (43.382%)  route 2.223ns (56.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.278     1.761    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I1_O)        0.046     1.807 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.859     2.666    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.260     3.926 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.926    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.986ns  (logic 1.698ns (42.598%)  route 2.288ns (57.402%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.278     1.761    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.924     2.730    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.986 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.986    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.026ns  (logic 1.783ns (44.296%)  route 2.243ns (55.704%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     1.720    connectIFetch/sel0[2]
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.043     1.763 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.682    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.343     4.026 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.026    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.081ns  (logic 1.693ns (41.475%)  route 2.389ns (58.525%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=65, routed)          0.695     0.957    connectIFetch/sw_IBUF[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  connectIFetch/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.281     1.283    connectIFetch/cat_OBUF[6]_inst_i_82_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  connectIFetch/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.110     1.438    connectIFetch/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.483 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.277     1.760    connectIFetch/sel0[2]
    SLICE_X12Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.831    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.081 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.081    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.874ns  (logic 6.113ns (34.202%)  route 11.761ns (65.798%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 r  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.803    12.460    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    12.584 r  connectIFetch/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.797    13.381    connectIFetch/cat_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  connectIFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.438    14.944    connectIFetch/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.196    16.264    connectIFetch/sel0[0]
    SLICE_X12Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.388 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.173    19.561    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    23.111 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.111    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.668ns  (logic 6.370ns (36.055%)  route 11.298ns (63.945%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 r  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.803    12.460    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    12.584 r  connectIFetch/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.797    13.381    connectIFetch/cat_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  connectIFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.438    14.944    connectIFetch/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048    16.116    connectIFetch/sel0[0]
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.150    16.266 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.858    19.123    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    22.904 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.904    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.648ns  (logic 6.286ns (35.619%)  route 11.362ns (64.381%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 f  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.803    12.460    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  connectIFetch/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.797    13.381    connectIFetch/cat_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.505 f  connectIFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.438    14.944    connectIFetch/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.068 f  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.206    16.274    connectIFetch/sel0[0]
    SLICE_X12Y78         LUT4 (Prop_lut4_I0_O)        0.150    16.424 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.764    19.188    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    22.885 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.885    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.578ns  (logic 6.118ns (34.808%)  route 11.459ns (65.192%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 r  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.803    12.460    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    12.584 r  connectIFetch/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.797    13.381    connectIFetch/cat_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  connectIFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.438    14.944    connectIFetch/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.206    16.274    connectIFetch/sel0[0]
    SLICE_X12Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.398 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.861    19.259    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    22.814 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.814    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.319ns  (logic 6.088ns (35.151%)  route 11.231ns (64.849%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.738     6.432    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.124     6.556 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.174     7.730    connectID/reg_file_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.880 r  connectID/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.544     8.424    connectID/rd1[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.328     8.752 r  connectID/plusOp__89_carry_i_4/O
                         net (fo=1, routed)           0.000     8.752    connectEX/reg_file_reg_r1_0_31_0_5_i_16_1[0]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.299 r  connectEX/plusOp__89_carry/O[2]
                         net (fo=1, routed)           0.434     9.733    connectIFetch/plusOp[2]
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.302    10.035 r  connectIFetch/memory_data_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          1.447    11.481    connectMEM/memory_data_reg_0_63_31_31/A0
    SLICE_X6Y70          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    11.605 r  connectMEM/memory_data_reg_0_63_31_31/SP/O
                         net (fo=2, routed)           1.279    12.884    connectIFetch/memData[31]
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.008 r  connectIFetch/cat_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.981    13.989    connectIFetch/cat_OBUF[6]_inst_i_59_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  connectIFetch/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.020    15.133    connectIFetch/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    15.257 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.862    16.119    connectIFetch/sel0[3]
    SLICE_X12Y77         LUT4 (Prop_lut4_I0_O)        0.124    16.243 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.753    18.996    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    22.557 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.557    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.225ns  (logic 6.349ns (36.857%)  route 10.876ns (63.143%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.757     6.450    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.574 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.103     7.677    connectID/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X10Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.830 r  connectID/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.465     8.295    connectIFetch/rd2[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.331     8.626 r  connectIFetch/memory_data_reg_0_63_0_0_i_12/O
                         net (fo=3, routed)           0.682     9.309    connectIFetch/connectEX/aluIn2[4]
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.433 r  connectIFetch/eqOp1_carry_i_2/O
                         net (fo=1, routed)           0.417     9.850    connectEX/eqOp1_carry__0_0[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.254 r  connectEX/eqOp1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.254    connectEX/eqOp1_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  connectEX/eqOp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.371    connectEX/eqOp1_carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.488 r  connectEX/eqOp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.488    connectEX/eqOp1_carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.605 r  connectEX/eqOp1_carry__2/CO[3]
                         net (fo=1, routed)           0.928    11.532    connectIFetch/CO[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.656 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=5, routed)           0.803    12.460    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    12.584 r  connectIFetch/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.797    13.381    connectIFetch/cat_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  connectIFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.438    14.944    connectIFetch/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.196    16.264    connectIFetch/sel0[0]
    SLICE_X12Y78         LUT4 (Prop_lut4_I0_O)        0.152    16.416 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.288    18.704    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    22.462 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.462    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.040ns  (logic 6.064ns (35.589%)  route 10.975ns (64.411%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.738     6.432    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.124     6.556 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.174     7.730    connectID/reg_file_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.880 r  connectID/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.544     8.424    connectID/rd1[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.328     8.752 r  connectID/plusOp__89_carry_i_4/O
                         net (fo=1, routed)           0.000     8.752    connectEX/reg_file_reg_r1_0_31_0_5_i_16_1[0]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.299 r  connectEX/plusOp__89_carry/O[2]
                         net (fo=1, routed)           0.434     9.733    connectIFetch/plusOp[2]
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.302    10.035 r  connectIFetch/memory_data_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          1.447    11.481    connectMEM/memory_data_reg_0_63_31_31/A0
    SLICE_X6Y70          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    11.605 r  connectMEM/memory_data_reg_0_63_31_31/SP/O
                         net (fo=2, routed)           1.279    12.884    connectIFetch/memData[31]
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.008 r  connectIFetch/cat_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.981    13.989    connectIFetch/cat_OBUF[6]_inst_i_59_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  connectIFetch/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.020    15.133    connectIFetch/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    15.257 r  connectIFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824    16.081    connectIFetch/sel0[3]
    SLICE_X12Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.205 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.536    18.740    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.278 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.278    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.133ns (41.341%)  route 5.864ns (58.659%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  connectIFetch/Q_reg[3]/Q
                         net (fo=100, routed)         3.241     8.935    connectIFetch/CONV_INTEGER_0[1]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.059 r  connectIFetch/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.623    11.681    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.234 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.234    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 4.100ns (41.422%)  route 5.799ns (58.578%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  connectIFetch/Q_reg[3]/Q
                         net (fo=100, routed)         3.094     8.788    connectIFetch/CONV_INTEGER_0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124     8.912 r  connectIFetch/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.705    11.616    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.137 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.137    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.371ns (44.711%)  route 5.405ns (55.289%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.635     5.238    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  connectIFetch/Q_reg[3]/Q
                         net (fo=100, routed)         3.094     8.788    connectIFetch/CONV_INTEGER_0[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.152     8.940 r  connectIFetch/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.311    11.251    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    15.014 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.014    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.418ns (60.081%)  route 0.942ns (39.919%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X11Y70         FDCE                                         r  connectIFetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  connectIFetch/Q_reg[5]/Q
                         net (fo=100, routed)         0.613     2.239    connectIFetch/CONV_INTEGER_0[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.045     2.284 r  connectIFetch/led_OBUF[11]_inst_i_1/O
                         net (fo=37, routed)          0.329     2.614    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.846 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.846    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.434ns (60.515%)  route 0.936ns (39.485%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.380     2.008    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.045     2.053 r  connectIFetch/led_OBUF[8]_inst_i_1/O
                         net (fo=67, routed)          0.556     2.608    led_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.856 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.856    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.437ns (58.442%)  route 1.022ns (41.558%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.565     1.484    connectSSD/CLK
    SLICE_X15Y77         FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  connectSSD/cnt_reg[16]/Q
                         net (fo=13, routed)          0.381     2.007    connectSSD/sel[2]
    SLICE_X12Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  connectSSD/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.692    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.943 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.943    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.438ns (57.685%)  route 1.055ns (42.315%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.380     2.008    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.045     2.053 r  connectIFetch/led_OBUF[8]_inst_i_1/O
                         net (fo=67, routed)          0.675     2.728    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.980 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.980    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.506ns (59.598%)  route 1.021ns (40.402%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.685     2.312    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.048     2.360 r  connectIFetch/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.696    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.317     4.013 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.013    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.504ns (58.297%)  route 1.076ns (41.703%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.565     1.484    connectSSD/CLK
    SLICE_X15Y77         FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  connectSSD/cnt_reg[16]/Q
                         net (fo=13, routed)          0.381     2.007    connectSSD/sel[2]
    SLICE_X12Y79         LUT3 (Prop_lut3_I0_O)        0.043     2.050 r  connectSSD/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.744    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.320     4.065 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.065    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.422ns (54.421%)  route 1.191ns (45.579%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.565     1.484    connectSSD/CLK
    SLICE_X15Y77         FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  connectSSD/cnt_reg[16]/Q
                         net (fo=13, routed)          0.287     1.913    connectSSD/sel[2]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  connectSSD/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.862    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.098 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.098    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.461ns (55.224%)  route 1.184ns (44.776%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.563     1.482    connectSSD/CLK
    SLICE_X15Y76         FDRE                                         r  connectSSD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  connectSSD/cnt_reg[15]/Q
                         net (fo=13, routed)          0.271     1.895    connectSSD/sel[1]
    SLICE_X12Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  connectSSD/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.853    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.128 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.128    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.437ns (54.310%)  route 1.209ns (45.690%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X11Y69         FDCE                                         r  connectIFetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  connectIFetch/Q_reg[2]/Q
                         net (fo=101, routed)         0.685     2.312    connectIFetch/CONV_INTEGER_0[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.045     2.357 r  connectIFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.524     2.881    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.133 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.133    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.489ns (55.219%)  route 1.208ns (44.781%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.565     1.484    connectSSD/CLK
    SLICE_X15Y77         FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  connectSSD/cnt_reg[16]/Q
                         net (fo=13, routed)          0.287     1.913    connectSSD/sel[2]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.046     1.959 r  connectSSD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.879    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     4.182 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.182    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 1.486ns (57.299%)  route 1.107ns (42.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.107     2.593    connectMPG2/btn_IBUF[0]
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.599     5.022    connectMPG2/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.389ns  (logic 1.477ns (61.805%)  route 0.913ns (38.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.913     2.389    connectMPG1/btn_IBUF[0]
    SLICE_X3Y82          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597     5.020    connectMPG1/CLK
    SLICE_X3Y82          FDRE                                         r  connectMPG1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.244ns (40.340%)  route 0.362ns (59.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.606    connectMPG1/btn_IBUF[0]
    SLICE_X3Y82          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.869     2.034    connectMPG1/CLK
    SLICE_X3Y82          FDRE                                         r  connectMPG1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.254ns (37.465%)  route 0.423ns (62.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.423     0.677    connectMPG2/btn_IBUF[0]
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.871     2.036    connectMPG2/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q1_reg/C





