<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mtd › maps › dilnetpc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dilnetpc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* dilnetpc.c -- MTD map driver for SSV DIL/Net PC Boards &quot;DNP&quot; and &quot;ADNP&quot;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The DIL/Net PC is a tiny embedded PC board made by SSV Embedded Systems</span>
<span class="cm"> * featuring the AMD Elan SC410 processor. There are two variants of this</span>
<span class="cm"> * board: DNP/1486 and ADNP/1486. The DNP version has 2 megs of flash</span>
<span class="cm"> * ROM (Intel 28F016S3) and 8 megs of DRAM, the ADNP version has 4 megs</span>
<span class="cm"> * flash and 16 megs of RAM.</span>
<span class="cm"> * For details, see http://www.ssv-embedded.de/ssv/pc104/p169.htm</span>
<span class="cm"> * and http://www.ssv-embedded.de/ssv/pc104/p170.htm</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>

<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/map.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/concat.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cm">/*</span>
<span class="cm">** The DIL/NetPC keeps its BIOS in two distinct flash blocks.</span>
<span class="cm">** Destroying any of these blocks transforms the DNPC into</span>
<span class="cm">** a paperweight (albeit not a very useful one, considering</span>
<span class="cm">** it only weighs a few grams).</span>
<span class="cm">**</span>
<span class="cm">** Therefore, the BIOS blocks must never be erased or written to</span>
<span class="cm">** except by people who know exactly what they are doing (e.g.</span>
<span class="cm">** to install a BIOS update). These partitions are marked read-only</span>
<span class="cm">** by default, but can be made read/write by undefining</span>
<span class="cm">** DNPC_BIOS_BLOCKS_WRITEPROTECTED:</span>
<span class="cm">*/</span>
<span class="cp">#define DNPC_BIOS_BLOCKS_WRITEPROTECTED</span>

<span class="cm">/*</span>
<span class="cm">** The ID string (in ROM) is checked to determine whether we</span>
<span class="cm">** are running on a DNP/1486 or ADNP/1486</span>
<span class="cm">*/</span>
<span class="cp">#define BIOSID_BASE	0x000fe100</span>

<span class="cp">#define ID_DNPC	&quot;DNP1486&quot;</span>
<span class="cp">#define ID_ADNP	&quot;ADNP1486&quot;</span>

<span class="cm">/*</span>
<span class="cm">** Address where the flash should appear in CPU space</span>
<span class="cm">*/</span>
<span class="cp">#define FLASH_BASE	0x2000000</span>

<span class="cm">/*</span>
<span class="cm">** Chip Setup and Control (CSC) indexed register space</span>
<span class="cm">*/</span>
<span class="cp">#define CSC_INDEX	0x22</span>
<span class="cp">#define CSC_DATA	0x23</span>

<span class="cp">#define CSC_MMSWAR	0x30	</span><span class="cm">/* MMS window C-F attributes register */</span><span class="cp"></span>
<span class="cp">#define CSC_MMSWDSR	0x31	</span><span class="cm">/* MMS window C-F device select register */</span><span class="cp"></span>

<span class="cp">#define CSC_RBWR	0xa7	</span><span class="cm">/* GPIO Read-Back/Write Register B */</span><span class="cp"></span>

<span class="cp">#define CSC_CR		0xd0	</span><span class="cm">/* internal I/O device disable/Echo */</span><span class="cp"></span>
				<span class="cm">/* Z-bus/configuration register */</span>

<span class="cp">#define CSC_PCCMDCR	0xf1	</span><span class="cm">/* PC card mode and DMA control register */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm">** PC Card indexed register space:</span>
<span class="cm">*/</span>

<span class="cp">#define PCC_INDEX	0x3e0</span>
<span class="cp">#define PCC_DATA	0x3e1</span>

<span class="cp">#define PCC_AWER_B		0x46	</span><span class="cm">/* Socket B Address Window enable register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWSAR_1_Lo	0x58	</span><span class="cm">/* memory window 1 start address low register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWSAR_1_Hi	0x59	</span><span class="cm">/* memory window 1 start address high register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWEAR_1_Lo	0x5A	</span><span class="cm">/* memory window 1 stop address low register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWEAR_1_Hi	0x5B	</span><span class="cm">/* memory window 1 stop address high register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWAOR_1_Lo	0x5C	</span><span class="cm">/* memory window 1 address offset low register */</span><span class="cp"></span>
<span class="cp">#define PCC_MWAOR_1_Hi	0x5D	</span><span class="cm">/* memory window 1 address offset high register */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm">** Access to SC4x0&#39;s Chip Setup and Control (CSC)</span>
<span class="cm">** and PC Card (PCC) indexed registers:</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">setcsc</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSC_INDEX</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">CSC_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">getcsc</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSC_INDEX</span><span class="p">);</span>
	<span class="k">return</span><span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="n">CSC_DATA</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">setpcc</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCC_INDEX</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">PCC_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">getpcc</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCC_INDEX</span><span class="p">);</span>
	<span class="k">return</span><span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="n">PCC_DATA</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm">************************************************************</span>
<span class="cm">** Enable access to DIL/NetPC&#39;s flash by mapping it into</span>
<span class="cm">** the SC4x0&#39;s MMS Window C.</span>
<span class="cm">************************************************************</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dnpc_map_flash</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flash_base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flash_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flash_end</span> <span class="o">=</span> <span class="n">flash_base</span> <span class="o">+</span> <span class="n">flash_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	** enable setup of MMS windows C-F:</span>
<span class="cm">	*/</span>
	<span class="cm">/* - enable PC Card indexed register space */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x2</span><span class="p">);</span>
	<span class="cm">/* - set PC Card controller to operate in standard mode */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_PCCMDCR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_PCCMDCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	** Program base address and end address of window</span>
<span class="cm">	** where the flash ROM should appear in CPU address space</span>
<span class="cm">	*/</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWSAR_1_Lo</span><span class="p">,</span> <span class="p">(</span><span class="n">flash_base</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWSAR_1_Hi</span><span class="p">,</span> <span class="p">(</span><span class="n">flash_base</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWEAR_1_Lo</span><span class="p">,</span> <span class="p">(</span><span class="n">flash_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWEAR_1_Hi</span><span class="p">,</span> <span class="p">(</span><span class="n">flash_end</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>

	<span class="cm">/* program offset of first flash location to appear in this window (0) */</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWAOR_1_Lo</span><span class="p">,</span> <span class="p">((</span><span class="mi">0</span> <span class="o">-</span> <span class="n">flash_base</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_MWAOR_1_Hi</span><span class="p">,</span> <span class="p">((</span><span class="mi">0</span> <span class="o">-</span> <span class="n">flash_base</span><span class="p">)</span><span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>

	<span class="cm">/* set attributes for MMS window C: non-cacheable, write-enabled */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_MMSWAR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_MMSWAR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x11</span><span class="p">);</span>

	<span class="cm">/* select physical device ROMCS0 (i.e. flash) for MMS Window C */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_MMSWDSR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_MMSWDSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x03</span><span class="p">);</span>

	<span class="cm">/* enable memory window 1 */</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_AWER_B</span><span class="p">,</span> <span class="n">getpcc</span><span class="p">(</span><span class="n">PCC_AWER_B</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x02</span><span class="p">);</span>

	<span class="cm">/* now disable PC Card indexed register space again */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x2</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm">************************************************************</span>
<span class="cm">** Disable access to DIL/NetPC&#39;s flash by mapping it into</span>
<span class="cm">** the SC4x0&#39;s MMS Window C.</span>
<span class="cm">************************************************************</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dnpc_unmap_flash</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* - enable PC Card indexed register space */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x2</span><span class="p">);</span>

	<span class="cm">/* disable memory window 1 */</span>
	<span class="n">setpcc</span><span class="p">(</span><span class="n">PCC_AWER_B</span><span class="p">,</span> <span class="n">getpcc</span><span class="p">(</span><span class="n">PCC_AWER_B</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x02</span><span class="p">);</span>

	<span class="cm">/* now disable PC Card indexed register space again */</span>
	<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x2</span><span class="p">);</span>
<span class="p">}</span>



<span class="cm">/*</span>
<span class="cm">************************************************************</span>
<span class="cm">** Enable/Disable VPP to write to flash</span>
<span class="cm">************************************************************</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">dnpc_spin</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span>        <span class="n">vpp_counter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cm">/*</span>
<span class="cm">** This is what has to be done for the DNP board ..</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dnp_set_vpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">map_info</span> <span class="o">*</span><span class="n">not_used</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnpc_spin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span><span class="p">(</span><span class="o">++</span><span class="n">vpp_counter</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">else</span>
	<span class="p">{</span>
		<span class="k">if</span><span class="p">(</span><span class="o">--</span><span class="n">vpp_counter</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x4</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">BUG_ON</span><span class="p">(</span><span class="n">vpp_counter</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnpc_spin</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">** .. and this the ADNP version:</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">adnp_set_vpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">map_info</span> <span class="o">*</span><span class="n">not_used</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnpc_spin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span><span class="p">(</span><span class="o">++</span><span class="n">vpp_counter</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x8</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">else</span>
	<span class="p">{</span>
		<span class="k">if</span><span class="p">(</span><span class="o">--</span><span class="n">vpp_counter</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">setcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">,</span> <span class="n">getcsc</span><span class="p">(</span><span class="n">CSC_RBWR</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x8</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">BUG_ON</span><span class="p">(</span><span class="n">vpp_counter</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnpc_spin</span><span class="p">);</span>
<span class="p">}</span>



<span class="cp">#define DNP_WINDOW_SIZE		0x00200000	</span><span class="cm">/*  DNP flash size is 2MiB  */</span><span class="cp"></span>
<span class="cp">#define ADNP_WINDOW_SIZE	0x00400000	</span><span class="cm">/* ADNP flash size is 4MiB */</span><span class="cp"></span>
<span class="cp">#define WINDOW_ADDR		FLASH_BASE</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_info</span> <span class="n">dnpc_map</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ADNP Flash Bank&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">ADNP_WINDOW_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bankwidth</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_vpp</span> <span class="o">=</span> <span class="n">adnp_set_vpp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys</span> <span class="o">=</span> <span class="n">WINDOW_ADDR</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm">** The layout of the flash is somewhat &quot;strange&quot;:</span>
<span class="cm">**</span>
<span class="cm">** 1.  960 KiB (15 blocks) : Space for ROM Bootloader and user data</span>
<span class="cm">** 2.   64 KiB (1 block)   : System BIOS</span>
<span class="cm">** 3.  960 KiB (15 blocks) : User Data (DNP model) or</span>
<span class="cm">** 3. 3008 KiB (47 blocks) : User Data (ADNP model)</span>
<span class="cm">** 4.   64 KiB (1 block)   : System BIOS Entry</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">partition_info</span><span class="p">[]</span><span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP boot&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="mh">0xf0000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP system BIOS&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="n">MTDPART_OFS_NXTBLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="mh">0x10000</span><span class="p">,</span>
<span class="cp">#ifdef DNPC_BIOS_BLOCKS_WRITEPROTECTED</span>
		<span class="p">.</span><span class="n">mask_flags</span> <span class="o">=</span>	<span class="n">MTD_WRITEABLE</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP file system&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="n">MTDPART_OFS_NXTBLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="mh">0x2f0000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP system BIOS entry&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="n">MTDPART_OFS_NXTBLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="n">MTDPART_SIZ_FULL</span><span class="p">,</span>
<span class="cp">#ifdef DNPC_BIOS_BLOCKS_WRITEPROTECTED</span>
		<span class="p">.</span><span class="n">mask_flags</span> <span class="o">=</span>	<span class="n">MTD_WRITEABLE</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define NUM_PARTITIONS ARRAY_SIZE(partition_info)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mymtd</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">lowlvl_parts</span><span class="p">[</span><span class="n">NUM_PARTITIONS</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">merged_mtd</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm">** &quot;Highlevel&quot; partition info:</span>
<span class="cm">**</span>
<span class="cm">** Using the MTD concat layer, we can re-arrange partitions to our</span>
<span class="cm">** liking: we construct a virtual MTD device by concatenating the</span>
<span class="cm">** partitions, specifying the sequence such that the boot block</span>
<span class="cm">** is immediately followed by the filesystem block (i.e. the stupid</span>
<span class="cm">** system BIOS block is mapped to a different place). When re-partitioning</span>
<span class="cm">** this concatenated MTD device, we can set the boot block size to</span>
<span class="cm">** an arbitrary (though erase block aligned) value i.e. not one that</span>
<span class="cm">** is dictated by the flash&#39;s physical layout. We can thus set the</span>
<span class="cm">** boot block to be e.g. 64 KB (which is fully sufficient if we want</span>
<span class="cm">** to boot an etherboot image) or to -say- 1.5 MB if we want to boot</span>
<span class="cm">** a large kernel image. In all cases, the remainder of the flash</span>
<span class="cm">** is available as file system space.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">higlvl_partition_info</span><span class="p">[]</span><span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP boot block&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="n">CONFIG_MTD_DILNETPC_BOOTSIZE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP file system space&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="n">MTDPART_OFS_NXTBLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="n">ADNP_WINDOW_SIZE</span><span class="o">-</span><span class="n">CONFIG_MTD_DILNETPC_BOOTSIZE</span><span class="o">-</span><span class="mh">0x20000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;ADNP system BIOS + BIOS Entry&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span>	<span class="n">MTDPART_OFS_NXTBLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span> <span class="o">=</span>		<span class="n">MTDPART_SIZ_FULL</span><span class="p">,</span>
<span class="cp">#ifdef DNPC_BIOS_BLOCKS_WRITEPROTECTED</span>
		<span class="p">.</span><span class="n">mask_flags</span> <span class="o">=</span>	<span class="n">MTD_WRITEABLE</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define NUM_HIGHLVL_PARTITIONS ARRAY_SIZE(higlvl_partition_info)</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">dnp_adnp_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">biosid</span><span class="p">,</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">biosid</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">ioremap</span><span class="p">(</span><span class="n">BIOSID_BASE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">if</span><span class="p">(</span><span class="n">biosid</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">biosid</span><span class="p">,</span> <span class="n">ID_DNPC</span><span class="p">))</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* this is a DNPC  */</span>
		<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">biosid</span><span class="p">,</span> <span class="n">ID_ADNP</span><span class="p">))</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* this is a ADNPC */</span>
	<span class="p">}</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">biosid</span><span class="p">);</span>
	<span class="k">return</span><span class="p">(</span><span class="n">rc</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_dnpc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">is_dnp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	** determine hardware (DNP/ADNP/invalid)</span>
<span class="cm">	*/</span>
	<span class="k">if</span><span class="p">((</span><span class="n">is_dnp</span> <span class="o">=</span> <span class="n">dnp_adnp_probe</span><span class="p">())</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	** Things are set up for ADNP by default</span>
<span class="cm">	** -&gt; modify all that needs to be different for DNP</span>
<span class="cm">	*/</span>
	<span class="k">if</span><span class="p">(</span><span class="n">is_dnp</span><span class="p">)</span>
	<span class="p">{</span>	<span class="cm">/*</span>
<span class="cm">		** Adjust window size, select correct set_vpp function.</span>
<span class="cm">		** The partitioning scheme is identical on both DNP</span>
<span class="cm">		** and ADNP except for the size of the third partition.</span>
<span class="cm">		*/</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">dnpc_map</span><span class="p">.</span><span class="n">size</span>          <span class="o">=</span> <span class="n">DNP_WINDOW_SIZE</span><span class="p">;</span>
		<span class="n">dnpc_map</span><span class="p">.</span><span class="n">set_vpp</span>       <span class="o">=</span> <span class="n">dnp_set_vpp</span><span class="p">;</span>
		<span class="n">partition_info</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mh">0xf0000</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		** increment all string pointers so the leading &#39;A&#39; gets skipped,</span>
<span class="cm">		** thus turning all occurrences of &quot;ADNP ...&quot; into &quot;DNP ...&quot;</span>
<span class="cm">		*/</span>
		<span class="o">++</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">name</span><span class="p">;</span>
		<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_PARTITIONS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">++</span><span class="n">partition_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">;</span>
		<span class="n">higlvl_partition_info</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">DNP_WINDOW_SIZE</span> <span class="o">-</span>
			<span class="n">CONFIG_MTD_DILNETPC_BOOTSIZE</span> <span class="o">-</span> <span class="mh">0x20000</span><span class="p">;</span>
		<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_HIGHLVL_PARTITIONS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">++</span><span class="n">higlvl_partition_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;DIL/Net %s flash: 0x%lx at 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">is_dnp</span> <span class="o">?</span> <span class="s">&quot;DNPC&quot;</span> <span class="o">:</span> <span class="s">&quot;ADNP&quot;</span><span class="p">,</span> <span class="n">dnpc_map</span><span class="p">.</span><span class="n">size</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">phys</span><span class="p">);</span>

	<span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="n">dnpc_map</span><span class="p">.</span><span class="n">size</span><span class="p">);</span>

	<span class="n">dnpc_map_flash</span><span class="p">(</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span> <span class="n">dnpc_map</span><span class="p">.</span><span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Failed to ioremap_nocache</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">simple_map_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnpc_map</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;FLASH virtual address: 0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span><span class="p">);</span>

	<span class="n">mymtd</span> <span class="o">=</span> <span class="n">do_map_probe</span><span class="p">(</span><span class="s">&quot;jedec_probe&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dnpc_map</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mymtd</span><span class="p">)</span>
		<span class="n">mymtd</span> <span class="o">=</span> <span class="n">do_map_probe</span><span class="p">(</span><span class="s">&quot;cfi_probe&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dnpc_map</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	** If flash probes fail, try to make flashes accessible</span>
<span class="cm">	** at least as ROM. Ajust erasesize in this case since</span>
<span class="cm">	** the default one (128M) will break our partitioning</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mymtd</span><span class="p">)</span>
		<span class="k">if</span><span class="p">((</span><span class="n">mymtd</span> <span class="o">=</span> <span class="n">do_map_probe</span><span class="p">(</span><span class="s">&quot;map_rom&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dnpc_map</span><span class="p">)))</span>
			<span class="n">mymtd</span><span class="o">-&gt;</span><span class="n">erasesize</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mymtd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mymtd</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	** Supply pointers to lowlvl_parts[] array to add_mtd_partitions()</span>
<span class="cm">	** -&gt; add_mtd_partitions() will _not_ register MTD devices for</span>
<span class="cm">	** the partitions, but will instead store pointers to the MTD</span>
<span class="cm">	** objects it creates into our lowlvl_parts[] array.</span>
<span class="cm">	** NOTE: we arrange the pointers such that the sequence of the</span>
<span class="cm">	**       partitions gets re-arranged: partition #2 follows</span>
<span class="cm">	**       partition #0.</span>
<span class="cm">	*/</span>
	<span class="n">partition_info</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mtdp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lowlvl_parts</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">partition_info</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mtdp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lowlvl_parts</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">partition_info</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">mtdp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lowlvl_parts</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">partition_info</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">mtdp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lowlvl_parts</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">mtd_device_register</span><span class="p">(</span><span class="n">mymtd</span><span class="p">,</span> <span class="n">partition_info</span><span class="p">,</span> <span class="n">NUM_PARTITIONS</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	** now create a virtual MTD device by concatenating the for partitions</span>
<span class="cm">	** (in the sequence given by the lowlvl_parts[] array.</span>
<span class="cm">	*/</span>
	<span class="n">merged_mtd</span> <span class="o">=</span> <span class="n">mtd_concat_create</span><span class="p">(</span><span class="n">lowlvl_parts</span><span class="p">,</span> <span class="n">NUM_PARTITIONS</span><span class="p">,</span> <span class="s">&quot;(A)DNP Flash Concatenated&quot;</span><span class="p">);</span>
	<span class="k">if</span><span class="p">(</span><span class="n">merged_mtd</span><span class="p">)</span>
	<span class="p">{</span>	<span class="cm">/*</span>
<span class="cm">		** now partition the new device the way we want it. This time,</span>
<span class="cm">		** we do not supply mtd pointers in higlvl_partition_info, so</span>
<span class="cm">		** add_mtd_partitions() will register the devices.</span>
<span class="cm">		*/</span>
		<span class="n">mtd_device_register</span><span class="p">(</span><span class="n">merged_mtd</span><span class="p">,</span> <span class="n">higlvl_partition_info</span><span class="p">,</span>
				    <span class="n">NUM_HIGHLVL_PARTITIONS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">cleanup_dnpc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span><span class="p">(</span><span class="n">merged_mtd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtd_device_unregister</span><span class="p">(</span><span class="n">merged_mtd</span><span class="p">);</span>
		<span class="n">mtd_concat_destroy</span><span class="p">(</span><span class="n">merged_mtd</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mymtd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtd_device_unregister</span><span class="p">(</span><span class="n">mymtd</span><span class="p">);</span>
		<span class="n">map_destroy</span><span class="p">(</span><span class="n">mymtd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span><span class="p">);</span>
		<span class="n">dnpc_unmap_flash</span><span class="p">();</span>
		<span class="n">dnpc_map</span><span class="p">.</span><span class="n">virt</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">init_dnpc</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">cleanup_dnpc</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Sysgo Real-Time Solutions GmbH&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;MTD map driver for SSV DIL/NetPC DNP &amp; ADNP&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
