#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Aug 09 11:29:31 2017
# Process ID: 15956
# Current directory: D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1
# Command line: vivado.exe -log scheduler_noc.vds -mode batch -messageDb vivado.pb -notrace -source scheduler_noc.tcl
# Log file: D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1/scheduler_noc.vds
# Journal file: D:/mygit/NocProject/hw/Vivado/project_noc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source scheduler_noc.tcl -notrace
Command: synth_design -top scheduler_noc -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 280.973 ; gain = 109.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'scheduler_noc' [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v:1]
WARNING: [Synth 8-4767] Trying to implement RAM 'my_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "my_mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'scheduler_noc' (1#1) [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v:1]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[3]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[2]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[1]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 331.211 ; gain = 159.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 331.211 ; gain = 159.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
