INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
