<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcvu9p-flgb2104-3-e">
<pins>
    <pin index="0"    name ="default_400mhz_clk_p"      iostandard="LVDS"            loc="J16" />
    <pin index="1"    name ="default_400mhz_clk_n"      iostandard="LVDS"            loc="J15" />

    <pin index="2"    name ="default_300mhz_clk_p"      iostandard="DIFF_HSTL_I_DCI" loc="AY35"/>
    <pin index="3"    name ="default_300mhz_clk_n"      iostandard="DIFF_HSTL_I_DCI" loc="AY36"/>

    <pin index="4"    name ="default_100mhz_clk_p"      iostandard="DIFF_HSTL_I_DCI" loc="AV27"/>
    <pin index="5"    name ="default_100mhz_clk_n"      iostandard="DIFF_HSTL_I_DCI" loc="AV28"/>

    <pin index="6"    name ="default_200mhz_refclk_p"   iostandard="LVDS"            loc="G14" />
    <pin index="7"    name ="default_200mhz_refclk_n"   iostandard="LVDS"            loc="F14" />

    <pin index="8"    name ="default_200mhz_memclk0_p"  iostandard="DIFF_HSTL_I"     loc="AW14"/>
    <pin index="9"    name ="default_200mhz_memclk0_n"  iostandard="DIFF_HSTL_I"     loc="AW13"/>

    <pin index="10"   name ="default_200mhz_memclk1_p"  iostandard="DIFF_HSTL_I"     loc="AV26"/>
    <pin index="11"   name ="default_200mhz_memclk1_n"  iostandard="DIFF_HSTL_I"     loc="AW26"/>

    <pin index="12"   name ="default_200mhz_memclk2_p"  iostandard="DIFF_HSTL_I"     loc="BA34"/>
    <pin index="13"   name ="default_200mhz_memclk2_n"  iostandard="DIFF_HSTL_I"     loc="BB34"/>

    <pin index="14"   name ="pcie_mgt_clkn"                                          loc="AT10"/>
    <pin index="15"   name ="pcie_mgt_clkp"                                          loc="AT11"/>

    <pin index="16"   name ="pcie_rx0_n"                                             loc="AF1" />
    <pin index="17"   name ="pcie_rx1_n"                                             loc="AG3" />
    <pin index="18"   name ="pcie_rx2_n"                                             loc="AH1" />
    <pin index="19"   name ="pcie_rx3_n"                                             loc="AJ3" />
    <pin index="20"   name ="pcie_rx4_n"                                             loc="AK1" />
    <pin index="21"   name ="pcie_rx5_n"                                             loc="AL3" />
    <pin index="22"   name ="pcie_rx6_n"                                             loc="AM1" />
    <pin index="23"   name ="pcie_rx7_n"                                             loc="AN3" />
    <pin index="24"   name ="pcie_rx8_n"                                             loc="AP1" />
    <pin index="25"   name ="pcie_rx9_n"                                             loc="AR3" />
    <pin index="26"   name ="pcie_rx10_n"                                            loc="AT1" />
    <pin index="27"   name ="pcie_rx11_n"                                            loc="AU3" />
    <pin index="28"   name ="pcie_rx12_n"                                            loc="AV1" />
    <pin index="29"   name ="pcie_rx13_n"                                            loc="AW3" />
    <pin index="30"   name ="pcie_rx14_n"                                            loc="BA1" />
    <pin index="31"   name ="pcie_rx15_n"                                            loc="BC1" />
    <pin index="32"   name ="pcie_rx0_p"                                             loc="AF2" />
    <pin index="33"   name ="pcie_rx1_p"                                             loc="AG4" />
    <pin index="34"   name ="pcie_rx2_p"                                             loc="AH2" />
    <pin index="35"   name ="pcie_rx3_p"                                             loc="AJ4" />
    <pin index="36"   name ="pcie_rx4_p"                                             loc="AK2" />
    <pin index="37"   name ="pcie_rx5_p"                                             loc="AL4" />
    <pin index="38"   name ="pcie_rx6_p"                                             loc="AM2" />
    <pin index="39"   name ="pcie_rx7_p"                                             loc="AN4" />
    <pin index="40"   name ="pcie_rx8_p"                                             loc="AP2" />
    <pin index="41"   name ="pcie_rx9_p"                                             loc="AR4" />
    <pin index="42"   name ="pcie_rx10_p"                                            loc="AT2" />
    <pin index="43"   name ="pcie_rx11_p"                                            loc="AU4" />
    <pin index="44"   name ="pcie_rx12_p"                                            loc="AV2" />
    <pin index="45"   name ="pcie_rx13_p"                                            loc="AW4" />
    <pin index="46"   name ="pcie_rx14_p"                                            loc="BA2" />
    <pin index="47"   name ="pcie_rx15_p"                                            loc="BC2" />

    <pin index="48"   name ="pcie_tx0_n"                                             loc="AF6" />
    <pin index="49"   name ="pcie_tx1_n"                                             loc="AG8" />
    <pin index="50"   name ="pcie_tx2_n"                                             loc="AH6" />
    <pin index="51"   name ="pcie_tx3_n"                                             loc="AJ8" />
    <pin index="52"   name ="pcie_tx4_n"                                             loc="AK6" />
    <pin index="53"   name ="pcie_tx5_n"                                             loc="AL8" />
    <pin index="54"   name ="pcie_tx6_n"                                             loc="AM6" />
    <pin index="55"   name ="pcie_tx7_n"                                             loc="AN8" />
    <pin index="56"   name ="pcie_tx8_n"                                             loc="AP6" />
    <pin index="57"   name ="pcie_tx9_n"                                             loc="AR8" />
    <pin index="58"   name ="pcie_tx10_n"                                            loc="AT6" />
    <pin index="59"   name ="pcie_tx11_n"                                            loc="AU8" />
    <pin index="60"   name ="pcie_tx12_n"                                            loc="AV6" />
    <pin index="61"   name ="pcie_tx13_n"                                            loc="BB4" />
    <pin index="62"   name ="pcie_tx14_n"                                            loc="BD4" />
    <pin index="63"   name ="pcie_tx15_n"                                            loc="BF4" />
    <pin index="64"   name ="pcie_tx0_p"                                             loc="AF7" />
    <pin index="65"   name ="pcie_tx1_p"                                             loc="AG9" />
    <pin index="66"   name ="pcie_tx2_p"                                             loc="AH7" />
    <pin index="67"   name ="pcie_tx3_p"                                             loc="AJ9" />
    <pin index="68"   name ="pcie_tx4_p"                                             loc="AK7" />
    <pin index="69"   name ="pcie_tx5_p"                                             loc="AL9" />
    <pin index="70"   name ="pcie_tx6_p"                                             loc="AM7" />
    <pin index="71"   name ="pcie_tx7_p"                                             loc="AN9" />
    <pin index="72"   name ="pcie_tx8_p"                                             loc="AP7" />
    <pin index="73"   name ="pcie_tx9_p"                                             loc="AR9" />
    <pin index="74"   name ="pcie_tx10_p"                                            loc="AT7" />
    <pin index="75"   name ="pcie_tx11_p"                                            loc="AU9" />
    <pin index="76"   name ="pcie_tx12_p"                                            loc="AV7" />
    <pin index="77"   name ="pcie_tx13_p"                                            loc="BB5" />
    <pin index="78"   name ="pcie_tx14_p"                                            loc="BD5" />
    <pin index="79"   name ="pcie_tx15_p"                                            loc="BF5" />

    <pin index="80"   name ="pcie_perstn_rst"           iostandard="LVCMOS15"        loc="AR26" pullup="TRUE"/>

    <pin index="81"   name ="IIC_SCL_qsfp_si570_clock"  iostandard="LVCMOS18"        loc="B16" drive="8" slew="SLOW"/>
    <pin index="82"   name ="IIC_SDA_qsfp_si570_clock"  iostandard="LVCMOS18"        loc="D15" drive="8" slew="SLOW"/>

    <pin index="86"   name ="qsfp1_TX_N0"                                           loc="N41" />
    <pin index="87"   name ="qsfp1_TX_P0"                                           loc="N40" />
    <pin index="88"   name ="qsfp1_RX_N0"                                           loc="N46" />
    <pin index="89"   name ="qsfp1_RX_P0"                                           loc="N45" />
    <pin index="90"   name ="qsfp1_TX_N1"                                           loc="M39" />
    <pin index="91"   name ="qsfp1_TX_P1"                                           loc="M38" />
    <pin index="92"   name ="qsfp1_RX_N1"                                           loc="M44" />
    <pin index="93"   name ="qsfp1_RX_P1"                                           loc="M43" />
    <pin index="94"   name ="qsfp1_TX_N2"                                           loc="L41" />
    <pin index="95"   name ="qsfp1_TX_P2"                                           loc="L40" />
    <pin index="96"   name ="qsfp1_RX_N2"                                           loc="L46" />
    <pin index="97"   name ="qsfp1_RX_P2"                                           loc="L45" />
    <pin index="98"   name ="qsfp1_TX_N3"                                           loc="J41" />
    <pin index="99"   name ="qsfp1_TX_P3"                                           loc="J40" />
    <pin index="100"  name ="qsfp1_RX_N3"                                           loc="K44" />
    <pin index="101"  name ="qsfp1_RX_P3"                                           loc="K43" />
    <pin index="102"  name ="qsfp1_si570_clock_p"                               loc="R36" />
    <pin index="103"  name ="qsfp1_si570_clock_n"                               loc="R37" />
<!-- qsfp1_si5328_clock1 in not mounted  -->   
    <!-- <pin index="104"  name ="qsfp1_si5328_clock1_p"                               loc="U8" /> -->
    <!-- <pin index="105"  name ="qsfp1_si5328_clock1_n"                               loc="U9" />  -->

    <pin index="106"  name ="qsfp2_TX_N0"                                           loc="U41" />
    <pin index="107"  name ="qsfp2_TX_P0"                                           loc="U40" />
    <pin index="108"  name ="qsfp2_RX_N0"                                           loc="U46" />
    <pin index="109"  name ="qsfp2_RX_P0"                                           loc="U45" />
    <pin index="110"  name ="qsfp2_TX_N1"                                           loc="T39" />
    <pin index="111"  name ="qsfp2_TX_P1"                                           loc="T38" />
    <pin index="112"  name ="qsfp2_RX_N1"                                           loc="T44" />
    <pin index="113"  name ="qsfp2_RX_P1"                                           loc="T43" />
    <pin index="114"  name ="qsfp2_TX_N2"                                           loc="R41" />
    <pin index="115"  name ="qsfp2_TX_P2"                                           loc="R40" />
    <pin index="116"  name ="qsfp2_RX_N2"                                           loc="R46" />
    <pin index="117"  name ="qsfp2_RX_P2"                                           loc="R45" />
    <pin index="118"  name ="qsfp2_TX_N3"                                           loc="P39" />
    <pin index="119"  name ="qsfp2_TX_P3"                                           loc="P38" />
    <pin index="120"  name ="qsfp2_RX_N3"                                           loc="P44" />
    <pin index="121"  name ="qsfp2_RX_P3"                                           loc="P43" />
<!-- qsfp2_mgt_si570_clock2 in not mounted  -->   
    <!-- <pin index="122"  name ="qsfp2_mgt_si570_clock2_p"                               loc="W36" /> -->
    <!-- <pin index="123"  name ="qsfp2_mgt_si570_clock2_n"                               loc="W37" />  -->
<!-- qsfp2_si5328_clock2 in not mounted  -->   
    <!-- <pin index="124"  name ="qsfp2_si5328_clock2_p"                               loc="N8" /> -->
    <!-- <pin index="125"  name ="qsfp2_si5328_clock2_n"                               loc="N9" />  -->

    <pin index="126"  name ="c0_qdriip_sa_0"            iostandard="HSTL_I_DCI"      loc="BF19" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="127"  name ="c0_qdriip_sa_1"            iostandard="HSTL_I_DCI"      loc="AV21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="128"  name ="c0_qdriip_sa_2"            iostandard="HSTL_I_DCI"      loc="BD18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="129"  name ="c0_qdriip_sa_3"            iostandard="HSTL_I_DCI"      loc="BC18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="130"  name ="c0_qdriip_sa_4"            iostandard="HSTL_I_DCI"      loc="AW21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="131"  name ="c0_qdriip_sa_5"            iostandard="HSTL_I_DCI"      loc="BC19" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="132"  name ="c0_qdriip_sa_6"            iostandard="HSTL_I_DCI"      loc="AW20" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="133"  name ="c0_qdriip_sa_7"            iostandard="HSTL_I_DCI"      loc="AV19" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="134"  name ="c0_qdriip_sa_8"            iostandard="HSTL_I_DCI"      loc="BD19" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="135"  name ="c0_qdriip_sa_9"            iostandard="HSTL_I_DCI"      loc="BC17" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="136"  name ="c0_qdriip_sa_10"           iostandard="HSTL_I_DCI"      loc="AY18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="137"  name ="c0_qdriip_sa_11"           iostandard="HSTL_I_DCI"      loc="AY17" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="138"  name ="c0_qdriip_sa_12"           iostandard="HSTL_I_DCI"      loc="AY20" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="139"  name ="c0_qdriip_sa_13"           iostandard="HSTL_I_DCI"      loc="BB17" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="140"  name ="c0_qdriip_sa_14"           iostandard="HSTL_I_DCI"      loc="AW18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="141"  name ="c0_qdriip_sa_15"           iostandard="HSTL_I_DCI"      loc="AW19" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="142"  name ="c0_qdriip_sa_16"           iostandard="HSTL_I_DCI"      loc="BF18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="143"  name ="c0_qdriip_sa_17"           iostandard="HSTL_I_DCI"      loc="BE18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="144"  name ="c0_qdriip_sa_18"           iostandard="HSTL_I_DCI"      loc="BA18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="145"  name ="c0_qdriip_sa_19"           iostandard="HSTL_I_DCI"      loc="BE17" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="146"  name ="c0_qdriip_sa_20"           iostandard="HSTL_I_DCI"      loc="AV18" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="147"  name ="c0_qdriip_bw_n_0"          iostandard="HSTL_I_DCI"      loc="AU19"/>
    <pin index="148"  name ="c0_qdriip_bw_n_1"          iostandard="HSTL_I_DCI"      loc="AN17"/>
    <pin index="149"  name ="c0_qdriip_cq_p_0"          iostandard="HSTL_I_DCI"      loc="BA12"/>
    <pin index="150"  name ="c0_qdriip_cq_n_0"          iostandard="HSTL_I_DCI"      loc="BB15"/>
    <pin index="151"  name ="c0_qdriip_d_0"             iostandard="HSTL_I_DCI"      loc="AR20"/>
    <pin index="152"  name ="c0_qdriip_d_1"             iostandard="HSTL_I_DCI"      loc="AP18"/>
    <pin index="153"  name ="c0_qdriip_d_2"             iostandard="HSTL_I_DCI"      loc="AP20"/>
    <pin index="154"  name ="c0_qdriip_d_3"             iostandard="HSTL_I_DCI"      loc="AU17"/>
    <pin index="155"  name ="c0_qdriip_d_4"             iostandard="HSTL_I_DCI"      loc="AR18"/>
    <pin index="156"  name ="c0_qdriip_d_5"             iostandard="HSTL_I_DCI"      loc="AT18"/>
    <pin index="157"  name ="c0_qdriip_d_6"             iostandard="HSTL_I_DCI"      loc="AT20"/>
    <pin index="158"  name ="c0_qdriip_d_7"             iostandard="HSTL_I_DCI"      loc="AT19"/>
    <pin index="159"  name ="c0_qdriip_d_8"             iostandard="HSTL_I_DCI"      loc="AU20"/>
    <pin index="160"  name ="c0_qdriip_d_9"             iostandard="HSTL_I_DCI"      loc="AL17"/>
    <pin index="161"  name ="c0_qdriip_d_10"            iostandard="HSTL_I_DCI"      loc="AM17"/>
    <pin index="162"  name ="c0_qdriip_d_11"            iostandard="HSTL_I_DCI"      loc="AM16"/>
    <pin index="163"  name ="c0_qdriip_d_12"            iostandard="HSTL_I_DCI"      loc="AN16"/>
    <pin index="164"  name ="c0_qdriip_d_13"            iostandard="HSTL_I_DCI"      loc="AL19"/>
    <pin index="165"  name ="c0_qdriip_d_14"            iostandard="HSTL_I_DCI"      loc="AP19"/>
    <pin index="166"  name ="c0_qdriip_d_15"            iostandard="HSTL_I_DCI"      loc="AN19"/>
    <pin index="167"  name ="c0_qdriip_d_16"            iostandard="HSTL_I_DCI"      loc="AM19"/>
    <pin index="168"  name ="c0_qdriip_d_17"            iostandard="HSTL_I_DCI"      loc="AN18"/>
    <pin index="169"  name ="c0_qdriip_doff_n"          iostandard="HSTL_I_DCI"      loc="AV17"/>
    <pin index="170"  name ="c0_qdriip_k_n_0"           iostandard="DIFF_HSTL_I_DCI" loc="AT17"/>
    <pin index="171"  name ="c0_qdriip_k_p_0"           iostandard="DIFF_HSTL_I_DCI" loc="AR17"/>
    <pin index="172"  name ="c0_qdriip_q_0"             iostandard="HSTL_I_DCI"      loc="BE15"/>
    <pin index="173"  name ="c0_qdriip_q_1"             iostandard="HSTL_I_DCI"      loc="BF15"/>
    <pin index="174"  name ="c0_qdriip_q_2"             iostandard="HSTL_I_DCI"      loc="BF14"/>
    <pin index="175"  name ="c0_qdriip_q_3"             iostandard="HSTL_I_DCI"      loc="BD15"/>
    <pin index="176"  name ="c0_qdriip_q_4"             iostandard="HSTL_I_DCI"      loc="BF13"/>
    <pin index="177"  name ="c0_qdriip_q_5"             iostandard="HSTL_I_DCI"      loc="BE13"/>
    <pin index="178"  name ="c0_qdriip_q_6"             iostandard="HSTL_I_DCI"      loc="BD13"/>
    <pin index="179"  name ="c0_qdriip_q_7"             iostandard="HSTL_I_DCI"      loc="BE16"/>
    <pin index="180"  name ="c0_qdriip_q_8"             iostandard="HSTL_I_DCI"      loc="BD16"/>
    <pin index="181"  name ="c0_qdriip_q_9"             iostandard="HSTL_I_DCI"      loc="BB14"/>
    <pin index="182"  name ="c0_qdriip_q_10"            iostandard="HSTL_I_DCI"      loc="BA15"/>
    <pin index="183"  name ="c0_qdriip_q_11"            iostandard="HSTL_I_DCI"      loc="BA14"/>
    <pin index="184"  name ="c0_qdriip_q_12"            iostandard="HSTL_I_DCI"      loc="AY16"/>
    <pin index="185"  name ="c0_qdriip_q_13"            iostandard="HSTL_I_DCI"      loc="AY15"/>
    <pin index="186"  name ="c0_qdriip_q_14"            iostandard="HSTL_I_DCI"      loc="AY11"/>
    <pin index="187"  name ="c0_qdriip_q_15"            iostandard="HSTL_I_DCI"      loc="BB12"/>
    <pin index="188"  name ="c0_qdriip_q_16"            iostandard="HSTL_I_DCI"      loc="AY12"/>
    <pin index="189"  name ="c0_qdriip_q_17"            iostandard="HSTL_I_DCI"      loc="AY13"/>
    <pin index="190"  name ="c0_qdriip_r_n"             iostandard="HSTL_I_DCI"      loc="BA17"/>
    <pin index="191"  name ="c0_qdriip_w_n"             iostandard="HSTL_I_DCI"      loc="BF17"/>

    <pin index="192"  name ="c1_qdriip_sa_0"            iostandard="HSTL_I_DCI"      loc="AY23" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="193"  name ="c1_qdriip_sa_1"            iostandard="HSTL_I_DCI"      loc="BA24" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="194"  name ="c1_qdriip_sa_2"            iostandard="HSTL_I_DCI"      loc="BA20" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="195"  name ="c1_qdriip_sa_3"            iostandard="HSTL_I_DCI"      loc="BA22" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="196"  name ="c1_qdriip_sa_4"            iostandard="HSTL_I_DCI"      loc="BB24" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="197"  name ="c1_qdriip_sa_5"            iostandard="HSTL_I_DCI"      loc="BB21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="198"  name ="c1_qdriip_sa_6"            iostandard="HSTL_I_DCI"      loc="BC24" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="199"  name ="c1_qdriip_sa_7"            iostandard="HSTL_I_DCI"      loc="BD20" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="200"  name ="c1_qdriip_sa_8"            iostandard="HSTL_I_DCI"      loc="BC21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="201"  name ="c1_qdriip_sa_9"            iostandard="HSTL_I_DCI"      loc="AY22" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="202"  name ="c1_qdriip_sa_10"           iostandard="HSTL_I_DCI"      loc="BF22" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="203"  name ="c1_qdriip_sa_11"           iostandard="HSTL_I_DCI"      loc="BD23" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="204"  name ="c1_qdriip_sa_12"           iostandard="HSTL_I_DCI"      loc="BF24" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="205"  name ="c1_qdriip_sa_13"           iostandard="HSTL_I_DCI"      loc="BE23" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="206"  name ="c1_qdriip_sa_14"           iostandard="HSTL_I_DCI"      loc="BE21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="207"  name ="c1_qdriip_sa_15"           iostandard="HSTL_I_DCI"      loc="BD21" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="208"  name ="c1_qdriip_sa_16"           iostandard="HSTL_I_DCI"      loc="BD24" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="209"  name ="c1_qdriip_sa_17"           iostandard="HSTL_I_DCI"      loc="BA23" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="210"  name ="c1_qdriip_sa_18"           iostandard="HSTL_I_DCI"      loc="BB22" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="211"  name ="c1_qdriip_sa_19"           iostandard="HSTL_I_DCI"      loc="BE22" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="212"  name ="c1_qdriip_sa_20"           iostandard="HSTL_I_DCI"      loc="BE20" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="213"  name ="c1_qdriip_bw_n_0"          iostandard="HSTL_I_DCI"      loc="AW23"/>
    <pin index="214"  name ="c1_qdriip_bw_n_1"          iostandard="HSTL_I_DCI"      loc="AN21"/>
    <pin index="215"  name ="c1_qdriip_cq_p_0"          iostandard="HSTL_I_DCI"      loc="BA25"/>
    <pin index="216"  name ="c1_qdriip_cq_n_0"          iostandard="HSTL_I_DCI"      loc="AW25"/>
    <pin index="217"  name ="c1_qdriip_d_0"             iostandard="HSTL_I_DCI"      loc="AU24"/>
    <pin index="218"  name ="c1_qdriip_d_1"             iostandard="HSTL_I_DCI"      loc="AT24"/>
    <pin index="219"  name ="c1_qdriip_d_2"             iostandard="HSTL_I_DCI"      loc="AU22"/>
    <pin index="220"  name ="c1_qdriip_d_3"             iostandard="HSTL_I_DCI"      loc="AV22"/>
    <pin index="221"  name ="c1_qdriip_d_4"             iostandard="HSTL_I_DCI"      loc="AT23"/>
    <pin index="222"  name ="c1_qdriip_d_5"             iostandard="HSTL_I_DCI"      loc="AR23"/>
    <pin index="223"  name ="c1_qdriip_d_6"             iostandard="HSTL_I_DCI"      loc="AV23"/>
    <pin index="224"  name ="c1_qdriip_d_7"             iostandard="HSTL_I_DCI"      loc="AV24"/>
    <pin index="225"  name ="c1_qdriip_d_8"             iostandard="HSTL_I_DCI"      loc="AW24"/>
    <pin index="226"  name ="c1_qdriip_d_9"             iostandard="HSTL_I_DCI"      loc="AP23"/>
    <pin index="227"  name ="c1_qdriip_d_10"            iostandard="HSTL_I_DCI"      loc="AL24"/>
    <pin index="228"  name ="c1_qdriip_d_11"            iostandard="HSTL_I_DCI"      loc="AL22"/>
    <pin index="229"  name ="c1_qdriip_d_12"            iostandard="HSTL_I_DCI"      loc="AM24"/>
    <pin index="230"  name ="c1_qdriip_d_13"            iostandard="HSTL_I_DCI"      loc="AM22"/>
    <pin index="231"  name ="c1_qdriip_d_14"            iostandard="HSTL_I_DCI"      loc="AN24"/>
    <pin index="232"  name ="c1_qdriip_d_15"            iostandard="HSTL_I_DCI"      loc="AN23"/>
    <pin index="233"  name ="c1_qdriip_d_16"            iostandard="HSTL_I_DCI"      loc="AN22"/>
    <pin index="234"  name ="c1_qdriip_d_17"            iostandard="HSTL_I_DCI"      loc="AP24"/>
    <pin index="235"  name ="c1_qdriip_doff_n"          iostandard="HSTL_I_DCI"      loc="BC23"/>
    <pin index="236"  name ="c1_qdriip_k_n_0"           iostandard="DIFF_HSTL_I_DCI" loc="AT22"/>
    <pin index="237"  name ="c1_qdriip_k_p_0"           iostandard="DIFF_HSTL_I_DCI" loc="AR22"/>
    <pin index="238"  name ="c1_qdriip_q_0"             iostandard="HSTL_I_DCI"      loc="BE28"/>
    <pin index="239"  name ="c1_qdriip_q_1"             iostandard="HSTL_I_DCI"      loc="BF29"/>
    <pin index="240"  name ="c1_qdriip_q_2"             iostandard="HSTL_I_DCI"      loc="BE25"/>
    <pin index="241"  name ="c1_qdriip_q_3"             iostandard="HSTL_I_DCI"      loc="BF25"/>
    <pin index="242"  name ="c1_qdriip_q_4"             iostandard="HSTL_I_DCI"      loc="BF28"/>
    <pin index="243"  name ="c1_qdriip_q_5"             iostandard="HSTL_I_DCI"      loc="BD26"/>
    <pin index="244"  name ="c1_qdriip_q_6"             iostandard="HSTL_I_DCI"      loc="BD28"/>
    <pin index="245"  name ="c1_qdriip_q_7"             iostandard="HSTL_I_DCI"      loc="BE26"/>
    <pin index="246"  name ="c1_qdriip_q_8"             iostandard="HSTL_I_DCI"      loc="BE27"/>
    <pin index="247"  name ="c1_qdriip_q_9"             iostandard="HSTL_I_DCI"      loc="BA28"/>
    <pin index="248"  name ="c1_qdriip_q_10"            iostandard="HSTL_I_DCI"      loc="AY25"/>
    <pin index="249"  name ="c1_qdriip_q_11"            iostandard="HSTL_I_DCI"      loc="AY26"/>
    <pin index="250"  name ="c1_qdriip_q_12"            iostandard="HSTL_I_DCI"      loc="AW28"/>
    <pin index="251"  name ="c1_qdriip_q_13"            iostandard="HSTL_I_DCI"      loc="BB27"/>
    <pin index="252"  name ="c1_qdriip_q_14"            iostandard="HSTL_I_DCI"      loc="BB25"/>
    <pin index="253"  name ="c1_qdriip_q_15"            iostandard="HSTL_I_DCI"      loc="BA27"/>
    <pin index="254"  name ="c1_qdriip_q_16"            iostandard="HSTL_I_DCI"      loc="AY27"/>
    <pin index="255"  name ="c1_qdriip_q_17"            iostandard="HSTL_I_DCI"      loc="BB26"/>
    <pin index="256"  name ="c1_qdriip_r_n"             iostandard="HSTL_I_DCI"      loc="BB20"/>
    <pin index="257"  name ="c1_qdriip_w_n"             iostandard="HSTL_I_DCI"      loc="BF23"/>  

    <pin index="258"  name ="c2_qdriip_sa_0"            iostandard="HSTL_I_DCI"      loc="BB29" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="259"  name ="c2_qdriip_sa_1"            iostandard="HSTL_I_DCI"      loc="BD29" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="260"  name ="c2_qdriip_sa_2"            iostandard="HSTL_I_DCI"      loc="BE30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="261"  name ="c2_qdriip_sa_3"            iostandard="HSTL_I_DCI"      loc="BF32" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="262"  name ="c2_qdriip_sa_4"            iostandard="HSTL_I_DCI"      loc="BC29" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="263"  name ="c2_qdriip_sa_5"            iostandard="HSTL_I_DCI"      loc="BE32" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="264"  name ="c2_qdriip_sa_6"            iostandard="HSTL_I_DCI"      loc="BF30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="265"  name ="c2_qdriip_sa_7"            iostandard="HSTL_I_DCI"      loc="BB30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="266"  name ="c2_qdriip_sa_8"            iostandard="HSTL_I_DCI"      loc="AY30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="267"  name ="c2_qdriip_sa_9"            iostandard="HSTL_I_DCI"      loc="BA30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="268"  name ="c2_qdriip_sa_10"           iostandard="HSTL_I_DCI"      loc="BE33" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="269"  name ="c2_qdriip_sa_11"           iostandard="HSTL_I_DCI"      loc="BB31" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="270"  name ="c2_qdriip_sa_12"           iostandard="HSTL_I_DCI"      loc="AY31" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="271"  name ="c2_qdriip_sa_13"           iostandard="HSTL_I_DCI"      loc="BD33" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="272"  name ="c2_qdriip_sa_14"           iostandard="HSTL_I_DCI"      loc="BD31" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="273"  name ="c2_qdriip_sa_15"           iostandard="HSTL_I_DCI"      loc="BD30" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="274"  name ="c2_qdriip_sa_16"           iostandard="HSTL_I_DCI"      loc="AY32" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="275"  name ="c2_qdriip_sa_17"           iostandard="HSTL_I_DCI"      loc="BA32" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="276"  name ="c2_qdriip_sa_18"           iostandard="HSTL_I_DCI"      loc="BB32" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="277"  name ="c2_qdriip_sa_19"           iostandard="HSTL_I_DCI"      loc="BC31" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="278"  name ="c2_qdriip_sa_20"           iostandard="HSTL_I_DCI"      loc="BE31" OUTPUT_IMPEDANCE="RDRV_60_60"/>
    <pin index="279"  name ="c2_qdriip_bw_n_0"          iostandard="HSTL_I_DCI"      loc="AW30"/>
    <pin index="280"  name ="c2_qdriip_bw_n_1"          iostandard="HSTL_I_DCI"      loc="AR31"/>
    <pin index="281"  name ="c2_qdriip_cq_p_0"          iostandard="HSTL_I_DCI"      loc="BC34"/>
    <pin index="282"  name ="c2_qdriip_cq_n_0"          iostandard="HSTL_I_DCI"      loc="BB37"/>
    <pin index="283"  name ="c2_qdriip_d_0"             iostandard="HSTL_I_DCI"      loc="AU32"/>
    <pin index="284"  name ="c2_qdriip_d_1"             iostandard="HSTL_I_DCI"      loc="AV31"/>
    <pin index="285"  name ="c2_qdriip_d_2"             iostandard="HSTL_I_DCI"      loc="AW31"/>
    <pin index="286"  name ="c2_qdriip_d_3"             iostandard="HSTL_I_DCI"      loc="AV32"/>
    <pin index="287"  name ="c2_qdriip_d_4"             iostandard="HSTL_I_DCI"      loc="AU31"/>
    <pin index="288"  name ="c2_qdriip_d_5"             iostandard="HSTL_I_DCI"      loc="AU30"/>
    <pin index="289"  name ="c2_qdriip_d_6"             iostandard="HSTL_I_DCI"      loc="AW29"/>
    <pin index="290"  name ="c2_qdriip_d_7"             iostandard="HSTL_I_DCI"      loc="AT29"/>
    <pin index="291"  name ="c2_qdriip_d_8"             iostandard="HSTL_I_DCI"      loc="AT30"/>
    <pin index="292"  name ="c2_qdriip_d_9"             iostandard="HSTL_I_DCI"      loc="AM31"/>
    <pin index="293"  name ="c2_qdriip_d_10"            iostandard="HSTL_I_DCI"      loc="AN31"/>
    <pin index="294"  name ="c2_qdriip_d_11"            iostandard="HSTL_I_DCI"      loc="AM30"/>
    <pin index="295"  name ="c2_qdriip_d_12"            iostandard="HSTL_I_DCI"      loc="AM29"/>
    <pin index="296"  name ="c2_qdriip_d_13"            iostandard="HSTL_I_DCI"      loc="AP31"/>
    <pin index="297"  name ="c2_qdriip_d_14"            iostandard="HSTL_I_DCI"      loc="AP29"/>
    <pin index="298"  name ="c2_qdriip_d_15"            iostandard="HSTL_I_DCI"      loc="AN29"/>
    <pin index="299"  name ="c2_qdriip_d_16"            iostandard="HSTL_I_DCI"      loc="AR30"/>
    <pin index="300"  name ="c2_qdriip_d_17"            iostandard="HSTL_I_DCI"      loc="AP30"/>
    <pin index="301"  name ="c2_qdriip_doff_n"          iostandard="HSTL_I_DCI"      loc="BC33"/>
    <pin index="302"  name ="c2_qdriip_k_n_0"           iostandard="DIFF_HSTL_I_DCI" loc="AV29"/>
    <pin index="303"  name ="c2_qdriip_k_p_0"           iostandard="DIFF_HSTL_I_DCI" loc="AU29"/>
    <pin index="304"  name ="c2_qdriip_q_0"             iostandard="HSTL_I_DCI"      loc="BF40"/>
    <pin index="305"  name ="c2_qdriip_q_1"             iostandard="HSTL_I_DCI"      loc="BC39"/>
    <pin index="306"  name ="c2_qdriip_q_2"             iostandard="HSTL_I_DCI"      loc="BE40"/>
    <pin index="307"  name ="c2_qdriip_q_3"             iostandard="HSTL_I_DCI"      loc="BF39"/>
    <pin index="308"  name ="c2_qdriip_q_4"             iostandard="HSTL_I_DCI"      loc="BD40"/>
    <pin index="309"  name ="c2_qdriip_q_5"             iostandard="HSTL_I_DCI"      loc="BE38"/>
    <pin index="310"  name ="c2_qdriip_q_6"             iostandard="HSTL_I_DCI"      loc="BF38"/>
    <pin index="311"  name ="c2_qdriip_q_7"             iostandard="HSTL_I_DCI"      loc="BE37"/>
    <pin index="312"  name ="c2_qdriip_q_8"             iostandard="HSTL_I_DCI"      loc="BF37"/>
    <pin index="313"  name ="c2_qdriip_q_9"             iostandard="HSTL_I_DCI"      loc="BD34"/>
    <pin index="314"  name ="c2_qdriip_q_10"            iostandard="HSTL_I_DCI"      loc="BE35"/>
    <pin index="315"  name ="c2_qdriip_q_11"            iostandard="HSTL_I_DCI"      loc="BB36"/>
    <pin index="316"  name ="c2_qdriip_q_12"            iostandard="HSTL_I_DCI"      loc="BA35"/>
    <pin index="317"  name ="c2_qdriip_q_13"            iostandard="HSTL_I_DCI"      loc="BC37"/>
    <pin index="318"  name ="c2_qdriip_q_14"            iostandard="HSTL_I_DCI"      loc="BD36"/>
    <pin index="319"  name ="c2_qdriip_q_15"            iostandard="HSTL_I_DCI"      loc="BC36"/>
    <pin index="320"  name ="c2_qdriip_q_16"            iostandard="HSTL_I_DCI"      loc="BD35"/>
    <pin index="321"  name ="c2_qdriip_q_17"            iostandard="HSTL_I_DCI"      loc="BE36"/>
    <pin index="322"  name ="c2_qdriip_r_n"             iostandard="HSTL_I_DCI"      loc="BC32"/>
    <pin index="323"  name ="c2_qdriip_w_n"             iostandard="HSTL_I_DCI"      loc="BF33"/>

    <pin index="324"   name ="IIC_SCL_MAIN"              iostandard="LVCMOS18"        loc="B16" drive="8" slew="SLOW"/>
    <pin index="325"   name ="IIC_SDA_MAIN"              iostandard="LVCMOS18"        loc="D15" drive="8" slew="SLOW"/>
</pins>
</part_info>
