INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:06:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.076ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 2.389ns (37.210%)  route 4.031ns (62.790%))
  Logic Levels:           25  (CARRY4=13 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2876, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X30Y66         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.424     1.148    mulf0/operator/sticky_c2
    SLICE_X30Y67         LUT6 (Prop_lut6_I4_O)        0.043     1.191 r  mulf0/operator/level5_c1[6]_i_12/O
                         net (fo=1, routed)           0.158     1.349    mulf0/operator/level5_c1[6]_i_12_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.043     1.392 r  mulf0/operator/level5_c1[6]_i_8/O
                         net (fo=1, routed)           0.167     1.559    mulf0/operator/level5_c1[6]_i_8_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I1_O)        0.043     1.602 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.000     1.602    mulf0/operator/RoundingAdder/S[0]
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.853 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.853    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_5_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.902 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.902    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.951 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.951    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.000 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.000    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.049 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.049    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.098 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.098    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.243 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.440     2.684    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X27Y73         LUT4 (Prop_lut4_I1_O)        0.120     2.804 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.088     2.892    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X27Y73         LUT5 (Prop_lut5_I4_O)        0.043     2.935 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=34, routed)          0.339     3.273    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X24Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.316 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_6/O
                         net (fo=5, routed)           0.216     3.532    mulf0/operator/RoundingAdder/level4_c1[8]_i_6_n_0
    SLICE_X25Y73         LUT4 (Prop_lut4_I1_O)        0.043     3.575 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.372     3.947    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.043     3.990 r  mulf0/operator/RoundingAdder/level5_c1[5]_i_3/O
                         net (fo=4, routed)           0.301     4.291    control_merge1/fork_valid/generateBlocks[1].regblock/excExpFracY_c0[3]
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.043     4.334 r  control_merge1/fork_valid/generateBlocks[1].regblock/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.257     4.590    addf0/operator/DI[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.832 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.832    addf0/operator/ltOp_carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.881 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.881    addf0/operator/ltOp_carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.930 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.930    addf0/operator/ltOp_carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.979 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     4.986    addf0/operator/ltOp_carry__2_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.113 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.293     5.406    control_merge1/fork_valid/generateBlocks[1].regblock/CO[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.130     5.536 r  control_merge1/fork_valid/generateBlocks[1].regblock/i__carry__0_i_3/O
                         net (fo=1, routed)           0.175     5.712    addf0/operator/p_1_in[4]
    SLICE_X30Y77         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     5.973 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.416     6.389    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.118     6.507 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.099     6.606    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.043     6.649 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.279     6.928    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X34Y76         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2876, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X34Y76         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X34Y76         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 -3.076    




