module and_gate (
    input a, b,
    output y
);
  assign y = a & b;
endmodule

module tb;
  reg a, b;
  wire y;

  and_gate uut(.a(a), .b(b), .y(y));

  initial begin
    $monitor("time=%0d a=%b b=%b y=%b", $time, a, b, y);
    a=0; b=0; #10;
    a=0; b=1; #10;
    a=1; b=0; #10;
    a=1; b=1; #10;
  end
endmodule
