// Seed: 3721206481
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  always_comb #id_4 begin
    #1 begin
      if (id_1) begin
        wait (1);
      end else begin
        disable id_5;
      end
    end
  end
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    output wor id_9,
    input wor id_10
);
  assign id_4 = id_7;
  module_0(
      id_3, id_7, id_1
  );
endmodule
