<module name="EMIF1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EMIF_REVISION" acronym="EMIF_REVISION" offset="0x0" width="32" description="Revision number register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="Module revision" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_STATUS" acronym="EMIF_STATUS" offset="0x4" width="32" description="SDRAM Status Register (STATUS)">
    <bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big endian mode select for 8 and 16-bit devices, set to 1 for big endian or 0 for little endian operation. In current implementation, only 32-bit devices are supported - this bit is don't care." range="" rwaccess="R"/>
    <bitfield id="DUAL_CLK_MODE" width="1" begin="30" end="30" resetval="0" description="Dual Clock mode. Defines whether the EMIFi_L3_ICLK and EMIF_FICLK clock are asynchronous. EMIFi_L3_ICLK and EMIF_FICLK clock are asynchronous, if set to 1." range="" rwaccess="R"/>
    <bitfield id="FAST_INIT" width="1" begin="29" end="29" resetval="0" description="Fast Init. Defines whether the EMIF fast initialization mode has been enabled. Fast initialization is enabled if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="28" end="7" resetval="0x00 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDLVLGATETO" width="1" begin="6" end="6" resetval="0" description="Read DQS Gate Training Timeout. Value of 1 indicates read DQS gate training has timed out because read DQS gate training done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="RDLVLTO" width="1" begin="5" end="5" resetval="0" description="Read Data Eye Training Timeout. Value of 1 indicates read data eye training has timed out because read data eye training done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="WRLVLTO" width="1" begin="4" end="4" resetval="0" description="Write Leveling Timeout. Value of 1 indicates write leveling has timed out because write leveling done was not received from the PHY." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_DLL_READY" width="1" begin="2" end="2" resetval="0" description="DDR PHY Ready. The DDR PHY is ready for normal operation, if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG" acronym="EMIF_SDRAM_CONFIG" offset="0x8" width="32" description="SDRAM Config Register. A write to this register will cause the EMIF to start the SDRAM initialization sequence. CAUTION: This register is loaded with values by control module at device reset.">
    <bitfield id="SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x0" description="SDRAM Type selection. This field is loaded from e-fuse. Set to 2 for DDR2 Set to 3 for DDR3 All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position. See , SDRAM Address Mapping." range="" rwaccess="RW"/>
    <bitfield id="DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR3 termination resistor value. Set to 0 to disable termination. For DDR3, set to 1 for RZQ/4, set to 2 for RZQ/2, set to 3 for RZQ/6, set to 4 for RZQ/12, and set to 5 for RZQ/8. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="DDR2_DDQS" width="1" begin="23" end="23" resetval="0" description="DDR2 differential DDQS enable. NOT SUPPORTED. Set to 1 for compatibility." range="" rwaccess="RW"/>
    <bitfield id="DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT. NOT SUPPORTED. Set to 0 to turn off dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0" description="Disable DLL select. Set to 1 to disable DLL inside SDRAM." range="" rwaccess="RW"/>
    <bitfield id="SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength.For DDR3, set to 0 for RZQ/6 and set to 1 for RZQ/7. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="CWL" width="2" begin="17" end="16" resetval="0x0" description="DDR3 CAS Write latency. Value of 0, 1, 2, and 3 (CAS write latency of 5, 6, 7, and 8) are supported. Use the lowest value supported for best performance. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="NARROW_MODE" width="2" begin="15" end="14" resetval="0x0" description="SDRAM data bus width. Set to 0 for 32-bit data bus width. Set to 1 for 16-bit data bus width. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="CL" width="4" begin="13" end="10" resetval="0x0" description="CAS Latency (referred to as read latency (RL) in some SDRAM specs). The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. Values of 2, 3, 4 and 5 (CAS latency of 2, 3, 4 and 5) are supported for DDR2. Values of 2, 4, 6, 8, 10, 12 and 14 (CAS latency of 5, 6, 7, 8, 9, 10 and 11) are supported for DDR3. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size. Defines the number of row address bits of connected SDRAM devices. Set to 0 for 9 row bits, Set to 1 for 10 row bits, Set to 2 for 11 row bits, Set to 3 for 12 row bits, Set to 4 for 13 row bits, Set to 5 for 14 row bits, Set to 6 for 15 row bits, Set to 7 for 16 row bits. This field is only used when EMIF_SDRAM_CONFIG[28:27] IBANK_POS field is set to 1, 2, or 3 or EBANK_POS field in EMIF_SDRAM_CONFIG_2 register is set to 1." range="" rwaccess="RW"/>
    <bitfield id="IBANK" width="3" begin="6" end="4" resetval="0x0" description="Internal Bank setup. Defines number of banks inside connected SDRAM devices. Set to 0 for 1 bank, Set to 1 for 2 banks, Set to 2 for 4 banks, Set to 3 for 8 banks. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page Size. Defines the internal page size of connected SDRAM devices. Set to 0 for 256-word page (8 column bits), Set to 1 for 512-word page (9 column bits), Set to 2 for 1024-word page (10 column bits), Set to 3 for 2048-word page (11 column bits). All other values are reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG_2" acronym="EMIF_SDRAM_CONFIG_2" offset="0xC" width="32" description="SDRAM Config Register 2 CAUTION: This register is loaded with values by control module at device reset.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EBANK_POS" width="1" begin="27" end="27" resetval="0" description="External bank position. Set to 0 to assign external bank address bits from lower OCP address. Set to 1 to assign external bank address bits from higher OCP address bits. See, SDRAM Address Mapping." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x00 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_SDRAM_REFRESH_CONTROL" acronym="EMIF_SDRAM_REFRESH_CONTROL" offset="0x10" width="32" description="SDRAM Refresh Control Register">
    <bitfield id="INITREF_DIS" width="1" begin="31" end="31" resetval="1" description="Initialization and Refresh disable. When set to 1, EMIF will disable SDRAM initialization and refreshes, but will carry out SDRAM write/read transactions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SRT" width="1" begin="29" end="29" resetval="0" description="DDR3 Self Refresh temperature range. Set to 0 for normal operating temperature range and set to 1 for extended operating temperature range when the ASR field is set to 0. This bit must be set to 0 if the ASR field is set to 1. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="ASR" width="1" begin="28" end="28" resetval="0" description="DDR3 Auto Self Refresh enable. Set to 1 for auto Self Refresh enable. Set to 0 for manual Self Refresh reference indicated by the SRT field. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PASR" width="3" begin="26" end="24" resetval="0x0" description="Partial Array Self Refresh. These bits get loaded into the Extended Mode Register of DDR3 during initialization. For DDR3, set to 0 for full array, set to 1 or 5 for 1/2 array, set to 2 or 6 for 1/4 array, set to 3 or 7 for 1/8 array, and set to 4 for 3/4 array to be refreshed. All other values are reserved. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="0x0000" description="Refresh Rate. Value in this field is used to define the rate at which connected SDRAM devices will be refreshed. SDRAM refresh rate = REFRESH_RATE / EMIF_PHY_FCLK. A 533-MHz DDR clock rate system that requires a 7.8 &#181;s refresh rate would need 7.8 &#215; 533 = 4157 or 0x103D value to be written. To avoid lock-up situations, the programmer must not program REFRESH_RATE &amp;amp;lt; (6 &#215; EMIF_SDRAM_TIMING_3[12:4] T_RFC)." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_REFRESH_CONTROL_SHADOW" acronym="EMIF_SDRAM_REFRESH_CONTROL_SHADOW" offset="0x14" width="32" description="SDRAM Refresh Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFRESH_RATE_SHDW" width="16" begin="15" end="0" resetval="0x0000" description="Shadow field for REFRESH_RATE. This field is loaded intoEMIF_SDRAM_REFRESH_CONTROL[15:0] REFRESH_RATE field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_1" acronym="EMIF_SDRAM_TIMING_1" offset="0x18" width="32" description="SDRAM Timing 1 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="T_RTW" width="3" begin="31" end="29" resetval="0x0" description="Minimum number of DDR clock cycles between Read to Write data phases, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RP" width="4" begin="28" end="25" resetval="0x0" description="Minimum number of DDR clock cycles from Precharge to Activate or Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RCD" width="4" begin="24" end="21" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Read or Write, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_WR" width="4" begin="20" end="17" resetval="0x0" description="Minimum number of DDR clock cycles from last Write transfer to Precharge, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RAS" width="5" begin="16" end="12" resetval="0x00" description="Minimum number of DDR clock cycles from Activate to Precharge, minus one. T_RAS value needs to be bigger than or equal to T_RDC value." range="" rwaccess="RW"/>
    <bitfield id="T_RC" width="6" begin="11" end="6" resetval="0x00" description="Minimum number of DDR clock cycles from Activate to Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RRD" width="3" begin="5" end="3" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one. For an 8-bank, this field must be equal to ((tFAW / (4 &#215; tCK)) - 1)." range="" rwaccess="RW"/>
    <bitfield id="T_WTR" width="3" begin="2" end="0" resetval="0x0" description="Minimum number of DDR clock cycles from last Write to Read, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_1_SHADOW" acronym="EMIF_SDRAM_TIMING_1_SHADOW" offset="0x1C" width="32" description="SDRAM Timing 1 Shadow Register">
    <bitfield id="T_RTW_SHDW" width="3" begin="31" end="29" resetval="0x0" description="Shadow field for T_RTW. This field is loaded intoEMIF_SDRAM_TIMING_1[31:29] T_RTW field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RP_SHDW" width="4" begin="28" end="25" resetval="0x0" description="Shadow field for T_RP. This field is loaded intoEMIF_SDRAM_TIMING_1[28:25] T_RP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RCD_SHDW" width="4" begin="24" end="21" resetval="0x0" description="Shadow field for T_RCD. This field is loaded intoEMIF_SDRAM_TIMING_1[24:21] T_RCD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_WR_SHDW" width="4" begin="20" end="17" resetval="0x0" description="Shadow field for T_WR. This field is loaded intoEMIF_SDRAM_TIMING_1[20:17] T_WR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_SHDW" width="5" begin="16" end="12" resetval="0x00" description="Shadow field for T_RAS. This field is loaded intoEMIF_SDRAM_TIMING_1[16:12] T_RAS field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RC_SHDW" width="6" begin="11" end="6" resetval="0x00" description="Shadow field for T_RC. This field is loaded intoEMIF_SDRAM_TIMING_1[11:6] T_RC field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RRD_SHDW" width="3" begin="5" end="3" resetval="0x0" description="Shadow field for T_RRD. This field is loaded intoEMIF_SDRAM_TIMING_1[5:3] T_RRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_WTR_SHDW" width="3" begin="2" end="0" resetval="0x0" description="Shadow field for T_WTR. This field is loaded intoEMIF_SDRAM_TIMING_1[2:0] T_WTR field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_2" acronym="EMIF_SDRAM_TIMING_2" offset="0x20" width="32" description="SDRAM Timing 2 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="T_XP" width="3" begin="30" end="28" resetval="0x0" description="Minimum number of DDR clock cycles from power-down exit to any command other than a read command, minus one." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="T_XSNR" width="9" begin="24" end="16" resetval="0x000" description="Minimum number of DDR clock cycles from Self-Refresh exit to any command other than a Read command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_XSRD" width="10" begin="15" end="6" resetval="0x000" description="Minimum number of DDR clock cycles from Self-Refresh exit to a Read command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RTP" width="3" begin="5" end="3" resetval="0x0" description="Minimum number of DDR clock cycles for the last read command to a Precharge command, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_CKE" width="3" begin="2" end="0" resetval="0x0" description="Minimum number of DDR clock cycles between CKE pin changes, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_2_SHADOW" acronym="EMIF_SDRAM_TIMING_2_SHADOW" offset="0x24" width="32" description="SDRAM Timing 2 Shadow Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="T_XP_SHDW" width="3" begin="30" end="28" resetval="0x0" description="Shadow field for T_XP. This field is loaded intoEMIF_SDRAM_TIMING_2[30:28] T_XP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="T_XSNR_SHDW" width="9" begin="24" end="16" resetval="0x000" description="Shadow field for T_XSNR. This field is loaded intoEMIF_SDRAM_TIMING_2[24:16] T_XSNR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_XSRD_SHDW" width="10" begin="15" end="6" resetval="0x000" description="Shadow field for T_XSRD. This field is loaded intoEMIF_SDRAM_TIMING_2[15:6] T_XSRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RTP_SHDW" width="3" begin="5" end="3" resetval="0x0" description="Shadow field for T_RTP. This field is loaded intoEMIF_SDRAM_TIMING_2[5:3] T_RTP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_CKE_SHDW" width="3" begin="2" end="0" resetval="0x0" description="Shadow field for T_CKE. This field is loaded intoEMIF_SDRAM_TIMING_2[2:0] T_CKE field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_3" acronym="EMIF_SDRAM_TIMING_3" offset="0x28" width="32" description="SDRAM Timing 3 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="T_PDLL_UL" width="4" begin="31" end="28" resetval="0x0" description="Minimum number of DDR clock cycles for PHY DLL to unlock. A value of N will be equal to N x 128 clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="T_CKESR" width="3" begin="23" end="21" resetval="0x0" description="Minimum number of DDR clock cycles for which SDRAM must remain in Self Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCS" width="6" begin="20" end="15" resetval="0x00" description="Number of DDR clock cycles for a ZQCS command, minus one." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="T_RFC" width="9" begin="12" end="4" resetval="0x000" description="Minimum number of DDR clock cycles from Refresh or Load Mode to Refresh or Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX" width="4" begin="3" end="0" resetval="0x0" description="Maximum number of REFRESH_RATE intervals from Activate to Precharge command. This field must be equal to ((tRASmax / tREFI)-1) rounded down to the next lower integer. Value for T_RAS_MAX can be calculated as follows: If tRASmax = 120 us and tREFI = 15.7 us, then T_RAS_MAX = ((120/15.7)-1) = 6.64. Round down to the next lower integer. Therefore, the programmed value must be 6." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIMING_3_SHADOW" acronym="EMIF_SDRAM_TIMING_3_SHADOW" offset="0x2C" width="32" description="SDRAM Timing 3 Shadow Register">
    <bitfield id="T_PDLL_UL_SHDW" width="4" begin="31" end="28" resetval="0x0" description="Shadow field for T_PDLL_UL. This field is loaded into T_PDLL_UL field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="T_CKESR_SHDW" width="3" begin="23" end="21" resetval="0x0" description="Shadow field for T_CKESR. This field is loaded into T_CKESR field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCS_SHDW" width="6" begin="20" end="15" resetval="0x00" description="Shadow field for ZQ_ZQCS. This field is loaded into ZQ_ZQCS field inEMIF_SDRAM_TIMING_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="T_RFC_SHDW" width="9" begin="12" end="4" resetval="0x000" description="Shadow field for T_RFC. This field is loaded intoEMIF_SDRAM_TIMING_3[12:4] T_RFC when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX_SHDW" width="4" begin="3" end="0" resetval="0x0" description="Shadow field for T_RAS_MAX. This field is loaded intoEMIF_SDRAM_TIMING_3[3:0] T_RAS_MAX field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_NVM_TIMING" acronym="EMIF_LPDDR2_NVM_TIMING" offset="0x30" width="32" description="NOTE: This register is not supported. It is kept only for code compatibility.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_NVM_TIMING_SHADOW" acronym="EMIF_LPDDR2_NVM_TIMING_SHADOW" offset="0x34" width="32" description="NOTE: This register is not supported. It is kept only for code compatibility.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_POWER_MANAGEMENT_CONTROL" acronym="EMIF_POWER_MANAGEMENT_CONTROL" offset="0x38" width="32" description="Power Management Control Register. Updating the *_TIM fields must be followed by at least one access to SDRAM for the new value to take an effect.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PD_TIM" width="4" begin="15" end="12" resetval="0x0" description="Power Management timer for Power-Down. The EMIF will put the external SDRAM in Power-Down mode after the EMIF is idle for these number of DDR clock cycles and if LP_MODE field is set to 4. Set to 0 to immediately enter Power-Down mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LP_MODE" width="3" begin="10" end="8" resetval="0x0" description="Automatic Power Management enable. 0x0: Disable automatic power management 0x1: Reserved 0x2: Self Refresh mode 0x3: Disable automatic power management 0x4: Power-Down mode All other values disable automatic power management." range="" rwaccess="RW"/>
    <bitfield id="SR_TIM" width="4" begin="7" end="4" resetval="0x0" description="Power Management timer for Self Refresh. The EMIF will put the external SDRAM in Self Refresh mode after the EMIF is idle for these number of DDR clock cycles and if LP_MODE field is set to 2. Set to 0 to immediately enter Self Refresh mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_POWER_MANAGEMENT_CONTROL_SHADOW" acronym="EMIF_POWER_MANAGEMENT_CONTROL_SHADOW" offset="0x3C" width="32" description="Power Management Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PD_TIM_SHDW" width="4" begin="15" end="12" resetval="0x0" description="Shadow field for PD_TIM. This field is loaded into PD_TIM field inEMIF_POWER_MANAGEMENT_CONTROL register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_TIM_SHDW" width="4" begin="7" end="4" resetval="0x0" description="Shadow field for SR_TIM. This field is loaded into SR_TIM field inEMIF_POWER_MANAGEMENT_CONTROL register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_OCP_CONFIG" acronym="EMIF_OCP_CONFIG" offset="0x54" width="32" description="OCP Config Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_THRESH_MAX" width="4" begin="27" end="24" resetval="0x7" description="System OCP Threshold Maximum. The number of commands the system interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." range="" rwaccess="RW"/>
    <bitfield id="MPU_THRESH_MAX" width="4" begin="23" end="20" resetval="0x7" description="MPU Threshold Maximum. The number of commands the MPU interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="19" end="0" resetval="0x70000" description="" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_OCP_CONFIG_VALUE_1" acronym="EMIF_OCP_CONFIG_VALUE_1" offset="0x58" width="32" description="OCP Config Value 1 Register">
    <bitfield id="SYS_BUS_WIDTH" width="2" begin="31" end="30" resetval="0x2" description="System OCP data bus width 0 = 32-bit wide, 1 = 64-bit wide, 2 = 128-bit wide, 3 = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x1000" description="" range="" rwaccess="R"/>
    <bitfield id="WR_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0xA" description="Write Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="CMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x0A" description="Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_OCP_CONFIG_VALUE_2" acronym="EMIF_OCP_CONFIG_VALUE_2" offset="0x5C" width="32" description="OCP Config Value 2 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RREG_FIFO_DEPTH" width="8" begin="23" end="16" resetval="0x04" description="Register Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="RSD_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x27" description="SDRAM Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="RCMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x27" description="Read Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_IODFT_TLGC" acronym="EMIF_IODFT_TLGC" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved. This field must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x1" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_PHY" width="1" begin="10" end="10" resetval="0x0" description="Reset the DDR PHY. Writing 1 to this bit resets the DDR PHY. This bit will self clear to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x1" description="Reserved. This field must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved. This field must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x1" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_1" acronym="EMIF_PERFORMANCE_COUNTER_1" offset="0x80" width="32" description="Performance Counter 1 Register">
    <bitfield id="COUNTER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in theEMIF_PERFORMANCE_COUNTER_CONFIG register and EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_2" acronym="EMIF_PERFORMANCE_COUNTER_2" offset="0x84" width="32" description="Performance Counter 2 Register">
    <bitfield id="COUNTER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in theEMIF_PERFORMANCE_COUNTER_CONFIG register and EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_CONFIG" acronym="EMIF_PERFORMANCE_COUNTER_CONFIG" offset="0x88" width="32" description="Performance Counter Config Register">
    <bitfield id="CNTR2_MCONNID_EN" width="1" begin="31" end="31" resetval="0" description="MConnID filter enable forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="CNTR2_REGION_EN" width="1" begin="30" end="30" resetval="0" description="Chip Select filter enable forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="29" end="20" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="CNTR2_CFG" width="4" begin="19" end="16" resetval="0x1" description="Filter configuration forEMIF_PERFORMANCE_COUNTER_2. Refer to for details." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_MCONNID_EN" width="1" begin="15" end="15" resetval="0" description="MConnID filter enable forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="CNTR1_REGION_EN" width="1" begin="14" end="14" resetval="0" description="Chip Select filter enable forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="13" end="4" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="CNTR1_CFG" width="4" begin="3" end="0" resetval="0x0" description="Filter configuration forEMIF_PERFORMANCE_COUNTER_1. Refer to for details." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT" acronym="EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT" offset="0x8C" width="32" description="Performance Counter Master Region Select Register The values programmed into the MCONNIDx fields are those in the ConnID Values table in , Interconnect.">
    <bitfield id="MCONNID2" width="8" begin="31" end="24" resetval="0x00" description="MConnID forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL2" width="2" begin="17" end="16" resetval="0x0" description="MAddrSpace forEMIF_PERFORMANCE_COUNTER_2 register." range="" rwaccess="RW"/>
    <bitfield id="MCONNID1" width="8" begin="15" end="8" resetval="0x00" description="MConnID forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_SEL1" width="2" begin="1" end="0" resetval="0x0" description="MAddrSpace forEMIF_PERFORMANCE_COUNTER_1 register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERFORMANCE_COUNTER_TIME" acronym="EMIF_PERFORMANCE_COUNTER_TIME" offset="0x90" width="32" description="Performance Counter Time Register. This is a free running counter.">
    <bitfield id="TOTAL_TIME" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that continuously counts number for EMIF_FICLK clock cycles elapsed after EMIF is brought out of reset." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_MISC_REG" acronym="EMIF_MISC_REG" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_OS" width="1" begin="0" end="0" resetval="0x0" description="Phy_dll_calib one shot : Setting bit to 1 generates a phy_pll_calib pulse. Bit is self cleared when pll_calib gets generated and ack_wait has been satisfied. Software can poll to confirm completion. Uses the EMIF_DLL_CALIB_CTRL[19:16] ACK_WAIT bit field for time to wait after firing off the phy_dll_calib." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DLL_CALIB_CTRL" acronym="EMIF_DLL_CALIB_CTRL" offset="0x98" width="32" description="Control register to force idle window time to generate a phy_dll_calib that can be used for updating PHY DLLs during voltage ramps. NOTE: Should always be loaded via the shadow register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="ACK_WAIT" width="4" begin="19" end="16" resetval="0x9" description="The ack_wait determines the required wait time after a phy_dll_calib is generated before another command can be sent. Value program is in terms of EMIF_FICLK cycle count. CAUTION: 5 must be the minimum value ever programmed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_INTERVAL" width="9" begin="8" end="0" resetval="0x000" description="This field determines the interval between phy_dll_calib generation. This value is multiplied by a precounter of 16 EMIF_FICLK cycles. Program this field one less the value you are targeting; program 1 to achieve interval of 2 (minimum interval supported). Programming zero turns off function. Note the final intervals between dll_calib generation is also a function of ACK_WAIT. Final periodic interval is calculated by: ((DLL_CALIB_INTERVAL + 1) &#215; 16) + ACK_WAIT" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DLL_CALIB_CTRL_SHADOW" acronym="EMIF_DLL_CALIB_CTRL_SHADOW" offset="0x9C" width="32" description="Read Idle Control Shadow Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="ACK_WAIT_SHDW" width="4" begin="19" end="16" resetval="0x9" description="Shadow field for ACK_WAIT. This field is loaded into ACK_WAIT field inEMIF_DLL_CALIB_CTRL register when SIdleAck is asserted" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB_INTERVAL_SHDW" width="9" begin="8" end="0" resetval="0x000" description="Shadow field for DLL_CALIB_INTERVAL. This field is loaded into DLL_CALIB_INTERVAL field in theEMIF_DLL_CALIB_CTRL register when SIdleAck is asserted" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_END_OF_INTERRUPT" acronym="EMIF_END_OF_INTERRUPT" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write 0x0 for system OCP interrupt. This field always reads 0 (no EOI memory)." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS" acronym="EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS" offset="0xA4" width="32" description="System OCP Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ONEBIT_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Raw status of system ECC one bit error correction interrupt." range="" rwaccess="RW"/>
    <bitfield id="TWOBIT_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Raw status of system ECC two bit error detection interrupt." range="" rwaccess="RW"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Raw status of system ECC Error interrupt when a memory access is made to a non-quanta aligned locationwith RMW disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Raw status of system OCP interrupt for command or address error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_STATUS" acronym="EMIF_SYSTEM_OCP_INTERRUPT_STATUS" offset="0xAC" width="32" description="System OCP Interrupt Status Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ONEBIT_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Enabled status of system ECC one bit error correction interrupt. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is even if not enabled). Writing a 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="TWOBIT_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Enabled status of system ECC two bit error detection interrupt. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Enabled status of system ECC Error interrupt when a memory access is made to a non-quanta aligned locationwith RMW disabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enabled status of system OCP interrupt interrupt for command or address error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET" acronym="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET" offset="0xB4" width="32" description="System OCP Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ONEBIT_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Enabled status of sysem ECC one bit error correction interrupt. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="TWOBIT_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Enabled status of system ECC two bit error detection interrupt. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Enabled status of system ECC Error interrupt when a memory access is made to a non-quanta aligned locationwith RMW disabled. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable set for system OCP interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR" acronym="EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR" offset="0xBC" width="32" description="System OCP Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ONEBIT_ECC_ERR_SYS" width="1" begin="5" end="5" resetval="0x0" description="Enabled status of system ECC one bit error correction interrupt. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="TWOBIT_ECC_ERR_SYS" width="1" begin="4" end="4" resetval="0x0" description="Enabled status of system ECC two bit error detection interrupt. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="WR_ECC_ERR_SYS" width="1" begin="3" end="3" resetval="0x0" description="Enabled status of system ECC Error interrupt when a memory access is made to a non-quanta aligned locationwith RMW disabled. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable clear for system OCP interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" acronym="EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" offset="0xC8" width="32" description="SDRAM Output Impedance Calibration Config Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ZQ_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing a 1 enables ZQ calibration for CS0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ZQ_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="Writing a 1 enables the issuing of ZQCL on Self-Refresh, Active Power-Down, and Precharge Power-Down exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ZQ_ZQINIT_MULT" width="2" begin="19" end="18" resetval="0x0" description="Indicates the number of ZQCL durations that make up a ZQINIT duration, minus one." range="" rwaccess="RW"/>
    <bitfield id="ZQ_ZQCL_MULT" width="2" begin="17" end="16" resetval="0x0" description="Indicates the number of ZQCS intervals that make up a ZQCL duration, minus one. ZQCS interval is defined by ZQ_ZQCS inEMIF_SDRAM_TIMING_3." range="" rwaccess="RW"/>
    <bitfield id="ZQ_REFINTERVAL" width="16" begin="15" end="0" resetval="0x0000" description="Number of refresh periods between ZQCS commands. This field supports between one refresh period to 256 ms between ZQCS calibration commands. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_TEMP_ALERT_CONFIG" acronym="EMIF_TEMP_ALERT_CONFIG" offset="0xCC" width="32" description="Temperature Alert Configuration Register.NOTE: This register is only applicable to LPDDR2 memories and cannot be used in this device.">
    <bitfield id="TA_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="Writing 1 enables temperature alert polling for CS1." range="" rwaccess="RW"/>
    <bitfield id="TA_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing 1 enables temperature alert polling for CS0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TA_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="Temperature Alert Poll on Self-Refresh, Active Power-Down, and Precharge Power-Down exit enable. Writing 1 enables the issuing of a temperature alert poll on Self-Refresh exit." range="" rwaccess="RW"/>
    <bitfield id="TA_DEVWDT" width="2" begin="27" end="26" resetval="0x0" description="This field indicates how wide a physical device is. It is used in conjunction with the TA_DEVCNT field to determine which byte lanes contain the temperature alert info. A value of 0: 8-bit wide, 1: 16-bit wide, 2: 32-bit wide. All others are reserved. If this field is set to 1 and the TA_DEVCNT field is set to 1 the byte mask for checking is 4'b0101." range="" rwaccess="RW"/>
    <bitfield id="TA_DEVCNT" width="2" begin="25" end="24" resetval="0x0" description="This field indicates which external byte lanes contain a device for temperature monitoring. A value of 0: one device, 1: two devices, 2: four devices. All other reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TA_REFINTERVAL" width="22" begin="21" end="0" resetval="0x0" description="Number of refresh periods between temperature alert polls. This field supports between one refresh period to 10 seconds between temperature alert polls. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_OCP_ERROR_LOG" acronym="EMIF_OCP_ERROR_LOG" offset="0xD0" width="32" description="OCP Error Log Register. This register is overwritten by any first error transaction once after the interrupt is serviced and cleared by writing 0x1 to the[0] ERR_SYS bit.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="MADDRSPACE" width="2" begin="15" end="14" resetval="0x0" description="Address space of the first errored transaction. 0x0: SDRAM 0x1: reserved 0x2: reserved 0x3: internal registers" range="" rwaccess="R"/>
    <bitfield id="MBURSTSEQ" width="3" begin="13" end="11" resetval="0x0" description="Addressing mode of the first errored transaction. (see, L3_MAIN Interconnect for more information)" range="" rwaccess="R"/>
    <bitfield id="MCMD" width="3" begin="10" end="8" resetval="0x0" description="Command type of the first errored transaction. (see, L3_MAIN Interconnect for more information)" range="" rwaccess="R"/>
    <bitfield id="MCONNID" width="8" begin="7" end="0" resetval="0x00" description="Connection ID of the first errored transaction." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_RAMP_WINDOW" acronym="EMIF_READ_WRITE_LEVELING_RAMP_WINDOW" offset="0xD4" width="32" description="Read/write leveling ramp window register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RDWRLVLINC_RMP_WIN" width="13" begin="12" end="0" resetval="0x0000" description="Incremental leveling ramp window in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register. NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_RAMP_CONTROL" acronym="EMIF_READ_WRITE_LEVELING_RAMP_CONTROL" offset="0xD8" width="32" description="Read/write leveling ramp control register">
    <bitfield id="RDWRLVL_EN" width="1" begin="31" end="31" resetval="0" description="Read-Write Leveling enable. Set 1 to enable leveling. Set 0 to disable leveling." range="" rwaccess="RW"/>
    <bitfield id="RDWRLVLINC_RMP_PRE" width="7" begin="30" end="24" resetval="0x00" description="Incremental leveling pre-scalar in number of refresh periods during ramp window. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register. NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RDLVLINC_RMP_INT" width="8" begin="23" end="16" resetval="0x00" description="Incremental read data eye training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read data eye training during ramp window. A value of 0 will disable incremental read data eye training.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATEINC_RMP_INT" width="8" begin="15" end="8" resetval="0x00" description="Incremental read DQS gate training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read DQS gate training during ramp window. A value of 0 will disable incremental read DQS gate training.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="WRLVLINC_RMP_INT" width="8" begin="7" end="0" resetval="0x00" description="Incremental write leveling interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental write leveling during ramp window. A value of 0 will disable incremental write leveling.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_LEVELING_CONTROL" acronym="EMIF_READ_WRITE_LEVELING_CONTROL" offset="0xDC" width="32" description="Read/write leveling control register">
    <bitfield id="RDWRLVLFULL_START" width="1" begin="31" end="31" resetval="0" description="Full leveling trigger. Writing a 1 to this field triggers full read and write leveling. This bit will self clear to 0." range="" rwaccess="RW"/>
    <bitfield id="RDWRLVLINC_PRE" width="7" begin="30" end="24" resetval="0x00" description="Incremental leveling pre-scalar in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE inEMIF_SDRAM_REFRESH_CONTROL register. NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RDLVLINC_INT" width="8" begin="23" end="16" resetval="0x00" description="Incremental read data eye training interval. Number of RDWRLVLINC_PRE intervals between incremental read data eye training. A value of 0 will disable incremental read data eye training.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATEINC_INT" width="8" begin="15" end="8" resetval="0x00" description="Incremental read DQS gate training interval. Number of RDWRLVLINC_PRE intervals between incremental read DQS gate training. A value of 0 will disable incremental read DQS gate training.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="WRLVLINC_INT" width="8" begin="7" end="0" resetval="0x00" description="Incremental write leveling interval. Number of RDWRLVLINC_PRE intervals between incremental write leveling. A value of 0 will disable incremental write leveling.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_OCP_ERR_ADDR_LOG" acronym="EMIF_OCP_ERR_ADDR_LOG" offset="0xE0" width="32" description="OCP Error Address Log Register. This register is overwritten by any successive first error transaction once the interrupt is serviced and cleared by writing 0x1 to the">
    <bitfield id="REG_OCP_ERR_ADDR" width="32" begin="31" end="0" resetval="0x0" description="OCP error address. Most significant bits of the start address of the first SDRAM burst having OCP error. This register also logs most significant bits of the start address of the first SDRAM burst for a sub-quanta or quanta-misaligned write to the ECC enabled region with RMW disabled." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CONTROL_1" acronym="EMIF_DDR_PHY_CONTROL_1" offset="0xE4" width="32" description="PHY control register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_MASK" width="1" begin="27" end="27" resetval="0" description="Writing a 1 to this field will mask read data eye training during full leveling command, plus drives reg_phy_use_rd_data_eye_level control low to allow user to use programmed ratio values." range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATE_MASK" width="1" begin="26" end="26" resetval="0" description="Writing a 1 to this field will mask dqs gate training during full leveling command, plus drives reg_phy_use_rd_dqs_level control low to allow user to use programmed ratio values." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_MASK" width="1" begin="25" end="25" resetval="0" description="Writing a 1 to this field will mask write leveling training during full leveling command, plus drives reg_phy_use_wr_level control low to allow user to use programmed ratio values." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="24" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_HALF_DELAYS" width="1" begin="21" end="21" resetval="0" description="Adjust slave delay line delays to support 2&#215; mode 1: 2&#215; mode (MDLL clock is half the rate of PHY) 0: 1&#215; mode (MDLL clock rate is same as PHY)" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_STALL_LEVEL" width="1" begin="20" end="20" resetval="0" description="Enable variable idle value for delay lines. Enable during normal operations to avoid differential aging in the delay lines." range="" rwaccess="RW"/>
    <bitfield id="PHY_DIS_CALIB_RST" width="1" begin="19" end="19" resetval="0" description="Disable the dll_calib (internally generated) signal from resetting the Read Capture FIFO pointers and portions of data PHYs. Debug only. Note: dll_calib is generated by 1. EMIF_MISC_REG[0] DLL_CALIB_OS set to 1,or 2. by the PHY when it detects that the clock frequency variation has exceeded the bounds set by PHY_DLL_LOCK_DIFF or 3. periodically throughout the leveling process." range="" rwaccess="RW"/>
    <bitfield id="PHY_INVERT_CLKOUT" width="1" begin="18" end="18" resetval="0" description="Inverts the polarity of DRAM clock. 0: core clock is passed on to DRAM 1: inverted core clock is passed on to DRAM" range="" rwaccess="RW"/>
    <bitfield id="PHY_DLL_LOCK_DIFF" width="8" begin="17" end="10" resetval="0x02" description="The maximum number of delay line taps variation while maintaining the master DLL lock. When the PHY is in locked state and the variation on the clock exceeds the variation indicated by this field, the lock signal is de-asserted and a dll_calib signal is generated. To prevent the dll_calib signal from being asserted in the middle of traffic when the clock jitter exceeds the variation, this register needs to be set to a value which will ensure that the lock will not be lost. Recommended value is 16." range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_DLL_LOCK" width="1" begin="9" end="9" resetval="0" description="Controls master DLL to lock fast or average logic must be part of locking process. Set to 1 before OPP transition commences, and set back to 0 after OPP transition completes. 1: MDLL lock is asserted based on single sample 0: MDLL lock is asserted based on average of 16 samples." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY" width="5" begin="4" end="0" resetval="0x01E" description="This field defines the read latency for the read data from SDRAM in number of DDR clock cycles. This field is used by the EMIF as well as the PHY. READ_LATENCY = RL + reg_phy_rdc_we_to_re -1. EMIF uses above equation to calculate reg_phy_rdc_we_to_re and forward it to the PHY. For DDR3, the true RL is used, not the decoded value. See JEDEC spec." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CONTROL_1_SHADOW" acronym="EMIF_DDR_PHY_CONTROL_1_SHADOW" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_MASK_SHDW" width="1" begin="27" end="27" resetval="0" description="Shadow field for RDLVL_MASK" range="" rwaccess="RW"/>
    <bitfield id="RDLVLGATE_MASK_SHDW" width="1" begin="26" end="26" resetval="0" description="Shadow field for RDLVLGATE_MASK" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_MASK_SHDW" width="1" begin="25" end="25" resetval="0" description="Shadow field for WRLVL_MASK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="24" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PHY_HALF_DELAYS_SHDW" width="1" begin="21" end="21" resetval="0" description="Shadow field for PHY_HALF_DELAYS" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_STALL_LEVEL_SHDW" width="1" begin="20" end="20" resetval="0" description="Shadow field for PHY_CLK_STALL_LEVEL" range="" rwaccess="RW"/>
    <bitfield id="PHY_DIS_CALIB_RST_SHDW" width="1" begin="19" end="19" resetval="0" description="Shadow field for PHY_DIS_CALIB_RST" range="" rwaccess="RW"/>
    <bitfield id="PHY_INVERT_CLKOUT_SHDW" width="1" begin="18" end="18" resetval="0" description="Shadow field for PHY_INVERT_CLKOUT" range="" rwaccess="RW"/>
    <bitfield id="PHY_DLL_LOCK_DIFF_SHDW" width="8" begin="17" end="10" resetval="0x00" description="Shadow field for PHY_DLL_LOCK_DIFF" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_DLL_SHDW" width="1" begin="9" end="9" resetval="0" description="Shadow field for PHY_FAST_DLL" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY_SHDW" width="5" begin="4" end="0" resetval="0x000" description="Shadow field for READ_LATENCY" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CONTROL_2" acronym="EMIF_DDR_PHY_CONTROL_2" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING" acronym="EMIF_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING" offset="0x100" width="32" description="">
    <bitfield id="PRI_COS_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Set 1 to enable priority to class of service mapping. Set 0 to disable mapping." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_7_COS" width="2" begin="15" end="14" resetval="0x0" description="Class of service for commands with priority of 7. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_6_COS" width="2" begin="13" end="12" resetval="0x0" description="Class of service for commands with priority of 6. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_5_COS" width="2" begin="11" end="10" resetval="0x0" description="Class of service for commands with priority of 5. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_4_COS" width="2" begin="9" end="8" resetval="0x0" description="Class of service for commands with priority of 4. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_3_COS" width="2" begin="7" end="6" resetval="0x0" description="Class of service for commands with priority of 3. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_2_COS" width="2" begin="5" end="4" resetval="0x0" description="Class of service for commands with priority of 2. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_1_COS" width="2" begin="3" end="2" resetval="0x0" description="Class of service for commands with priority of 1. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
    <bitfield id="PRI_0_COS" width="2" begin="1" end="0" resetval="0x0" description="Class of service for commands with priority of 0. Value can be 1, 2, or 3. Setting a value of 0 will have similar effects as a value of 3." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING" acronym="EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING" offset="0x104" width="32" description="">
    <bitfield id="CONNID_COS_1_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Set 1 to enable Connection ID to class of service 1 mapping. Set 0 to disable mapping." range="" rwaccess="RW"/>
    <bitfield id="CONNID_1_COS_1" width="8" begin="30" end="23" resetval="0x0" description="Connection ID value 1 for class of service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_1_COS_1" width="3" begin="22" end="20" resetval="0x0" description="Mask for Connection ID value 1 for class of service 1. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0. Value of 4 will mask Connection ID bits 3:0. Value of 5 will mask Connection ID bits 4:0. Value of 6 will mask Connection ID bits 5:0. Value of 7 will mask Connection ID bits 6:0." range="" rwaccess="RW"/>
    <bitfield id="CONNID_2_COS_1" width="8" begin="19" end="12" resetval="0x0" description="Connection ID value 2 for class of service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_2_COS_1" width="2" begin="11" end="10" resetval="0x0" description="Mask for Connection ID value 2 for class of service 1. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0." range="" rwaccess="RW"/>
    <bitfield id="CONNID_3_COS_1" width="8" begin="9" end="2" resetval="0x0" description="Connection ID value 3 for class of service 1." range="" rwaccess="RW"/>
    <bitfield id="MSK_3_COS_1" width="2" begin="1" end="0" resetval="0x0" description="Mask for Connection ID value 3 for class of service 1. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING" acronym="EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING" offset="0x108" width="32" description="">
    <bitfield id="CONNID_COS_2_MAP_EN" width="1" begin="31" end="31" resetval="0x0" description="Set 1 to enable Connection ID to class of service 2 mapping. Set 0 to disable mapping." range="" rwaccess="RW"/>
    <bitfield id="CONNID_1_COS_2" width="8" begin="30" end="23" resetval="0x0" description="Connection ID value 1 for class of service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_1_COS_2" width="3" begin="22" end="20" resetval="0x0" description="Mask for Connection ID value 1 for class of service 2. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0. Value of 4 will mask Connection ID bits 3:0. Value of 5 will mask Connection ID bits 4:0. Value of 6 will mask Connection ID bits 5:0. Value of 7 will mask Connection ID bits 6:0." range="" rwaccess="RW"/>
    <bitfield id="CONNID_2_COS_2" width="8" begin="19" end="12" resetval="0x0" description="Connection ID value 2 for class of service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_2_COS_2" width="2" begin="11" end="10" resetval="0x0" description="Mask for Connection ID value 2 for class of service 2. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0." range="" rwaccess="RW"/>
    <bitfield id="CONNID_3_COS_2" width="8" begin="9" end="2" resetval="0x0" description="Connection ID value 3 for class of service 2." range="" rwaccess="RW"/>
    <bitfield id="MSK_3_COS_2" width="2" begin="1" end="0" resetval="0x0" description="Mask for Connection ID value 3 for class of service 2. Value of 0 will disable masking. Value of 1 will mask Connection ID bit 0. Value of 2 will mask Connection ID bits 1:0. Value of 3 will mask Connection ID bits 2:0." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECC_CTRL_REG" acronym="EMIF_ECC_CTRL_REG" offset="0x110" width="32" description="">
    <bitfield id="REG_ECC_EN" width="1" begin="31" end="31" resetval="0x0" description="Set 1 to enable ECC. Set 0 to disable ECC." range="" rwaccess="RW"/>
    <bitfield id="REG_ECC_ADDR_RGN_PROT" width="1" begin="30" end="30" resetval="0x0" description="Setting this field to 1 and reg_ecc_en to a 1 will enable ECC calculation for accesses within the address ranges and disable ECC calculation for accesses outside the address ranges. Setting this field to 0 and reg_ecc_en to a 1 will disable ECC calculation for accesses within the address ranges and enable ECC calculation for accesses outside the address ranges. The address ranges can be specified using the ECC Address Range 1 and 2 registers." range="" rwaccess="RW"/>
    <bitfield id="REG_ECC_VERIFY_DIS" width="1" begin="29" end="29" resetval="0x0" description="When REG_ECC_EN = 0x1: 0x0: Enable ECC verification for read accesses 0x1: Disable ECC verification for read accesses The value of this bit is ignored when REG_ECC_EN = 0x0." range="" rwaccess="RW"/>
    <bitfield id="REG_RMW_EN" width="1" begin="28" end="28" resetval="0x0" description="When REG_ECC_EN = 0x1: 0x0: Disable RMW functionality for sub-quanta accesses 0x1: Enable RMW functionality for sub-quanta accesses The value of this bit is ignored when REG_ECC_EN = 0x0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="27" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_ECC_ADDR_RGN_2_EN" width="1" begin="1" end="1" resetval="0x0" description="Set 1 to enable ECC address range 2. Set 0 to disable ECC address range 2." range="" rwaccess="RW"/>
    <bitfield id="REG_ECC_ADDR_RGN_1_EN" width="1" begin="0" end="0" resetval="0x0" description="Set 1 to enable ECC address range 1. Set 0 to disable ECC address range 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECC_ADDRESS_RANGE_1" acronym="EMIF_ECC_ADDRESS_RANGE_1" offset="0x114" width="32" description="">
    <bitfield id="REG_ECC_END_ADDR_1" width="16" begin="31" end="16" resetval="0x0" description="End address[31:16] for ECC address range 1. If this bit field is set to 0x1000, this indicates that the SDRAM physical end address on which the ECC applies is 0x1000 FFFF. If this bit field is set to 0x0FFF the physical end address on which the ECC applies is 0x0FFF FFFF. This bit field controls only the 16 MSbs of the physical end address of the ECC protected range. The other 16 LSbs are always 0xFFFF." range="" rwaccess="RW"/>
    <bitfield id="REG_ECC_STRT_ADDR_1" width="16" begin="15" end="0" resetval="0x0" description="Start address[31:16] for ECC address range 1. If this bit field is set to 0x0000, this indicates that the SDRAM physical start address on which the ECC applies is 0x0000 0000. This bit field controls only the 16 MSbs of the physical start address of the ECC protected range. The other 16 LSbs are always 0x0000." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_ECC_ADDRESS_RANGE_2" acronym="EMIF_ECC_ADDRESS_RANGE_2" offset="0x118" width="32" description="">
    <bitfield id="REG_ECC_END_ADDR_2" width="16" begin="31" end="16" resetval="0x0" description="End address[31:16] for ECC address range 2. If this bit field is set to 0x1000, this indicates that the SDRAM physical end address on which the ECC applies is 0x1000 FFFF. If this bit field is set to 0x0FFF the physical end address on which the ECC applies is 0x0FFF FFFF. This bit field controls only the 16 MSbs of the physical end address of the ECC protected range. The other 16 LSbs are always 0xFFFF." range="" rwaccess="RW"/>
    <bitfield id="REG_ECC_STRT_ADDR_2" width="16" begin="15" end="0" resetval="0x0" description="Start address[31:16] for ECC address range 2. If this bit field is set to 0x0000, this indicates that the SDRAM physical start address on which the ECC applies is 0x0000 0000. This bit field controls only the 16 MSbs of the physical start address of the ECC protected range. The other 16 LSbs are always 0x0000." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_WRITE_EXECUTION_THRESHOLD" acronym="EMIF_READ_WRITE_EXECUTION_THRESHOLD" offset="0x120" width="32" description="">
    <bitfield id="MFLAG_OVERRIDE" width="1" begin="31" end="31" resetval="0" description="Mflag override." range="" rwaccess="RW">
      <bitenum value="0" id="use_MFLAG" token="MFLAG_OVERRIDE_0" description="Use MFLAG"/>
      <bitenum value="1" id="use_COS" token="MFLAG_OVERRIDE_1" description="Use Priority Class of Service"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="30" end="13" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WR_THRSH" width="5" begin="12" end="8" resetval="0x03" description="Write Threshold. Number of SDRAM write bursts after which the EMIF arbitration will switch to executing read commands. The value programmed is always minus one the required number" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_THRSH" width="5" begin="4" end="0" resetval="0x05" description="Read threshold. Number of SDRAM read bursts after which the EMIF arbitration will switch to executing write commands. The value that is programmed is always minus one the required number" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_COS_CONFIG" acronym="EMIF_COS_CONFIG" offset="0x124" width="32" description="Priority Raise Counter Register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="COS_COUNT_1" width="8" begin="23" end="16" resetval="0xFF" description="Priority Raise Counter for class of service 1. Number of EMIF_FICLK cycles after which the EMIF momentarily raises the priority of the class of service 1 commands in the Command FIFO. A value of N will be equal to N x 16 clocks." range="" rwaccess="RW"/>
    <bitfield id="COS_COUNT_2" width="8" begin="15" end="8" resetval="0xFF" description="Priority Raise Counter for class of service 2. Number of EMIF_FICLK cycles after which the EMIF momentarily raises the priority of the class of service 2 commands in the Command FIFO. A value of N will be equal to N x 16 clocks." range="" rwaccess="RW"/>
    <bitfield id="PR_OLD_COUNT" width="8" begin="7" end="0" resetval="0xFF" description="Priority Raise Old Counter. Number of EMIF_FICLK cycles after which the EMIF momentarily raises the priority of the oldest command in the Command FIFO. A value of N will be equal to N x 16 clocks." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_1B_ECC_ERR_CNT" acronym="EMIF_1B_ECC_ERR_CNT" offset="0x130" width="32" description="">
    <bitfield id="REG_1B_ECC_ERR_CNT" width="32" begin="31" end="0" resetval="0x0" description="32 bit counter that displays number of 1-bit ECC errors. Writing a value will decrement the count by that value. For example, if the count is 0x1234_ABF3, writing 0x1234_ABF3 to this register will clear it." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_1B_ECC_ERR_THRSH" acronym="EMIF_1B_ECC_ERR_THRSH" offset="0x134" width="32" description="">
    <bitfield id="REG_1B_ECC_ERR_THRSH" width="8" begin="31" end="24" resetval="0x0" description="1-bit ECC error threshold. The EMIF will generate an interrupt when the 1-bit ECC error count is greater than or equal to this threshold. A value of 0 will disable the generation of the interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_1B_ECC_ERR_WIN" width="16" begin="15" end="0" resetval="0x0" description="1-bit ECC error window in number of refresh periods. The EMIF will generate an interrupt when the 1-bit ECC error count is equal to or greater than the threshold within this window. A value of 0 will disable the window. Refresh period is defined by" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_1B_ECC_ERR_DIST_1" acronym="EMIF_1B_ECC_ERR_DIST_1" offset="0x138" width="32" description="">
    <bitfield id="REG_1B_ECC_ERR_DIST_1" width="32" begin="31" end="0" resetval="0x0" description="1-bit ECC error distribution over data bus bit 31:0. A value of 1 on a bit indicates 1-bit error on the corresponding bit on the data bus. Writing a 1 to any bit will clear that bit. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_1B_ECC_ERR_ADDR_LOG" acronym="EMIF_1B_ECC_ERR_ADDR_LOG" offset="0x13C" width="32" description="">
    <bitfield id="REG_1B_ECC_ERR_ADDR" width="32" begin="31" end="0" resetval="0x0" description="1-bit ECC error address. Most significant bits of the starting address(es) related to the SDRAM reads that had a 1-bit ECC error. This field displays up to four addresses logged in the 4 deep address logging FIFO. Writing a 0x1 will pop one element of the FIFO. Writing a 0x2 will pop all elements of the FIFO. Writing any other alue will have no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_2B_ECC_ERR_ADDR_LOG" acronym="EMIF_2B_ECC_ERR_ADDR_LOG" offset="0x140" width="32" description="">
    <bitfield id="REG_2B_ECC_ERR_ADDR" width="32" begin="31" end="0" resetval="0x0" description="2-bit ECC error address. Most significant bits of the starting address of the first SDRAM burst that had the 2-bit ECC error. Writing a 1 will clear this field. Writing any other value has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PHY_STATUS_1" acronym="EMIF_PHY_STATUS_1" offset="0x144" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_PHY_CTRL_DLL_SLAVE_VALUE" width="18" begin="29" end="12" resetval="0x0" description="DLL Slave Value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_LOCK" width="5" begin="8" end="4" resetval="0x0" description="Lock Status for Data DLLs" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_PHY_CTRL_DLL_LOCK" width="2" begin="1" end="0" resetval="0x0" description="Lock Status for Command DLLs" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_2" acronym="EMIF_PHY_STATUS_2" offset="0x148" width="32" description="">
    <bitfield id="PHY_REG_STATUS_DLL_SLAVE_VALUE_LO" width="32" begin="31" end="0" resetval="0x0" description="Bits 31:0 of Phy_reg_status_dll_slave_value" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_3" acronym="EMIF_PHY_STATUS_3" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDFIFO_RDPTR" width="15" begin="30" end="16" resetval="0x0" description="Read FIFO Read Pointer" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_DLL_SLAVE_VALUE_HI" width="13" begin="12" end="0" resetval="0x0" description="Bits 44:32 of Phy_reg_status_dll_slave_value" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_4" acronym="EMIF_PHY_STATUS_4" offset="0x150" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_FSM" width="15" begin="30" end="16" resetval="0x0" description="Gate Leveling FSM" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDFIFO_WRPTR" width="15" begin="14" end="0" resetval="0x0" description="Read FIFO Write Pointer" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_5" acronym="EMIF_PHY_STATUS_5" offset="0x154" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_LEVEL_FSM" width="20" begin="19" end="0" resetval="0x0" description="Read Leveling FSM" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_6" acronym="EMIF_PHY_STATUS_6" offset="0x158" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_LEVEL_FSM" width="15" begin="14" end="0" resetval="0x0" description="Write Leveling FSM" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_7" acronym="EMIF_PHY_STATUS_7" offset="0x15C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="Read leveling DQS ratio1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="Read leveling DQS ratio0" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_8" acronym="EMIF_PHY_STATUS_8" offset="0x160" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="Read leveling DQS ratio3" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="Read leveling DQS ratio2" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_9" acronym="EMIF_PHY_STATUS_9" offset="0x164" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="Read Leveling DQS ratio5" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="Read Leveling DQS ratio4" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_10" acronym="EMIF_PHY_STATUS_10" offset="0x168" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="Read leveling DQS ratio7" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="Read leveling DQS ratio6" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_11" acronym="EMIF_PHY_STATUS_11" offset="0x16C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="Read leveling DQS ratio9" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_DQS_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="Read leveling DQS ratio8" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_12" acronym="EMIF_PHY_STATUS_12" offset="0x170" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO1" width="11" begin="26" end="16" resetval="0x0" description="Read leveling FIFO Write Enable Ratio1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO0" width="11" begin="10" end="0" resetval="0x0" description="Read leveling FIFO Write Enable Ratio0" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_13" acronym="EMIF_PHY_STATUS_13" offset="0x174" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO3" width="11" begin="26" end="16" resetval="0x0" description="Read leveling FIFO Write Enable Ratio3" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO2" width="11" begin="10" end="0" resetval="0x0" description="Read leveling FIFO Write Enable Ratio2" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_14" acronym="EMIF_PHY_STATUS_14" offset="0x178" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO5" width="11" begin="26" end="16" resetval="0x0" description="Read leveling FIFO Write Enable Ratio5" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO4" width="11" begin="10" end="0" resetval="0x0" description="Read leveling FIFO Write Enable Ratio4" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_15" acronym="EMIF_PHY_STATUS_15" offset="0x17C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO7" width="11" begin="26" end="16" resetval="0x0" description="Read leveling FIFO Wrie Enable Ratio7" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO6" width="11" begin="10" end="0" resetval="0x0" description="Read leveling FIFO Wrie Enable Ratio6" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_16" acronym="EMIF_PHY_STATUS_16" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO9" width="11" begin="26" end="16" resetval="0x0" description="Read leveling FIFO Write Enable Ratio9" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_FIFOWEIN_RATIO8" width="11" begin="10" end="0" resetval="0x0" description="Read leveling FIFO Write Enable Ratio8" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_17" acronym="EMIF_PHY_STATUS_17" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQ ratio1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQ ratio0" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_18" acronym="EMIF_PHY_STATUS_18" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQ ratio3" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQ ratio2" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_19" acronym="EMIF_PHY_STATUS_19" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQ ratio5" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQ ratio4" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_20" acronym="EMIF_PHY_STATUS_20" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQ ratio7" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQ ratio6" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_21" acronym="EMIF_PHY_STATUS_21" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQ ratio9" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQ_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQ ratio8" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_22" acronym="EMIF_PHY_STATUS_22" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQS ratio 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQS ratio 0" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_23" acronym="EMIF_PHY_STATUS_23" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQS ratio3" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQS ratio2" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_24" acronym="EMIF_PHY_STATUS_24" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQS ratio5" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQS ratio4" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_25" acronym="EMIF_PHY_STATUS_25" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQS ratio7" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQS ratio6" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_26" acronym="EMIF_PHY_STATUS_26" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="Write leveling DQS ratio9" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_DQS_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="Write leveling DQS ratio8" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_27" acronym="EMIF_PHY_STATUS_27" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_PHY_CONTROL_MDLL_UNLOCK_STICKY" width="2" begin="29" end="28" resetval="0x0" description="Phy control MDLL unlock sticky" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_STATUS_MDLL_UNLOCK_STICKY" width="5" begin="24" end="20" resetval="0x0" description="Phy data MDLL unlock sticky" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDC_FIFO_RST_ERR_CNT" width="20" begin="19" end="0" resetval="0x0" description="RDC FIFO reset error count" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PHY_STATUS_28" acronym="EMIF_PHY_STATUS_28" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_GATELVL_INC_FAIL" width="5" begin="28" end="24" resetval="0x0" description="Gate leveling failure.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WRLVL_INC_FAIL" width="5" begin="20" end="16" resetval="0x0" description="Write leveling failure.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RDLVL_INC_FAIL" width="5" begin="12" end="8" resetval="0x0" description="Read leveling failure.NOTE: Incremental leveling is not supported on this device." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_MIASALIGNED_STICKY" width="5" begin="4" end="0" resetval="0x0" description="FIFO write enable in misaligned sticky" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_1" acronym="EMIF_EXT_PHY_CONTROL_1" offset="0x200" width="32" description="Control DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO2" width="10" begin="29" end="20" resetval="0x40" description="The user programmable ratio value for address/command launch timing in PHY control macro 2. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO1" width="10" begin="19" end="10" resetval="0x80" description="The user programmable ratio value for address/command launch timing in PHY control macro 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Set to:" range="" rwaccess="RW"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x80" description="The user programmable ratio value for address/command launch timing in PHY control macro 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Set to:" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_1_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_1_SHADOW" offset="0x204" width="32" description="Control DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO2" width="10" begin="29" end="20" resetval="0x40" description="The user programmable ratio value for address/command launch timing in PHY control macro 2. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO1" width="10" begin="19" end="10" resetval="0x80" description="The user programmable ratio value for address/command launch timing in PHY control macro 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Set to:" range="" rwaccess="RW"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x80" description="The user programmable ratio value for address/command launch timing in PHY control macro 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. Set to:" range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_2" acronym="EMIF_EXT_PHY_CONTROL_2" offset="0x208" width="32" description="Data macro 0, FIFO write enable (read DQS gate) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO1" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO0" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_2_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_2_SHADOW" offset="0x20C" width="32" description="Data macro 0, FIFO write enable (read DQS gate) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO1" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO0" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_3" acronym="EMIF_EXT_PHY_CONTROL_3" offset="0x210" width="32" description="Data macro 1, FIFO write enable (read DQS gate) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO3" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO2" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_3_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_3_SHADOW" offset="0x214" width="32" description="Data macro 1, FIFO write enable (read DQS gate) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO3" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO2" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_4" acronym="EMIF_EXT_PHY_CONTROL_4" offset="0x218" width="32" description="Data macro 2, FIFO write enable (read DQS gate) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO5" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO4" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_4_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_4_SHADOW" offset="0x21C" width="32" description="Data macro 2, FIFO write enable (read DQS gate) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO5" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO4" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_5" acronym="EMIF_EXT_PHY_CONTROL_5" offset="0x220" width="32" description="Data macro 3, FIFO write enable (read DQS gate) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO7" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO6" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_5_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_5_SHADOW" offset="0x224" width="32" description="Data macro 3, FIFO write enable (read DQS gate) DLL Slave Ratio Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO7" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO6" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_6" acronym="EMIF_EXT_PHY_CONTROL_6" offset="0x228" width="32" description="ECC Data macro, FIFO write enable (read DQS gate) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO9" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO8" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_6_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_6_SHADOW" offset="0x22C" width="32" description="ECC Data macro, FIFO write enable (read DQS gate) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO9" width="11" begin="26" end="16" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_SLAVE_RATIO8" width="11" begin="10" end="0" resetval="0x0" description="The user programmable ratio value for the FIFO write enable slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_7" acronym="EMIF_EXT_PHY_CONTROL_7" offset="0x230" width="32" description="Data macro 0, read DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_7_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_7_SHADOW" offset="0x234" width="32" description="Data macro 0, read DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_8" acronym="EMIF_EXT_PHY_CONTROL_8" offset="0x238" width="32" description="Data macro 1, read DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_8_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_8_SHADOW" offset="0x23C" width="32" description="Data macro 1, read DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_9" acronym="EMIF_EXT_PHY_CONTROL_9" offset="0x240" width="32" description="Data macro 2, read DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_9_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_9_SHADOW" offset="0x244" width="32" description="Data macro 2, read DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_10" acronym="EMIF_EXT_PHY_CONTROL_10" offset="0x248" width="32" description="Data macro 3, read DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_10_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_10_SHADOW" offset="0x24C" width="32" description="Data macro 3, read DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_11" acronym="EMIF_EXT_PHY_CONTROL_11" offset="0x250" width="32" description="ECC Data macro, read DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_11_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_11_SHADOW" offset="0x254" width="32" description="ECC Data macro, read DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the read DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_12" acronym="EMIF_EXT_PHY_CONTROL_12" offset="0x258" width="32" description="Data macro 0, write DQ (data) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_12_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_12_SHADOW" offset="0x25C" width="32" description="Data macro 0, write DQ (data) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_13" acronym="EMIF_EXT_PHY_CONTROL_13" offset="0x260" width="32" description="Data macro 1, write DQ (data) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_13_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_13_SHADOW" offset="0x264" width="32" description="Data macro 1, write DQ (data) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_14" acronym="EMIF_EXT_PHY_CONTROL_14" offset="0x268" width="32" description="Data macro 2, write DQ (data) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_14_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_14_SHADOW" offset="0x26C" width="32" description="Data macro 2, write DQ (data) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_15" acronym="EMIF_EXT_PHY_CONTROL_15" offset="0x270" width="32" description="Data macro 3, write DQ (data) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_15_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_15_SHADOW" offset="0x274" width="32" description="Data macro 3, write DQ (data) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_16" acronym="EMIF_EXT_PHY_CONTROL_16" offset="0x278" width="32" description="ECC Data macro, write DQ (data) DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_16_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_16_SHADOW" offset="0x27C" width="32" description="ECC Data macro, write DQ (data) DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DATA_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x40" description="The user programmable ratio value for the write DQ slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_17" acronym="EMIF_EXT_PHY_CONTROL_17" offset="0x280" width="32" description="Data macro 0, write DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_17_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_17_SHADOW" offset="0x284" width="32" description="Data macro 0, write DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_18" acronym="EMIF_EXT_PHY_CONTROL_18" offset="0x288" width="32" description="Data macro 1, write DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_18_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_18_SHADOW" offset="0x28C" width="32" description="Data macro 1, write DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_19" acronym="EMIF_EXT_PHY_CONTROL_19" offset="0x290" width="32" description="Data macro 2, write DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_19_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_19_SHADOW" offset="0x294" width="32" description="Data macro 2, write DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_20" acronym="EMIF_EXT_PHY_CONTROL_20" offset="0x298" width="32" description="Data macro 3, write DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_20_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_20_SHADOW" offset="0x29C" width="32" description="Data macro 3, write DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_21" acronym="EMIF_EXT_PHY_CONTROL_21" offset="0x2A0" width="32" description="ECC Data macro, write DQS DLL Slave Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_21_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_21_SHADOW" offset="0x2A4" width="32" description="ECC Data macro, write DQS DLL Slave Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="The user programmable ratio value for the write DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_22" acronym="EMIF_EXT_PHY_CONTROL_22" offset="0x2A8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_DELAY" width="9" begin="24" end="16" resetval="0x80" description="The user programmable FIFO write enable delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable command delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_22_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_22_SHADOW" offset="0x2AC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_FIFO_WE_IN_DELAY" width="9" begin="24" end="16" resetval="0x80" description="The user programmable FIFO write enable delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_CTRL_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable command delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_23" acronym="EMIF_EXT_PHY_CONTROL_23" offset="0x2B0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_DELAY" width="9" begin="24" end="16" resetval="0x80" description="The user programmable write DQS delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable read DQS delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_23_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_23_SHADOW" offset="0x2B4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_WR_DQS_SLAVE_DELAY" width="9" begin="24" end="16" resetval="0x80" description="The user programmable write DQS delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_REG_RD_DQS_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable read DQS delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_24" acronym="EMIF_EXT_PHY_CONTROL_24" offset="0x2B8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_DQ_OFFSET_HI" width="7" begin="30" end="24" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY ECC data macro. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_MODE" width="1" begin="16" end="16" resetval="0x1" description="The user programmable init ratio selection mode. Recommended value is 0x1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_USE_RANK0_DELAYS" width="1" begin="12" end="12" resetval="0x0" description="Delay selection. Chip select 0 delay line ratios are used for all chip selects when set to 1. Each chip select uses its own delays when set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WR_DATA_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable write DQ delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_24_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_24_SHADOW" offset="0x2BC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_DQ_OFFSET_HI" width="7" begin="30" end="24" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY ECC data macro. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_MODE" width="1" begin="16" end="16" resetval="0x1" description="The user programmable init ratio selection mode. Recommended value is 0x1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_USE_RANK0_DELAYS" width="1" begin="12" end="12" resetval="0x0" description="Delay selection. Chip select 0 delay line ratios are used for all chip selects when set to 1. Each chip select uses its own delays when set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WR_DATA_SLAVE_DELAY" width="9" begin="8" end="0" resetval="0x80" description="The user programmable write DQ delay value used when DLL_OVERRIDE = 1." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_25" acronym="EMIF_EXT_PHY_CONTROL_25" offset="0x2C0" width="32" description="DQ DLL Slave Ratio Offset Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_DQ_OFFSET3" width="7" begin="27" end="21" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 3. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET2" width="7" begin="20" end="14" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 2. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET1" width="7" begin="13" end="7" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 1. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET0" width="7" begin="6" end="0" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 0. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_25_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_25_SHADOW" offset="0x2C4" width="32" description="DQ DLL Slave Ratio Offset Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_DQ_OFFSET3" width="7" begin="27" end="21" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 3. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET2" width="7" begin="20" end="14" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 2. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET1" width="7" begin="13" end="7" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 1. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_DQ_OFFSET0" width="7" begin="6" end="0" resetval="0x0" description="The user programmable offset ratio value from write DQS to write DQ. This value is used for the write DQ slave DLL in PHY data macro 0. The ratio represents the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 (in addition to the write DQS delay) to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_26" acronym="EMIF_EXT_PHY_CONTROL_26" offset="0x2C8" width="32" description="Data macro 0, FIFO write enable (read DQS gate) DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO1" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO0" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_26_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_26_SHADOW" offset="0x2CC" width="32" description="Data macro 0, FIFO write enable (read DQS gate) DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO1" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO0" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_27" acronym="EMIF_EXT_PHY_CONTROL_27" offset="0x2D0" width="32" description="Data macro 1, FIFO write enable (read DQS gate) DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO3" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO2" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_27_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_27_SHADOW" offset="0x2D4" width="32" description="Data macro 1, FIFO write enable (read DQS gate) DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO3" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO2" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_28" acronym="EMIF_EXT_PHY_CONTROL_28" offset="0x2D8" width="32" description="Data macro 2, FIFO write enable (read DQS gate) DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO5" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO4" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_28_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_28_SHADOW" offset="0x2DC" width="32" description="Data macro 2, FIFO write enable (read DQS gate) DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO5" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO4" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_29" acronym="EMIF_EXT_PHY_CONTROL_29" offset="0x2E0" width="32" description="Data macro 3, FIFO write enable (read DQS gate) DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO7" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO6" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_29_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_29_SHADOW" offset="0x2E4" width="32" description="Data macro 3, FIFO write enable (read DQS gate) DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO7" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO6" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_30" acronym="EMIF_EXT_PHY_CONTROL_30" offset="0x2E8" width="32" description="ECC Data macro, FIFO write enable (read DQS gate) DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO9" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO8" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_30_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_30_SHADOW" offset="0x2EC" width="32" description="ECC Data macro, FIFO write enable (read DQS gate) DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO9" width="11" begin="26" end="16" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_GATELVL_INIT_RATIO8" width="11" begin="10" end="0" resetval="0x150" description="The user programmable initialization ratio value used by the gate training finite state machine (hardware leveling) for the FIFO write enable slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_31" acronym="EMIF_EXT_PHY_CONTROL_31" offset="0x2F0" width="32" description="Data macro 0, write DQS DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_31_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_31_SHADOW" offset="0x2F4" width="32" description="Data macro 0, write DQS DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO1" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 0, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO0" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 0, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_32" acronym="EMIF_EXT_PHY_CONTROL_32" offset="0x2F8" width="32" description="Data macro 1, write DQS DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_32_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_32_SHADOW" offset="0x2FC" width="32" description="Data macro 1, write DQS DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO3" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 1, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO2" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 1, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_33" acronym="EMIF_EXT_PHY_CONTROL_33" offset="0x300" width="32" description="Data macro 2, write DQS DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_33_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_33_SHADOW" offset="0x304" width="32" description="Data macro 2, write DQS DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO5" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 2, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO4" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 2, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_34" acronym="EMIF_EXT_PHY_CONTROL_34" offset="0x308" width="32" description="Data macro 3, write DQS DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_34_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_34_SHADOW" offset="0x30C" width="32" description="Data macro 3, write DQS DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO7" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 3, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO6" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY data macro 3, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_35" acronym="EMIF_EXT_PHY_CONTROL_35" offset="0x310" width="32" description="ECC Data macro, write DQS DLL Slave Init Ratio Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_35_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_35_SHADOW" offset="0x314" width="32" description="ECC Data macro, write DQS DLL Slave Init Ratio Shadow Register. Its value is loaded in register on any frequency change.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO9" width="10" begin="25" end="16" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY ECC data macro, chip select 1. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line. NOTE: Chip select 1 is not supported on this device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_WRLVL_INIT_RATIO8" width="10" begin="9" end="0" resetval="0x0" description="The user programmable initialization ratio value used by the write leveling finite state machine (hardware leveling) for the write DQS slave DLL in PHY ECC data macro, chip select 0. This is the fraction of a clock cycle in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_36" acronym="EMIF_EXT_PHY_CONTROL_36" offset="0x318" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR" width="1" begin="10" end="10" resetval="0x0" description="Clear/reset the phy_reg_rdc_fifo_rst_err_cnt, phy_reg_rdfifo_wrptr and phy_reg_rdfifo_rdptr status flags. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_MDLL_UNLOCK_CLR" width="1" begin="9" end="9" resetval="0x0" description="Clears the phy_reg_status_mdll_unlock_sticky flag. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FIFO_WE_IN_MISALIGNED_CLR" width="1" begin="8" end="8" resetval="0x0" description="Clears the phy_reg_fifo_we_in_misaligned_sticky status flag. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_WRLVL_NUM_OF_DQ0" width="4" begin="7" end="4" resetval="0x7" description="Determines the number of samples fordq0_in for each ratio increment by the write leveling finite state machine (hardware leveling). The minimum value supported is 3; however, the default setting of 7 is recommended." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_GATELVL_NUM_OF_DQ0" width="4" begin="3" end="0" resetval="0x7" description="Determines the number of samples fordq0_in for each ratio increment by the gate training finite state machine (hardware leveling). The minimum value supported is 3; however, the default setting of 7 is recommended." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_EXT_PHY_CONTROL_36_SHADOW" acronym="EMIF_EXT_PHY_CONTROL_36_SHADOW" offset="0x31C" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR" width="1" begin="10" end="10" resetval="0x0" description="Clear/reset the phy_reg_rdc_fifo_rst_err_cnt, phy_reg_rdfifo_wrptr and phy_reg_rdfifo_rdptr status flags. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_MDLL_UNLOCK_CLR" width="1" begin="9" end="9" resetval="0x0" description="Clears the phy_reg_status_mdll_unlock_sticky flag. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FIFO_WE_IN_MISALIGNED_CLR" width="1" begin="8" end="8" resetval="0x0" description="Clears the phy_reg_fifo_we_in_misaligned_sticky status flag. A value of 0x1 clears the flag. A value of 0x0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_WRLVL_NUM_OF_DQ0" width="4" begin="7" end="4" resetval="0x7" description="Determines the number of samples fordq0_in for each ratio increment by the write leveling finite state machine (hardware leveling). The minimum value supported is 3; however, the default setting of 7 is recommended." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_GATELVL_NUM_OF_DQ0" width="4" begin="3" end="0" resetval="0x7" description="Determines the number of samples fordq0_in for each ratio increment by the gate training finite state machine (hardware leveling). The minimum value supported is 3; however, the default setting of 7 is recommended." range="" rwaccess="RW"/>
  </register>
</module>
