{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys",
	"version": "0.5.0+20151013gitf13e387-1",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.11)",
		"libffi6 (>= 3.0.4)",
		"libgcc1 (>= 1:3.0)",
		"libreadline6 (>= 6.0)",
		"libstdc++6 (>= 5.2)",
		"libtcl8.6 (>= 8.6.0)",
		"berkeley-abc (>= 1.01)",
		"xdot"
	],
	"installedSize": 5337,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis",
	"homepage": "http://www.clifford.at/yosys",
	"filename": "pool/universe/y/yosys/yosys_0.5.0+20151013gitf13e387-1_amd64.deb",
	"size": 1504824,
	"md5": "897954c2df3874f7dfedf646551f16d6",
	"sha1": "d7fe85f9f7863c4dda38567c67ededdcaa313083",
	"sha256": "9609116d0926a93dae3bae4ebe1c57bbe75c1c9dc9fa67faef0fa75eaa8e7e2b",
	"descriptionMd5": "b4a38d1bfabb13bedbd16816bf4105ab"
}