Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/acm_sim_isim_beh.exe -prj /home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/acm_sim_beh.prj work.acm_sim 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/comp2bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/full_adder.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/comp4bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/memory_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/memory/ff0.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/logic_op_1bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/adder4bit.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/sign_control.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/operation_control.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/ctrl_arith_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/memory/reg05.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/logic_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/arith_u.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/memory/bank251.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/mux251.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/alu/alu_16op.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/micro_devs.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/micro/micro_stage1.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/dmux412.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/deco47seg.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/basic/conta203.vhd" into library work
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/../../source/sims/acm_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96756 KB
Fuse CPU Usage: 930 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package micro_devs
Compiling package basic_devs
Compiling package alu_devs
Compiling package memory_devs
Compiling architecture behavioral of entity conta203 [conta203_default]
Compiling architecture behavioral of entity dmux412 [dmux412_default]
Compiling architecture behavioral of entity mux251 [mux251_default]
Compiling architecture behavioral of entity operation_control [operation_control_default]
Compiling architecture behavioral of entity comp2bit [comp2bit_default]
Compiling architecture behavioral of entity comp4bit [comp4bit_default]
Compiling architecture behavioral of entity ctrl_arith_u [ctrl_arith_u_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity adder4bit [adder4bit_default]
Compiling architecture behavioral of entity sign_control [sign_control_default]
Compiling architecture behavioral of entity arith_u [arith_u_default]
Compiling architecture behavioral of entity logic_op_1bit [logic_op_1bit_default]
Compiling architecture behavioral of entity logic_u [logic_u_default]
Compiling architecture behavioral of entity alu_16op [alu_16op_default]
Compiling architecture behavioral of entity ff0 [ff0_default]
Compiling architecture behavioral of entity reg05 [reg05_default]
Compiling architecture behavioral of entity bank251 [bank251_default]
Compiling architecture behavioral of entity micro_stage1 [micro_stage1_default]
Compiling architecture behavioral of entity deco47seg [deco47seg_default]
Compiling architecture behavior of entity acm_sim
Time Resolution for simulation is 1ps.
Waiting for 17 sub-compilation(s) to finish...
Compiled 45 VHDL Units
Built simulation executable /home/ivan/Escom/Arquitectura/microprocessor/project/micro_stage1/acm_sim_isim_beh.exe
Fuse Memory Usage: 670720 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 1120 ms
