/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [3:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_3z[1] ? celloutsig_0_3z[1] : in_data[89];
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? celloutsig_0_0z[3] : celloutsig_0_0z[0];
  assign celloutsig_0_19z = !(celloutsig_0_10z ? celloutsig_0_9z : celloutsig_0_11z);
  assign celloutsig_0_21z = !(_00_ ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[9] | celloutsig_1_1z[1]);
  assign celloutsig_0_5z = ~celloutsig_0_3z[1];
  assign celloutsig_0_13z = ~celloutsig_0_7z[5];
  assign celloutsig_0_20z = ~celloutsig_0_19z;
  assign celloutsig_1_11z = celloutsig_1_1z[11] ^ celloutsig_1_1z[6];
  assign celloutsig_0_15z = celloutsig_0_10z ^ celloutsig_0_7z[4];
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 3'h0;
    else _14_ <= { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _02_[2], _00_, _02_[0] } = _14_;
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 4'h0;
    else _15_ <= celloutsig_0_1z[10:7];
  assign { _03_[3:2], _01_, _03_[0] } = _15_;
  assign celloutsig_1_18z = celloutsig_1_4z[4:2] / { 1'h1, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[180], celloutsig_1_0z } == celloutsig_1_2z[10:1];
  assign celloutsig_0_8z = { celloutsig_0_0z[4:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } === { celloutsig_0_4z[2], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_1z[11:1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z } >= { celloutsig_1_6z[7:3], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_2z[6:1], celloutsig_1_13z, celloutsig_1_13z } < { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_22z = { in_data[84:68], celloutsig_0_3z, _03_[3:2], _01_, _03_[0] } != { in_data[67:61], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_0z = - in_data[158:150];
  assign celloutsig_1_2z = - { celloutsig_1_0z[5:1], celloutsig_1_0z };
  assign celloutsig_1_6z = ~ celloutsig_1_2z[13:6];
  assign celloutsig_0_0z = in_data[8:2] | in_data[52:46];
  assign celloutsig_0_4z = celloutsig_0_0z[3:0] | celloutsig_0_0z[4:1];
  assign celloutsig_0_7z = { in_data[14:13], celloutsig_0_3z } | { celloutsig_0_0z[5:1], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[33:20] | { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[163:149] >>> { celloutsig_1_0z[8:3], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z[10:1], celloutsig_0_6z, _02_[2], _00_, _02_[0] } - { celloutsig_0_1z[7:1], celloutsig_0_5z, _03_[3:2], _01_, _03_[0], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_4z = in_data[132:127] - in_data[111:106];
  assign celloutsig_0_3z = in_data[78:75] ^ celloutsig_0_1z[11:8];
  assign celloutsig_0_23z = celloutsig_0_18z[8:6] ^ celloutsig_0_3z[2:0];
  assign celloutsig_1_7z = celloutsig_1_4z[2:0] ^ in_data[158:156];
  assign celloutsig_0_9z = ~((celloutsig_0_4z[1] & celloutsig_0_3z[0]) | celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[1] & celloutsig_0_3z[2]) | celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_0z[6] & celloutsig_0_0z[0]) | (celloutsig_0_6z & celloutsig_0_6z));
  assign _02_[1] = _00_;
  assign _03_[1] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
