// Seed: 3844449296
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout tri id_1;
  assign id_1 = 1;
endmodule
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire module_1,
    output supply0 id_8
);
  parameter id_10 = -1;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  logic id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
