Classic Timing Analyzer report for lab2
Tue Sep 26 17:08:35 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.989 ns                        ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa5                                                                                               ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 374.95 MHz ( period = 2.667 ns ) ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|134                                                             ; clk        ; clk      ; 57           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                                                                                                    ;            ;          ; 57           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 392.93 MHz ( period = 2.545 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 412.37 MHz ( period = 2.425 ns )                    ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; 415.45 MHz ( period = 2.407 ns )                    ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 436.49 MHz ( period = 2.291 ns )                    ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 437.64 MHz ( period = 2.285 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 450.25 MHz ( period = 2.221 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 457.67 MHz ( period = 2.185 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 470.59 MHz ( period = 2.125 ns )                    ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 470.59 MHz ( period = 2.125 ns )                    ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 470.59 MHz ( period = 2.125 ns )                    ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 470.59 MHz ( period = 2.125 ns )                    ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 480.77 MHz ( period = 2.080 ns )                    ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
; N/A                                     ; 481.70 MHz ( period = 2.076 ns )                    ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; clk        ; clk      ; None                        ; None                      ; 0.439 ns                ;
; N/A                                     ; 481.93 MHz ( period = 2.075 ns )                    ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                        ; None                      ; 0.438 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                        ; None                      ; 1.398 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                        ; None                      ; 1.398 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                       ; None                       ; 0.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; clk        ; clk      ; None                       ; None                       ; 0.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                       ; None                       ; 0.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                       ; None                       ; 0.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; clk        ; clk      ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; clk        ; clk      ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; clk        ; clk      ; None                       ; None                       ; 0.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; clk        ; clk      ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; clk        ; clk      ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 14.989 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 14.822 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 14.692 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 14.464 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 14.304 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 14.033 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 14.025 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 13.937 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 13.843 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 13.797 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa13 ; clk        ;
; N/A                                     ; None                                                ; 13.780 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa12 ; clk        ;
; N/A                                     ; None                                                ; 13.774 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 13.765 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 13.697 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 13.666 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 13.624 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 13.624 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 13.623 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 13.603 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 13.542 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa13 ; clk        ;
; N/A                                     ; None                                                ; 13.515 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa12 ; clk        ;
; N/A                                     ; None                                                ; 13.486 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa13 ; clk        ;
; N/A                                     ; None                                                ; 13.475 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 13.468 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa12 ; clk        ;
; N/A                                     ; None                                                ; 13.463 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 13.456 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 13.438 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 13.383 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 13.374 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 13.335 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 13.326 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa13 ; clk        ;
; N/A                                     ; None                                                ; 13.322 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 13.318 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 13.310 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa12 ; clk        ;
; N/A                                     ; None                                                ; 13.303 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 13.293 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 13.185 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 13.181 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 13.172 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 13.171 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 13.167 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 13.166 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 13.157 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 13.153 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 13.031 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 13.022 ns  ; Block3:inst2|74163:inst|f74163:sub|111                                                              ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 13.019 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 13.017 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 13.017 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 12.991 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 12.988 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 12.987 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 12.984 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.967 ns  ; Block3:inst2|74163:inst|f74163:sub|34                                                               ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 12.895 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.889 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.867 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 12.855 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.843 ns  ; Block3:inst2|74163:inst|f74163:sub|122                                                              ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 12.822 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 12.807 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 12.802 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 12.802 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 12.788 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 12.749 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.735 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.706 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.668 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 12.658 ns  ; Block3:inst2|74163:inst|f74163:sub|134                                                              ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 12.635 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.539 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.503 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.346 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; DCa5  ; clk        ;
; N/A                                     ; None                                                ; 12.153 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 12.120 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 12.031 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 12.025 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.991 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.885 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.871 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.842 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.828 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.795 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.795 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.771 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.762 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.706 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.700 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.675 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.673 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.667 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.666 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.639 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.633 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.568 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.560 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.546 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.535 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.531 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.527 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.525 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.517 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.513 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.498 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.492 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.484 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.482 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; DCa0  ; clk        ;
; N/A                                     ; None                                                ; 11.446 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.446 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.440 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.413 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.409 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.406 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.403 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.403 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.397 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.383 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.369 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.363 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.350 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.350 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.350 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.345 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.343 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.324 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.317 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.317 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.314 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.312 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.310 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.300 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.291 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.286 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.281 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.263 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.261 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.257 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.257 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.255 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.249 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.243 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.228 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.223 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.222 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.221 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.221 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.220 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.217 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.215 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.214 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.202 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.196 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 11.196 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.188 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.186 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.183 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.181 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.163 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 11.162 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.157 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; DCa4  ; clk        ;
; N/A                                     ; None                                                ; 11.149 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.143 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.124 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; DCa7  ; clk        ;
; N/A                                     ; None                                                ; 11.115 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.101 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.090 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.082 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.077 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.075 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.074 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 11.072 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 11.068 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.068 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 11.063 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.061 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.056 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.054 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa11 ; clk        ;
; N/A                                     ; None                                                ; 11.053 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.047 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.042 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.039 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 11.034 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 11.034 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 11.032 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 11.017 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa6  ; clk        ;
; N/A                                     ; None                                                ; 11.013 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 11.011 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; DCa2  ; clk        ;
; N/A                                     ; None                                                ; 11.001 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa9  ; clk        ;
; N/A                                     ; None                                                ; 10.976 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 10.968 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa10 ; clk        ;
; N/A                                     ; None                                                ; 10.963 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa3  ; clk        ;
; N/A                                     ; None                                                ; 10.961 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa14 ; clk        ;
; N/A                                     ; None                                                ; 10.943 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; DCa15 ; clk        ;
; N/A                                     ; None                                                ; 10.942 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; DCa1  ; clk        ;
; N/A                                     ; None                                                ; 10.928 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 10.914 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; DCa8  ; clk        ;
; N/A                                     ; None                                                ; 10.905 ns  ; block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; DCa9  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                     ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Sep 26 17:08:35 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "block2:inst1|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1" as buffer
    Info: Detected ripple clock "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "block1:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[4]" as buffer
Info: Clock "clk" has Internal fmax of 374.95 MHz between source register "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]" and destination register "block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]" (period= 2.667 ns)
    Info: + Longest register to register delay is 1.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 3; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]'
        Info: 2: + IC(0.262 ns) + CELL(0.378 ns) = 0.640 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 2; COMB Node = 'block2:inst1|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]~0'
        Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 1.082 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 12; COMB Node = 'block2:inst1|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.222 ns) + CELL(0.397 ns) = 1.701 ns; Loc. = LCFF_X26_Y8_N13; Fanout = 4; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]'
        Info: Total cell delay = 1.000 ns ( 58.79 % )
        Info: Total interconnect delay = 0.701 ns ( 41.21 % )
    Info: - Smallest clock skew is -0.782 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.960 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.788 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 4; REG Node = 'block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]'
            Info: 3: + IC(0.307 ns) + CELL(0.154 ns) = 3.818 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 13; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 4: + IC(0.524 ns) + CELL(0.618 ns) = 4.960 ns; Loc. = LCFF_X26_Y8_N13; Fanout = 4; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.341 ns ( 47.20 % )
            Info: Total interconnect delay = 2.619 ns ( 52.80 % )
        Info: - Longest clock path from clock "clk" to source register is 5.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.788 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 4; REG Node = 'block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.277 ns) + CELL(0.366 ns) = 4.000 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 1; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~0'
            Info: 4: + IC(0.328 ns) + CELL(0.272 ns) = 4.600 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 13; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 5: + IC(0.524 ns) + CELL(0.618 ns) = 5.742 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 3; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]'
            Info: Total cell delay = 2.825 ns ( 49.20 % )
            Info: Total interconnect delay = 2.917 ns ( 50.80 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|74163:inst|f74163:sub|34" and destination pin or register "Block3:inst2|74163:inst|f74163:sub|134" for clock "clk" (Hold time is 1.07 ns)
    Info: + Largest clock skew is 1.453 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.788 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 4; REG Node = 'block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.277 ns) + CELL(0.366 ns) = 4.000 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 1; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~0'
            Info: 4: + IC(0.328 ns) + CELL(0.272 ns) = 4.600 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 13; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 5: + IC(0.524 ns) + CELL(0.712 ns) = 5.836 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 3; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]'
            Info: 6: + IC(0.262 ns) + CELL(0.378 ns) = 6.476 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 2; COMB Node = 'block2:inst1|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]~0'
            Info: 7: + IC(0.246 ns) + CELL(0.228 ns) = 6.950 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 18; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 8: + IC(1.458 ns) + CELL(0.000 ns) = 8.408 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~clkctrl'
            Info: 9: + IC(0.671 ns) + CELL(0.618 ns) = 9.697 ns; Loc. = LCFF_X37_Y1_N9; Fanout = 17; REG Node = 'Block3:inst2|74163:inst|f74163:sub|134'
            Info: Total cell delay = 4.143 ns ( 42.72 % )
            Info: Total interconnect delay = 5.554 ns ( 57.28 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.244 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.788 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 4; REG Node = 'block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[5]'
            Info: 3: + IC(0.307 ns) + CELL(0.154 ns) = 3.818 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 13; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 4: + IC(0.524 ns) + CELL(0.712 ns) = 5.054 ns; Loc. = LCFF_X26_Y8_N13; Fanout = 4; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]'
            Info: 5: + IC(0.218 ns) + CELL(0.225 ns) = 5.497 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 18; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
            Info: 6: + IC(1.458 ns) + CELL(0.000 ns) = 6.955 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~clkctrl'
            Info: 7: + IC(0.671 ns) + CELL(0.618 ns) = 8.244 ns; Loc. = LCFF_X37_Y1_N11; Fanout = 20; REG Node = 'Block3:inst2|74163:inst|f74163:sub|34'
            Info: Total cell delay = 3.278 ns ( 39.76 % )
            Info: Total interconnect delay = 4.966 ns ( 60.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N11; Fanout = 20; REG Node = 'Block3:inst2|74163:inst|f74163:sub|34'
        Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X37_Y1_N8; Fanout = 1; COMB Node = 'Block3:inst2|74163:inst|f74163:sub|134~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.438 ns; Loc. = LCFF_X37_Y1_N9; Fanout = 17; REG Node = 'Block3:inst2|74163:inst|f74163:sub|134'
        Info: Total cell delay = 0.208 ns ( 47.49 % )
        Info: Total interconnect delay = 0.230 ns ( 52.51 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "clk" to destination pin "DCa5" through register "Block3:inst2|74163:inst|f74163:sub|34" is 14.989 ns
    Info: + Longest clock path from clock "clk" to source register is 9.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.788 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 4; REG Node = 'block1:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_s5i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.277 ns) + CELL(0.366 ns) = 4.000 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 1; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~0'
        Info: 4: + IC(0.328 ns) + CELL(0.272 ns) = 4.600 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 13; COMB Node = 'block1:inst|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
        Info: 5: + IC(0.524 ns) + CELL(0.712 ns) = 5.836 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 3; REG Node = 'block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]'
        Info: 6: + IC(0.262 ns) + CELL(0.378 ns) = 6.476 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 2; COMB Node = 'block2:inst1|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_1aj:auto_generated|aneb_result_wire[0]~0'
        Info: 7: + IC(0.246 ns) + CELL(0.228 ns) = 6.950 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 18; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1'
        Info: 8: + IC(1.458 ns) + CELL(0.000 ns) = 8.408 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_3aj:auto_generated|op_1~clkctrl'
        Info: 9: + IC(0.671 ns) + CELL(0.618 ns) = 9.697 ns; Loc. = LCFF_X37_Y1_N11; Fanout = 20; REG Node = 'Block3:inst2|74163:inst|f74163:sub|34'
        Info: Total cell delay = 4.143 ns ( 42.72 % )
        Info: Total interconnect delay = 5.554 ns ( 57.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N11; Fanout = 20; REG Node = 'Block3:inst2|74163:inst|f74163:sub|34'
        Info: 2: + IC(0.597 ns) + CELL(0.346 ns) = 0.943 ns; Loc. = LCCOMB_X37_Y1_N2; Fanout = 1; COMB Node = 'Block3:inst2|74154:inst1|27'
        Info: 3: + IC(2.323 ns) + CELL(1.932 ns) = 5.198 ns; Loc. = PIN_G8; Fanout = 0; PIN Node = 'DCa5'
        Info: Total cell delay = 2.278 ns ( 43.82 % )
        Info: Total interconnect delay = 2.920 ns ( 56.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Sep 26 17:08:35 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


