/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p81v125c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.8100);
    voltage_map(VSS, 0.0);
    nom_temperature : 125.0000 ;
    nom_voltage : 0.8100 ;
    operating_conditions ( "ssg0p81v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.8100 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81v125c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0122");
                }
                fall_power("scalar") {
                    values ("0.0163");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0122");
                }
                fall_power("scalar") {
                    values ("0.0163");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0122");
                }
                fall_power("scalar") {
                    values ("0.0163");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001408 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0122") ;
            }
            fall_power("scalar") {
                values ("0.0163") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.090080, 0.098770, 0.108120, 0.122640, 0.161690",\
              "0.080840, 0.089530, 0.098880, 0.113400, 0.152450",\
              "0.070940, 0.079630, 0.088980, 0.103500, 0.142550",\
              "0.060600, 0.069290, 0.078640, 0.093160, 0.132210",\
              "0.059170, 0.067860, 0.077210, 0.091730, 0.130780"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.090080, 0.098770, 0.108120, 0.122640, 0.161690",\
              "0.080840, 0.089530, 0.098880, 0.113400, 0.152450",\
              "0.070940, 0.079630, 0.088980, 0.103500, 0.142550",\
              "0.060600, 0.069290, 0.078640, 0.093160, 0.132210",\
              "0.059170, 0.067860, 0.077210, 0.091730, 0.130780"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.088210, 0.081500, 0.076110, 0.068960, 0.054770",\
              "0.098880, 0.092170, 0.086780, 0.079630, 0.065440",\
              "0.110760, 0.104050, 0.098660, 0.091510, 0.077320",\
              "0.124070, 0.117360, 0.111970, 0.104820, 0.090630",\
              "0.131880, 0.125170, 0.119780, 0.112630, 0.098440"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.088210, 0.081500, 0.076110, 0.068960, 0.054770",\
              "0.098880, 0.092170, 0.086780, 0.079630, 0.065440",\
              "0.110760, 0.104050, 0.098660, 0.091510, 0.077320",\
              "0.124070, 0.117360, 0.111970, 0.104820, 0.090630",\
              "0.131880, 0.125170, 0.119780, 0.112630, 0.098440"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001982 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0079") ;
            }
            fall_power("scalar") {
                values ("0.0081") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.017773, 0.028553, 0.039223, 0.064963, 0.135803",\
              "0.010000, 0.019973, 0.030643, 0.056383, 0.127223",\
              "0.010000, 0.010000, 0.020083, 0.045823, 0.116663",\
              "0.010000, 0.010000, 0.010000, 0.034713, 0.105553",\
              "0.010000, 0.010000, 0.010000, 0.027783, 0.098623"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.017773, 0.028553, 0.039223, 0.064963, 0.135803",\
              "0.010000, 0.019973, 0.030643, 0.056383, 0.127223",\
              "0.010000, 0.010000, 0.020083, 0.045823, 0.116663",\
              "0.010000, 0.010000, 0.010000, 0.034713, 0.105553",\
              "0.010000, 0.010000, 0.010000, 0.027783, 0.098623"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120599, 0.108499, 0.099589, 0.089249, 0.078909",\
              "0.130169, 0.118069, 0.109159, 0.098819, 0.088479",\
              "0.141719, 0.129619, 0.120709, 0.110369, 0.100029",\
              "0.154259, 0.142159, 0.133249, 0.122909, 0.112569",\
              "0.161629, 0.149529, 0.140619, 0.130279, 0.119939"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120599, 0.108499, 0.099589, 0.089249, 0.078909",\
              "0.130169, 0.118069, 0.109159, 0.098819, 0.088479",\
              "0.141719, 0.129619, 0.120709, 0.110369, 0.100029",\
              "0.154259, 0.142159, 0.133249, 0.122909, 0.112569",\
              "0.161629, 0.149529, 0.140619, 0.130279, 0.119939"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001965 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0233") ;
            }
            fall_power("scalar") {
                values ("0.0333") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.126649, 0.135339, 0.146669, 0.164929, 0.207059",\
              "0.117849, 0.126539, 0.137869, 0.156129, 0.198259",\
              "0.107509, 0.116199, 0.127529, 0.145789, 0.187919",\
              "0.097169, 0.105859, 0.117189, 0.135449, 0.177579",\
              "0.096069, 0.104759, 0.116089, 0.134349, 0.176479"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.126649, 0.135339, 0.146669, 0.164929, 0.207059",\
              "0.117849, 0.126539, 0.137869, 0.156129, 0.198259",\
              "0.107509, 0.116199, 0.127529, 0.145789, 0.187919",\
              "0.097169, 0.105859, 0.117189, 0.135449, 0.177579",\
              "0.096069, 0.104759, 0.116089, 0.134349, 0.176479"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087220, 0.078860, 0.071160, 0.063020, 0.052790",\
              "0.097890, 0.089530, 0.081830, 0.073690, 0.063460",\
              "0.109770, 0.101410, 0.093710, 0.085570, 0.075340",\
              "0.123190, 0.114830, 0.107130, 0.098990, 0.088760",\
              "0.130890, 0.122530, 0.114830, 0.106690, 0.096460"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.087220, 0.078860, 0.071160, 0.063020, 0.052790",\
              "0.097890, 0.089530, 0.081830, 0.073690, 0.063460",\
              "0.109770, 0.101410, 0.093710, 0.085570, 0.075340",\
              "0.123190, 0.114830, 0.107130, 0.098990, 0.088760",\
              "0.130890, 0.122530, 0.114830, 0.106690, 0.096460"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002733 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0104") ;
            }
            fall_power("scalar") {
                values ("0.0148") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120660, 0.130120, 0.140350, 0.157730, 0.199640",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.121210, 0.130670, 0.140900, 0.158280, 0.200190"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120660, 0.130120, 0.140350, 0.157730, 0.199640",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.121210, 0.130670, 0.140900, 0.158280, 0.200190"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.134080, 0.134080, 0.134080, 0.134080, 0.134190"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.134080, 0.134080, 0.134080, 0.134080, 0.134190"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001408 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0045") ;
            }
            fall_power("scalar") {
                values ("0.0082") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010990, 0.020560, 0.036400, 0.076220",\
              "0.010000, 0.010000, 0.011870, 0.027710, 0.067530",\
              "0.010000, 0.010000, 0.010000, 0.020890, 0.060710",\
              "0.010000, 0.010000, 0.010000, 0.015060, 0.054880",\
              "0.010000, 0.010000, 0.013410, 0.029250, 0.069070"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010990, 0.020560, 0.036400, 0.076220",\
              "0.010000, 0.010000, 0.011870, 0.027710, 0.067530",\
              "0.010000, 0.010000, 0.010000, 0.020890, 0.060710",\
              "0.010000, 0.010000, 0.010000, 0.015060, 0.054880",\
              "0.010000, 0.010000, 0.013410, 0.029250, 0.069070"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001982 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0056") ;
            }
            fall_power("scalar") {
                values ("0.0045") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.027514, 0.090434",\
              "0.010000, 0.010000, 0.010000, 0.018934, 0.081854",\
              "0.010000, 0.010000, 0.010000, 0.012224, 0.075144",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.069204",\
              "0.010000, 0.010000, 0.010000, 0.020144, 0.083064"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.027514, 0.090434",\
              "0.010000, 0.010000, 0.010000, 0.018934, 0.081854",\
              "0.010000, 0.010000, 0.010000, 0.012224, 0.075144",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.069204",\
              "0.010000, 0.010000, 0.010000, 0.020144, 0.083064"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.168204, 0.157754, 0.149724, 0.142244, 0.138614",\
              "0.177554, 0.167104, 0.159074, 0.151594, 0.147964",\
              "0.184924, 0.174474, 0.166444, 0.158964, 0.155334",\
              "0.191524, 0.181074, 0.173044, 0.165564, 0.161934",\
              "0.176234, 0.165784, 0.157754, 0.150274, 0.146644"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.168204, 0.157754, 0.149724, 0.142244, 0.138614",\
              "0.177554, 0.167104, 0.159074, 0.151594, 0.147964",\
              "0.184924, 0.174474, 0.166444, 0.158964, 0.155334",\
              "0.191524, 0.181074, 0.173044, 0.165564, 0.161934",\
              "0.176234, 0.165784, 0.157754, 0.150274, 0.146644"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001965 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0015") ;
            }
            fall_power("scalar") {
                values ("0.0021") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010428, 0.019668, 0.036058, 0.076538",\
              "0.010000, 0.010000, 0.010978, 0.027368, 0.067848",\
              "0.010000, 0.010000, 0.010000, 0.020218, 0.060698",\
              "0.010000, 0.010000, 0.010000, 0.014718, 0.055198",\
              "0.010000, 0.010000, 0.012408, 0.028798, 0.069278"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010428, 0.019668, 0.036058, 0.076538",\
              "0.010000, 0.010000, 0.010978, 0.027368, 0.067848",\
              "0.010000, 0.010000, 0.010000, 0.020218, 0.060698",\
              "0.010000, 0.010000, 0.010000, 0.014718, 0.055198",\
              "0.010000, 0.010000, 0.012408, 0.028798, 0.069278"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002733 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0068") ;
            }
            fall_power("scalar") {
                values ("0.0119") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120660, 0.130120, 0.140350, 0.157730, 0.199640",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.121210, 0.130670, 0.140900, 0.158280, 0.200190"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.120660, 0.130120, 0.140350, 0.157730, 0.199640",\
              "0.120770, 0.130230, 0.140460, 0.157840, 0.199750",\
              "0.121210, 0.130670, 0.140900, 0.158280, 0.200190"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.103280, 0.103280, 0.103280, 0.103280, 0.103390",\
              "0.113400, 0.113400, 0.113400, 0.113400, 0.113510",\
              "0.121320, 0.121320, 0.121320, 0.121320, 0.121430",\
              "0.128140, 0.128140, 0.128140, 0.128140, 0.128250",\
              "0.112300, 0.112300, 0.112300, 0.112300, 0.112410"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.010946 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139040, 0.148390, 0.158730, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.139040, 0.148390, 0.158730, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.109430, 1.120560, 1.129905, 1.135260, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "23.3659" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "25.2475" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "26.0774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "25.5914" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.4685" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.0213" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.0059" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.7998" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0149" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014337, 0.014337, 0.014337, 0.014337, 0.014337" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.010125, 0.010125, 0.010125, 0.010125, 0.010125" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.558938, 0.575474, 0.596250, 0.676598, 0.875878",\
              "0.568266, 0.584802, 0.605578, 0.685926, 0.885206",\
              "0.576428, 0.592964, 0.613740, 0.694088, 0.893368",\
              "0.582364, 0.598900, 0.619676, 0.700024, 0.899304",\
              "0.572930, 0.589466, 0.610242, 0.690590, 0.889870"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.558938, 0.575474, 0.596250, 0.676598, 0.875878",\
              "0.568266, 0.584802, 0.605578, 0.685926, 0.885206",\
              "0.576428, 0.592964, 0.613740, 0.694088, 0.893368",\
              "0.582364, 0.598900, 0.619676, 0.700024, 0.899304",\
              "0.572930, 0.589466, 0.610242, 0.690590, 0.889870"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.379922, 0.390122, 0.401597, 0.444947, 0.552812",\
              "0.386892, 0.397092, 0.408567, 0.451917, 0.559782",\
              "0.393012, 0.403212, 0.414687, 0.458037, 0.565902",\
              "0.397942, 0.408142, 0.419617, 0.462967, 0.570832",\
              "0.386212, 0.396412, 0.407887, 0.451237, 0.559102"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.379922, 0.390122, 0.401597, 0.444947, 0.552812",\
              "0.386892, 0.397092, 0.408567, 0.451917, 0.559782",\
              "0.393012, 0.403212, 0.414687, 0.458037, 0.565902",\
              "0.397942, 0.408142, 0.419617, 0.462967, 0.570832",\
              "0.386212, 0.396412, 0.407887, 0.451237, 0.559102"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.018489, 0.051989, 0.095889, 0.270489, 0.720289" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.018489, 0.051989, 0.095889, 0.270489, 0.720289" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.016300, 0.036800, 0.064800, 0.179100, 0.472100" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.016300, 0.036800, 0.064800, 0.179100, 0.472100" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014094, 0.014094, 0.014094, 0.014094, 0.014094" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.010449, 0.010449, 0.010449, 0.010449, 0.010449" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "1.109430, 1.125180, 1.145550, 1.225560, 1.422330",\
              "1.120560, 1.136310, 1.156680, 1.236690, 1.433460",\
              "1.129905, 1.145655, 1.166025, 1.246035, 1.442805",\
              "1.135260, 1.151010, 1.171380, 1.251390, 1.448160",\
              "1.122765, 1.138515, 1.158885, 1.238895, 1.435665"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "1.109430, 1.125180, 1.145550, 1.225560, 1.422330",\
              "1.120560, 1.136310, 1.156680, 1.236690, 1.433460",\
              "1.129905, 1.145655, 1.166025, 1.246035, 1.442805",\
              "1.135260, 1.151010, 1.171380, 1.251390, 1.448160",\
              "1.122765, 1.138515, 1.158885, 1.238895, 1.435665"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.831838, 0.842633, 0.854703, 0.897033, 1.006088",\
              "0.841188, 0.851983, 0.864053, 0.906383, 1.015438",\
              "0.848838, 0.859633, 0.871703, 0.914033, 1.023088",\
              "0.853683, 0.864478, 0.876548, 0.918878, 1.027933",\
              "0.843143, 0.853938, 0.866008, 0.908338, 1.017393"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.831838, 0.842633, 0.854703, 0.897033, 1.006088",\
              "0.841188, 0.851983, 0.864053, 0.906383, 1.015438",\
              "0.848838, 0.859633, 0.871703, 0.914033, 1.023088",\
              "0.853683, 0.864478, 0.876548, 0.918878, 1.027933",\
              "0.843143, 0.853938, 0.866008, 0.908338, 1.017393"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.018489, 0.051989, 0.095889, 0.270489, 0.720289" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.018489, 0.051989, 0.095889, 0.270489, 0.720289" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.016300, 0.036800, 0.064800, 0.179100, 0.472100" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.016300, 0.036800, 0.064800, 0.179100, 0.472100" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 655.0381;
  } 


}
}


