<H2 style="FONT-SIZE: 30px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>VLSI Design Flow<SPAN class=ez-toc-section-end></SPAN></FONT></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/Design-flow.png"><FONT class=extract><IMG class="aligncenter wp-image-10890 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="Modeling, Simulation, and Synthesis" src="https://embetronicx.com/wp-content/uploads/2022/05/Design-flow.png" width=940 height=1219 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/Design-flow.png 940w, https://embetronicx.com/wp-content/uploads/2022/05/Design-flow-231x300.png 231w, https://embetronicx.com/wp-content/uploads/2022/05/Design-flow-790x1024.png 790w, https://embetronicx.com/wp-content/uploads/2022/05/Design-flow-768x996.png 768w" sizes="(max-width: 940px) 100vw, 940px"></FONT></A></P>
<UL style="LIST-STYLE-TYPE: disc; BOX-SIZING: border-box; FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em 3em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>The system specification is the initial step in the design flow. Is a representation of the system and specifications are the factors to be considered before constructing any design with the thought of market prerequisites and financial reasonability. The factors include size, functionality, speed, power, and performance. The next step is the architectural specification after specifying the parameters required for the VLSI system. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Architectural specification fills in the structural details of the VLSI plan. It may be either RISC [Reduced Instruction Set Computer] or CISC [Complex Instruction Set Computer], number of ALUs, number, and structure of pipelines, Floating Point units, and size of caches. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>The behavioral or Functional Design step deals with the main functional units of the system. It represents the interconnections between the units. The behavioral aspects are determined based on the factors like input, output, and timing taken for the conduction per unit. As the result, we understand the relation between the units and this leads to overall design improvement. The use of functional design enables fast simulation and debugging of the integrated structure. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Logic Design can also be called a Register Transfer Level (RTL) description. It can be expressed in Hardware Description Languages such as Verilog, and<SPAN>&nbsp;</SPAN></FONT><A style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://en.wikipedia.org/wiki/VHDL#:~:text=The%20VHSIC%20Hardware%20Description%20Language,%2C%20documentation%2C%20and%20verification%20purposes." rel=nofollow target=_blank><FONT class=extract>VHDL</FONT></A><FONT class=extract>. The logic design comprises the Boolean expressions and arithmetic operations which can be used in the process of simulation and verification. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Circuit design is the process of creating a circuit representation based on a logical design. The speed and power limitations of the original design are taken into account when converting the Boolean formulas into a circuit representation. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>In Physical design circuit diagram is turned into a geometrical design known as layout in this step. Each logic component (diodes, gates, transistors) is converted into a geometric representation that performs the respective intended function. Because this is a complicated process, it is run as an automated function(partially or fully) using Layout synthesis tools which can build a layout straight from a netlist. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>After getting the layout design a series of tests are now run to ensure that the designed layout functions as planned. </FONT>
<OL style="LIST-STYLE-TYPE: decimal; BOX-SIZING: border-box; BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px 0px 0px 1.5em; PADDING-RIGHT: 0px">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Physical verification </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Logical Equivalence Checking (LEC) </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Timing Analysis</FONT></LI></OL></LI></UL>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>The major checks in physical verification are:</FONT></P>
<OL style="LIST-STYLE-TYPE: upper-alpha; BOX-SIZING: border-box; FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em 3em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract><STRONG style="FONT-WEIGHT: 700">DRC</STRONG>: DRC(Design Rule Check) checks assess whether the layout complies with a set of manufacturing requirements. The most prevalent are metal spacing rules, minimum width rules, via rules, and so on. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract><STRONG style="FONT-WEIGHT: 700">LVS</STRONG>: Layout vs Schematic is another important check in the physical verification step is LVS. You&#8217;re checking that the layout you&#8217;ve developed is functionally identical to the design&#8217;s schematic/netlist. As a result, all of the connections should be in place and no connections should be missing. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract><STRONG style="FONT-WEIGHT: 700">ERC</STRONG>: ERC (Electrical rule check) entails inspecting a design for any potentially unsafe electrical connections like floating gate errors, and VDS/VSS errors.</FONT></LI></OL>
<UL style="LIST-STYLE-TYPE: disc; BOX-SIZING: border-box; FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em 3em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>The design is ready for production after layout and verification. The occurrence of data release is known as Tape Out because layout data is normally delivered to fabrication on a tape. Small wafers are made from silicon crystals. Photo-lithographic masks are created from layout data. Masks mark the locations where the elements are to be put. Because VLSI devices have such small dimensions, the wafers must be precisely polished. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Following fabrication, packing should be done with care so that the chips meet all design parameters without being damaged. Because MCMs use bare or naked chips, chips used in Multi-Chip Modules (MCM) are not packed. Dual In-line Package (DIP), Ball Grid Array (BGA), and Quad Flat Package chips are used in printed circuit boards (PCBs) (QFP).</FONT></LI></UL>
<H2 style="FONT-SIZE: 30px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Hierarchical_Modeling_Concepts class=ez-toc-section></SPAN><FONT class=extract>Hierarchical Modeling Concepts<SPAN class=ez-toc-section-end></SPAN></FONT></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>We must first comprehend the hierarchical modeling concepts of digital design before understanding the Verilog language.</FONT></P>
<H3 style="FONT-SIZE: 20px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Design_Methodologies class=ez-toc-section></SPAN><FONT class=extract>Design Methodologies<SPAN class=ez-toc-section-end></SPAN></FONT></H3>
<H3 style="FONT-SIZE: 20px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Top-Down_Methodology class=ez-toc-section></SPAN><FONT class=extract>Top-Down Methodology<SPAN class=ez-toc-section-end></SPAN></FONT></H3>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/top-level.png"><FONT class=extract><IMG class="aligncenter wp-image-10891 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="Top-Down Methodology" src="https://embetronicx.com/wp-content/uploads/2022/05/top-level.png" width=940 height=426 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/top-level.png 940w, https://embetronicx.com/wp-content/uploads/2022/05/top-level-300x136.png 300w, https://embetronicx.com/wp-content/uploads/2022/05/top-level-768x348.png 768w" sizes="(max-width: 940px) 100vw, 940px"></FONT></A></P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>We define the top-level block and determine the sub-blocks required to construct it. We divide the sub-blocks further until we reach the leaf cells, which cannot be divided any further.</FONT></P>
<H3 style="FONT-SIZE: 20px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Bottom-Up_Methodology class=ez-toc-section></SPAN><FONT class=extract>Bottom-Up Methodology<SPAN class=ez-toc-section-end></SPAN></FONT></H3>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/bottom-up-level.png"><FONT class=extract><IMG class="aligncenter wp-image-10892 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="Bottom-Up Methodology" src="https://embetronicx.com/wp-content/uploads/2022/05/bottom-up-level.png" width=940 height=426 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/bottom-up-level.png 940w, https://embetronicx.com/wp-content/uploads/2022/05/bottom-up-level-300x136.png 300w, https://embetronicx.com/wp-content/uploads/2022/05/bottom-up-level-768x348.png 768w" sizes="(max-width: 940px) 100vw, 940px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>We begin by determining whatever building blocks are available to us. We use these building components to create larger cells. These cells are then used for higher-level blocks until we construct the design&#8217;s top-level block.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>For example, see the below<SPAN>&nbsp;</SPAN><STRONG style="FONT-WEIGHT: 700">4-bit Ripple Carry Counter.</STRONG></FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter.png"><FONT class=extract><IMG class="aligncenter wp-image-10894 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="4-bit Ripple Carry Counter" src="https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter.png" width=1467 height=690 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter.png 1467w, https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter-300x141.png 300w, https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter-1024x482.png 1024w, https://embetronicx.com/wp-content/uploads/2022/05/ripple-carry-counter-768x361.png 768w" sizes="(max-width: 1467px) 100vw, 1467px" loading="lazy"></FONT></A></P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>The above figure shows the ripple carry counter made up of negative edge triggered T-flipflops. Each of the T_FFs can be made up of negative edge-triggered D-flipflops and inverters.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table.png"><FONT class=extract><IMG class="aligncenter size-full wp-image-10895" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="" src="https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table.png" width=1320 height=591 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table.png 1320w, https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table-300x134.png 300w, https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table-1024x458.png 1024w, https://embetronicx.com/wp-content/uploads/2022/05/t-flipflop-with-truth-table-768x344.png 768w" sizes="(max-width: 1320px) 100vw, 1320px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>The ripple carry counter is built in a hierarchical fashion by using building blocks.</FONT></P>
<H2 style="FONT-SIZE: 30px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Modules class=ez-toc-section></SPAN><FONT class=extract>Modules<SPAN class=ez-toc-section-end></SPAN></FONT></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>In Verilog, a module is the fundamental building block. A module can be an individual element or a grouping of lower-level design elements. Typically, items are organized into modules to give common functionality that may be used across the design.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>In the above example modules include ripple-carry counter, T FF, and D FF. The keyword module is used to declare a module in Verilog. At the end of the module, the keyword endmodule must present. Each module must have a module name, which serves as the module&#8217;s identity, as well as a module terminal list, which describes the module&#8217;s input and output terminals.</FONT></P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png"><FONT class=extract><IMG class="aligncenter size-full wp-image-10896" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="" src="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png" width=609 height=322 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png 609w, https://embetronicx.com/wp-content/uploads/2022/05/module-syntax-300x159.png 300w" sizes="(max-width: 609px) 100vw, 609px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>Each module&#8217;s internals can be described at four degrees of abstraction, depending on the design&#8217;s requirements.</FONT></P>
<UL style="LIST-STYLE-TYPE: disc; BOX-SIZING: border-box; FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em 3em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>The highest level of abstraction in Verilog HDL is the<SPAN>&nbsp;</SPAN><STRONG style="FONT-WEIGHT: 700">behavioral or algorithmic level</STRONG>. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract><STRONG style="FONT-WEIGHT: 700">Dataflow level</STRONG><SPAN>&nbsp;</SPAN>is the data flow is specified when the module is created. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract>Logic gates and linkages are used to implement the module at the<SPAN>&nbsp;</SPAN><STRONG style="FONT-WEIGHT: 700">gate level</STRONG>. </FONT>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><FONT class=extract><STRONG style="FONT-WEIGHT: 700">Switch level</STRONG><SPAN>&nbsp;</SPAN>is the lowest level of abstraction, implemented in terms of switches, storage nodes, and their interconnections.</FONT></LI></UL>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>In a Verilog design, the designer can mix and match all four levels of abstraction. A mix of behavioral and dataflow constructs is used to define the term register transfer level (RTL). The higher the level of abstraction, the more flexible and technology-agnostic the design is but as one descends into the switch-level design, the design becomes increasingly technology-dependent and inflexible.</FONT></P>
<H2 style="FONT-SIZE: 30px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Instances class=ez-toc-section></SPAN><FONT class=extract>Instances<SPAN class=ez-toc-section-end></SPAN></FONT></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>A module serves as a starting point for creating actual things. Verilog builds a unique object from the template when a module is called. The name, variables, parameters, and I/O interface of each object are unique. Instantiation is the process of constructing objects from a module template, and the objects are known as instances.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>For example:</FONT></P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/sample-code.png"><FONT class=extract><IMG class="aligncenter size-full wp-image-10897" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="" src="https://embetronicx.com/wp-content/uploads/2022/05/sample-code.png" width=883 height=892 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/sample-code.png 883w, https://embetronicx.com/wp-content/uploads/2022/05/sample-code-297x300.png 297w, https://embetronicx.com/wp-content/uploads/2022/05/sample-code-768x776.png 768w" sizes="(max-width: 883px) 100vw, 883px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>It is illegal to nest modules in Verilog. Within the module and endmodule commands, one module declaration cannot contain another module definition. Instead, a module definition can instantiate other modules to include copies of them. Module descriptions simply describe how a module will function, including its internals and interface. For use in the design, modules must be instantiated. Nesting modules are forbidden in Verilog. Within the module and endmodule commands, one module declaration cannot contain another module definition. Instead, a module definition can instantiate other modules to include copies of them. Module descriptions simply describe how a module will function, including its internals and interface. For use in the design, modules must be instantiated.</FONT></P>
<H2 style="FONT-SIZE: 30px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 700; COLOR: rgb(255,0,64); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 20px; LETTER-SPACING: normal; LINE-HEIGHT: 1.5em; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><SPAN id=Components_of_Simulation class=ez-toc-section></SPAN><FONT class=extract>Components of Simulation<SPAN class=ez-toc-section-end></SPAN></FONT></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>A design block must be tested once it has been completed. The design block&#8217;s functionality can be tested by applying stimuli and observing the results. This type of block is known as a stimulus block, and it can be written in Verilog as a test bench. To completely test the design block, many test benches might be employed.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/stimulus-block.png"><FONT class=extract><IMG class="aligncenter wp-image-10898 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="Stimulus Block Instantiates Design Block" src="https://embetronicx.com/wp-content/uploads/2022/05/stimulus-block-e1653164091808.png" width=544 height=311 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/stimulus-block-e1653164091808.png 544w, https://embetronicx.com/wp-content/uploads/2022/05/stimulus-block-e1653164091808-300x172.png 300w" sizes="(max-width: 544px) 100vw, 544px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>In the figure above stimulus, the block becomes the top-level block. It manipulates signals clock and reset(rst), and it checks and displays output signal q.</FONT></P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"><FONT class=extract></FONT></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>The second method of applying stimulus is to use a top-level dummy module to instantiate both the stimulus and design blocks. The interface is the only way for the stimulus block to communicate with the design block.</FONT></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/instantiation.png"><FONT class=extract><IMG class="aligncenter wp-image-10899 size-full" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="Stimulus and Design Blocks Instantiated in a Dummy Top-Level Module" src="https://embetronicx.com/wp-content/uploads/2022/05/instantiation.png" width=524 height=320 decoding="async" srcset="https://embetronicx.com/wp-content/uploads/2022/05/instantiation.png 524w, https://embetronicx.com/wp-content/uploads/2022/05/instantiation-300x183.png 300w" sizes="(max-width: 524px) 100vw, 524px" loading="lazy"></FONT></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><FONT class=extract>The d_clk and d_reset signals are driven by the stimulus module. Signal c_q is also checked and shown. The design and stimulus blocks are simply instantiated by the top-level block. Either type of stimulus can be effective.</FONT>