<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_2to1mux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_2to1mux'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_2to1mux')">dwsms_2to1mux</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86970"  onclick="showContent('inst_tag_86970')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86970_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86970_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86970_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86971"  onclick="showContent('inst_tag_86971')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86971_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86971_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86971_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86972"  onclick="showContent('inst_tag_86972')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86972_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86972_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86972_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86973"  onclick="showContent('inst_tag_86973')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86973_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86973_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86973_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86974"  onclick="showContent('inst_tag_86974')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86974_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86974_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86974_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86975"  onclick="showContent('inst_tag_86975')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86975_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86975_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86975_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86976"  onclick="showContent('inst_tag_86976')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86976_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86976_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86976_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86977"  onclick="showContent('inst_tag_86977')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86977_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86977_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86977_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86978"  onclick="showContent('inst_tag_86978')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86978_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86978_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86978_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86980"  onclick="showContent('inst_tag_86980')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86980_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86980_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86980_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86981"  onclick="showContent('inst_tag_86981')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86981_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86981_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86981_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86982"  onclick="showContent('inst_tag_86982')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86982_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86982_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86982_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86986"  onclick="showContent('inst_tag_86986')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86986_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86986_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86986_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86987"  onclick="showContent('inst_tag_86987')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86987_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86987_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86987_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86988"  onclick="showContent('inst_tag_86988')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86988_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86988_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86988_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86989"  onclick="showContent('inst_tag_86989')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86989_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86989_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86989_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86990"  onclick="showContent('inst_tag_86990')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86990_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86990_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86990_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86991"  onclick="showContent('inst_tag_86991')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86991_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86991_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86991_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86992"  onclick="showContent('inst_tag_86992')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86992_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86992_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86992_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86993"  onclick="showContent('inst_tag_86993')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86993_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86993_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86993_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86994"  onclick="showContent('inst_tag_86994')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86994_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86994_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86994_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86996"  onclick="showContent('inst_tag_86996')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86996_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86996_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86996_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86997"  onclick="showContent('inst_tag_86997')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86997_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86997_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86997_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86998"  onclick="showContent('inst_tag_86998')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86998_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_86998_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86998_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87002"  onclick="showContent('inst_tag_87002')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87002_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87002_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87002_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87003"  onclick="showContent('inst_tag_87003')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87003_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87003_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87003_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87004"  onclick="showContent('inst_tag_87004')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87004_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87004_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87004_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87005"  onclick="showContent('inst_tag_87005')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87005_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87005_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87005_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87006"  onclick="showContent('inst_tag_87006')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87006_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87006_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87006_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87007"  onclick="showContent('inst_tag_87007')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87007_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87007_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87007_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87008"  onclick="showContent('inst_tag_87008')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87008_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87008_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87008_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87009"  onclick="showContent('inst_tag_87009')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87009_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87009_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87009_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87010"  onclick="showContent('inst_tag_87010')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87010_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87010_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87010_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87012"  onclick="showContent('inst_tag_87012')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87012_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87012_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87012_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87013"  onclick="showContent('inst_tag_87013')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87013_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87013_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87013_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87014"  onclick="showContent('inst_tag_87014')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87014_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87014_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87014_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87018"  onclick="showContent('inst_tag_87018')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87018_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87018_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87018_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87019"  onclick="showContent('inst_tag_87019')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87019_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87019_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87019_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87020"  onclick="showContent('inst_tag_87020')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87020_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87020_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87020_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87021"  onclick="showContent('inst_tag_87021')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87021_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87021_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87021_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87022"  onclick="showContent('inst_tag_87022')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87022_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87022_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87022_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87023"  onclick="showContent('inst_tag_87023')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87023_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87023_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87023_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87024"  onclick="showContent('inst_tag_87024')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87024_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87024_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87024_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87025"  onclick="showContent('inst_tag_87025')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87025_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87025_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87025_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87027"  onclick="showContent('inst_tag_87027')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87027_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87027_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87027_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87028"  onclick="showContent('inst_tag_87028')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87028_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87028_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87028_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87032"  onclick="showContent('inst_tag_87032')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87032_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87032_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87032_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87033"  onclick="showContent('inst_tag_87033')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87033_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87033_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87033_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87034"  onclick="showContent('inst_tag_87034')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87034_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87034_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87034_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87035"  onclick="showContent('inst_tag_87035')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87035_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87035_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87035_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87036"  onclick="showContent('inst_tag_87036')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87036_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87036_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87036_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87037"  onclick="showContent('inst_tag_87037')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87037_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87037_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87037_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87038"  onclick="showContent('inst_tag_87038')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87038_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87038_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87038_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87039"  onclick="showContent('inst_tag_87039')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87039_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87039_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87039_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87040"  onclick="showContent('inst_tag_87040')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87040_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87040_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87040_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87042"  onclick="showContent('inst_tag_87042')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87042_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87042_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87042_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87043"  onclick="showContent('inst_tag_87043')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87043_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87043_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87043_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87044"  onclick="showContent('inst_tag_87044')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87044_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87044_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87044_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87050"  onclick="showContent('inst_tag_87050')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87050_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87050_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87050_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87051"  onclick="showContent('inst_tag_87051')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87051_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87051_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87051_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87052"  onclick="showContent('inst_tag_87052')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87052_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_0.html#inst_tag_87052_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87052_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87053"  onclick="showContent('inst_tag_87053')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87053_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87053_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87053_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87054"  onclick="showContent('inst_tag_87054')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87054_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87054_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87054_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87055"  onclick="showContent('inst_tag_87055')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87055_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87055_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87055_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87056"  onclick="showContent('inst_tag_87056')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87056_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87056_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87056_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87057"  onclick="showContent('inst_tag_87057')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87057_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87057_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87057_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87058"  onclick="showContent('inst_tag_87058')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87058_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87058_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87058_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87060"  onclick="showContent('inst_tag_87060')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87060_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87060_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87060_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87061"  onclick="showContent('inst_tag_87061')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87061_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87061_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87061_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87062"  onclick="showContent('inst_tag_87062')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87062_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1707_1.html#inst_tag_87062_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87062_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86979"  onclick="showContent('inst_tag_86979')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86979_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86979_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86979_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86995"  onclick="showContent('inst_tag_86995')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_86995_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86995_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_86995_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87011"  onclick="showContent('inst_tag_87011')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87011_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87011_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87011_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87026"  onclick="showContent('inst_tag_87026')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87026_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87026_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87026_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87041"  onclick="showContent('inst_tag_87041')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_0.html#inst_tag_87041_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87041_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_0.html#inst_tag_87041_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87059"  onclick="showContent('inst_tag_87059')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1707_1.html#inst_tag_87059_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_1.html#inst_tag_87059_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1707_1.html#inst_tag_87059_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86983"  onclick="showContent('inst_tag_86983')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86983_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86983_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86984"  onclick="showContent('inst_tag_86984')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86984_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86984_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86985"  onclick="showContent('inst_tag_86985')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86985_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86985_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86999"  onclick="showContent('inst_tag_86999')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86999_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_86999_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86999_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87000"  onclick="showContent('inst_tag_87000')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87000_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87000_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87000_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87001"  onclick="showContent('inst_tag_87001')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87001_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87001_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87015"  onclick="showContent('inst_tag_87015')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87015_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87015_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87016"  onclick="showContent('inst_tag_87016')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87016_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87017"  onclick="showContent('inst_tag_87017')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87017_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87029"  onclick="showContent('inst_tag_87029')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87029_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87029_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87029_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87030"  onclick="showContent('inst_tag_87030')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87030_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87030_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87030_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87031"  onclick="showContent('inst_tag_87031')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87031_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87031_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87031_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87045"  onclick="showContent('inst_tag_87045')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_srv_1_dft_mux_wrstn</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87045_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87045_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87045_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87046"  onclick="showContent('inst_tag_87046')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_srv_1_dft_mux_rst_sfbp</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87046_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1707_0.html#inst_tag_87046_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86967"  onclick="showContent('inst_tag_86967')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_wrclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86967_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86967_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86967_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86968"  onclick="showContent('inst_tag_86968')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_fclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86968_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86968_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86968_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_86969"  onclick="showContent('inst_tag_86969')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_sclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86969_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86969_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_86969_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87047"  onclick="showContent('inst_tag_87047')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_wrclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87047_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87047_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87047_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87048"  onclick="showContent('inst_tag_87048')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_fclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87048_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87048_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87048_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_0.html#inst_tag_87049"  onclick="showContent('inst_tag_87049')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_sclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87049_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87049_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1707_0.html#inst_tag_87049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87063"  onclick="showContent('inst_tag_87063')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_wrclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87064"  onclick="showContent('inst_tag_87064')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_fclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87065"  onclick="showContent('inst_tag_87065')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_sclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87066"  onclick="showContent('inst_tag_87066')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_shift_dr_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87067"  onclick="showContent('inst_tag_87067')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_dr_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87068"  onclick="showContent('inst_tag_87068')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_smart_bist_en_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87069"  onclick="showContent('inst_tag_87069')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_WSI_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87070"  onclick="showContent('inst_tag_87070')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_slow_status_capt_exec_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87071"  onclick="showContent('inst_tag_87071')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_wir_int_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87072"  onclick="showContent('inst_tag_87072')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_wir_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87073"  onclick="showContent('inst_tag_87073')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_serin_upd_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87074"  onclick="showContent('inst_tag_87074')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_fail_sms_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87075"  onclick="showContent('inst_tag_87075')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_ready_sms_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87076"  onclick="showContent('inst_tag_87076')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_exec_flag_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87077"  onclick="showContent('inst_tag_87077')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_sone_error_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1707_1.html#inst_tag_87078"  onclick="showContent('inst_tag_87078')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_biste_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_2to1mux'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1707.html" >dwsms_2to1mux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>135</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
134                       begin
135        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
136        1/1                1'b0 : mux_out = mux_in0;
137        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1707.html" >dwsms_2to1mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1707.html" >dwsms_2to1mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">135</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
136              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
137              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
