###############################################################################
#
# Single stage file list file generated by Lintra:
#     Format: DC
#     Report Created by: badithya
#     Report Created on: Wed Jun 14 22:00:02 IST 2017
#     Working Directory: /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/TGL/aceroot/results/tests/lintra_stap
#     Lintra Version   : 15.3p33_shOpt64
#     Lira Version     : main
#     UDR Name         : FLG_1Stage
#     UDR Group Name   : FEBE
#     Finalized Data   : /nfs/iind/disks/dteg_disk008/users/badithya/dteg-stap/target/TGL/aceroot//results/tests/lintra_stap/stap_finalized.xml
#     See https://dtspedia.intel.com/Lintra/FileListGeneration
#
################################################################################
################################################################################
#
# Purpose :
#   The report provides compilation collateral needed to compile the RTL design,
#   using a single stage (non UUM) compilation method for BE tools.
#   Including an ordered RTL file list, predefine macros, and a search path for
#   the included files.
#
################################################################################

# setting TCL arguments to capture environment variables
if { ! [info exist TCL_ARGS_stap] } {
    set TCL_ARGS_stap 1
    # setting IP_RELEASES
    if { ![info exists IP_RELEASES] } {
      if { [info exists env(IP_RELEASES)] } {
        set IP_RELEASES $env(IP_RELEASES)
      } else {
        set IP_RELEASES /p/hdk/rtl/ip_releases/sip
      }
    }
    # setting REPO_ROOT
    if { ![info exists REPO_ROOT] } {
      if { [info exists env(REPO_ROOT)] } {
        set REPO_ROOT $env(REPO_ROOT)
      } else {
        set REPO_ROOT /nfs/iind/disks/dteg_disk011/users/svbandan/STAp-TSA/dteg-stap/target/stap/TGPLP/aceroot
      }
    }
    # setting VISAROOT (fixed value)
    set VISAROOT /nfs/site/disks/hdk_cad_root_2/cad/x86-64_linux26/intel/VisaIT/3.10.3
}

if {![info exist RTL_DEFINES]} {set RTL_DEFINES [list]}

# defines manually added from finalized file, using -defines tag 
lappend RTL_DEFINES SYNTH_D04
lappend RTL_DEFINES SVA_OFF
lappend RTL_DEFINES functional

# predefined macros defines
lappend RTL_DEFINES INTEL_SVA_OFF

# search path manually added from finalized file, using -search tag 

# include file search path
lappend search_path $REPO_ROOT/subIP/DTEG_DfxSecurePlugin_PIC4_2017WW24_RTL1P0_V1/source/rtl/include
lappend search_path $REPO_ROOT/source/rtl/include

if {![info exist VERILOG_CTECH_FILES_REM]} {set VERILOG_CTECH_FILES_REM ""}
if {![info exist VERILOG_CTECH_FILES_ADD]} {set VERILOG_CTECH_FILES_ADD ""}
if {![info exist VERILOG_SOURCE_FILES]} {set VERILOG_SOURCE_FILES ""}
if {![info exist VHDL_SOURCE_FILES]} {set VHDL_SOURCE_FILES ""}

# RTL files manually added from finalized file to the beginning of the file list, using -files_first tag 

# VHDL files

# Verilog files
lappend VERILOG_CTECH_FILES_REM /nfs/site/disks/hdk.cad.2/linux_2.6.16_x86-64/ctech/c2v17ww07a_hdk142/source/v/ctech_lib_clk_buf.sv
lappend VERILOG_CTECH_FILES_REM /nfs/site/disks/hdk.cad.2/linux_2.6.16_x86-64/ctech/c2v17ww07a_hdk142/source/v/ctech_lib_dq.sv
lappend VERILOG_CTECH_FILES_REM /nfs/site/disks/hdk.cad.2/linux_2.6.16_x86-64/ctech/c2v17ww07a_hdk142/source/v/ctech_lib_mux_2to1.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/subIP/DTEG_DfxSecurePlugin_PIC4_2017WW24_RTL1P0_V1/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_swcomp_rtdr.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_tapswcomp.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_tapswcompreg.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_fsm.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_irreg.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_irdecoder.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_drreg.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_tdomux.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_decoder.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/stap/stap_glue.sv
lappend VERILOG_SOURCE_FILES $REPO_ROOT/source/rtl/ctech_lib/stap_ctech_map.sv

# RTL files manually added from finalized file to the end of the file list, using -files tag 

# CTech files manually added from finalized file, using -add_ctech_files tag 

if {[info exist CTECH_TYPE] && [info exist CTECH_VARIANT]} {
   set VERILOG_CTECH_FILES_ADD [concat $VERILOG_CTECH_FILES_ADD [glob /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/$CTECH_TYPE/$CTECH_VARIANT/ctech_lib_*.{sv,v,vs} /p/hdk/cad/ctech/ctech_exp_c2v17ww16b_hdk136_tgp/source/p1273/$CTECH_TYPE/$CTECH_VARIANT/ctech_lib_*.{sv,v,vs}]]
}
set VERILOG_CTECH_FILES_ADD [ lsort -u $VERILOG_CTECH_FILES_ADD]


